// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "11/26/2021 20:46:57"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RISC_V_Processor (
	switch_in,
	button_in,
	led_out,
	cs_out,
	decimal_out,
	digit_out,
	clk);
input 	[7:0] switch_in;
input 	[3:0] button_in;
output 	[9:0] led_out;
output 	[3:0] cs_out;
output 	[3:0] decimal_out;
output 	[7:0] digit_out;
input 	clk;

// Design Ports Information
// button_in[1]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_in[2]	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_in[3]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[0]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[1]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[2]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[3]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[4]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[5]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[6]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[7]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[8]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_out[9]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cs_out[0]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cs_out[1]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cs_out[2]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cs_out[3]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decimal_out[0]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decimal_out[1]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decimal_out[2]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decimal_out[3]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[0]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[2]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[3]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[4]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[5]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[6]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// digit_out[7]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[0]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[1]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[3]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[2]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[4]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[5]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[7]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_in[6]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_in[0]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \button_in[1]~input_o ;
wire \button_in[2]~input_o ;
wire \button_in[3]~input_o ;
wire \led_out[0]~output_o ;
wire \led_out[1]~output_o ;
wire \led_out[2]~output_o ;
wire \led_out[3]~output_o ;
wire \led_out[4]~output_o ;
wire \led_out[5]~output_o ;
wire \led_out[6]~output_o ;
wire \led_out[7]~output_o ;
wire \led_out[8]~output_o ;
wire \led_out[9]~output_o ;
wire \cs_out[0]~output_o ;
wire \cs_out[1]~output_o ;
wire \cs_out[2]~output_o ;
wire \cs_out[3]~output_o ;
wire \decimal_out[0]~output_o ;
wire \decimal_out[1]~output_o ;
wire \decimal_out[2]~output_o ;
wire \decimal_out[3]~output_o ;
wire \digit_out[0]~output_o ;
wire \digit_out[1]~output_o ;
wire \digit_out[2]~output_o ;
wire \digit_out[3]~output_o ;
wire \digit_out[4]~output_o ;
wire \digit_out[5]~output_o ;
wire \digit_out[6]~output_o ;
wire \digit_out[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \clock32[0]~15_combout ;
wire \clock32[1]~5_combout ;
wire \clock32[1]~6 ;
wire \clock32[2]~7_combout ;
wire \clock32[2]~8 ;
wire \clock32[3]~9_combout ;
wire \clock32[3]~10 ;
wire \clock32[4]~11_combout ;
wire \clock32[4]~12 ;
wire \clock32[5]~13_combout ;
wire \clock32[5]~clkctrl_outclk ;
wire \button_in[0]~input_o ;
wire \Add5~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~1 ;
wire \Mod0|auto_generated|divider|divider|op_6~3 ;
wire \Mod0|auto_generated|divider|divider|op_6~5 ;
wire \Mod0|auto_generated|divider|divider|op_6~7_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~7_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~1_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~3 ;
wire \Mod0|auto_generated|divider|divider|op_7~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[66]~10_combout ;
wire \ex_reg_r1[5]~feeder_combout ;
wire \Equal1~1_combout ;
wire \pcreg0|always0~0_combout ;
wire \ex_imm[7]~feeder_combout ;
wire \id_immc|imm32[8]~34_combout ;
wire \Equal1~0_combout ;
wire \ex_sig_load~q ;
wire \mem0|q[0]~15_combout ;
wire \id_inst[0]~feeder_combout ;
wire \mem0|q[1]~21_combout ;
wire \id_inst[1]~feeder_combout ;
wire \ex_inst[1]~feeder_combout ;
wire \Equal7~0_combout ;
wire \mem_reg_wb[26]~0_combout ;
wire \alu0|Equal3~0_combout ;
wire \mem0|q[6]~17_combout ;
wire \id_inst[4]~feeder_combout ;
wire \alu0|Equal3~1_combout ;
wire \id_immc|Equal1~0_combout ;
wire \st0|Equal5~0_combout ;
wire \id_Rtype~q ;
wire \id_Btype~q ;
wire \ex_wire_alu_in2[8]~31_combout ;
wire \id_immc|imm32[6]~17_combout ;
wire \mem_reg_wb[26]~1_combout ;
wire \Equal1~3_combout ;
wire \id_pc[6]~feeder_combout ;
wire \id_pc[5]~feeder_combout ;
wire \ex_pc[5]~feeder_combout ;
wire \ex_imm[4]~feeder_combout ;
wire \id_immc|imm32[10]~32_combout ;
wire \Equal1~2_combout ;
wire \mem0|q[7]~19_combout ;
wire \reg0|Decoder0~10_combout ;
wire \id_immc|Itype~0_combout ;
wire \id_immc|Itype~1_combout ;
wire \id_imm[4]~20_combout ;
wire \id_immc|Utype~0_combout ;
wire \id_immc|imm32[12]~36_combout ;
wire \id_immc|imm32[11]~9_combout ;
wire \id_immc|imm32[12]~35_combout ;
wire \id_immc|imm32[12]~29_combout ;
wire \if_pc_4[11]~46 ;
wire \if_pc_4[12]~47_combout ;
wire \id_pc_4[12]~feeder_combout ;
wire \reg0|Decoder0~15_combout ;
wire \reg0|xx[31][22]~119_combout ;
wire \reg0|xx[31][12]~q ;
wire \reg0|Decoder0~2_combout ;
wire \reg0|Decoder0~3_combout ;
wire \reg0|WideOr2~combout ;
wire \st0|sig_wb~0_combout ;
wire \id_sig_wb~q ;
wire \ex_sig_wb~q ;
wire \mem_reg_sig_wb~q ;
wire \reg0|Decoder0~7_combout ;
wire \reg0|Decoder0~11_combout ;
wire \reg0|xx[27][20]~78_combout ;
wire \reg0|xx[27][12]~q ;
wire \reg0|Decoder0~14_combout ;
wire \reg0|xx[19][28]~118_combout ;
wire \reg0|xx[19][12]~q ;
wire \reg0|Decoder0~13_combout ;
wire \reg0|xx[23][6]~117_combout ;
wire \reg0|xx[23][12]~q ;
wire \reg0|r1[12]~574_combout ;
wire \reg0|r1[12]~575_combout ;
wire \reg0|xx[29][18]~116_combout ;
wire \reg0|xx[29][12]~q ;
wire \reg0|xx[17][19]~115_combout ;
wire \reg0|xx[17][12]~q ;
wire \reg0|xx[21][2]~114_combout ;
wire \reg0|xx[21][12]~q ;
wire \reg0|r1[12]~567_combout ;
wire \reg0|Decoder0~6_combout ;
wire \reg0|xx[25][21]~73_combout ;
wire \reg0|xx[25][12]~q ;
wire \reg0|r1[12]~568_combout ;
wire \mem0|q[20]~18_combout ;
wire \id_immc|imm32[11]~30_combout ;
wire \id_immc|imm32[11]~31_combout ;
wire \reg0|xx[23][11]~q ;
wire \reg0|xx[31][11]~q ;
wire \reg0|xx[27][11]~q ;
wire \reg0|xx[19][11]~q ;
wire \reg0|r2[11]~595_combout ;
wire \reg0|r2[11]~596_combout ;
wire \reg0|xx[30][20]~113_combout ;
wire \reg0|xx[30][11]~q ;
wire \reg0|Decoder0~12_combout ;
wire \reg0|xx[26][11]~72_combout ;
wire \reg0|xx[26][11]~q ;
wire \reg0|xx[18][29]~112_combout ;
wire \reg0|xx[18][11]~q ;
wire \reg0|xx[22][13]~111_combout ;
wire \reg0|xx[22][11]~q ;
wire \reg0|r2[11]~588_combout ;
wire \reg0|r2[11]~589_combout ;
wire \reg0|Decoder0~16_combout ;
wire \reg0|xx[24][28]~74_combout ;
wire \reg0|xx[24][11]~q ;
wire \reg0|xx[28][11]~feeder_combout ;
wire \reg0|xx[28][29]~77_combout ;
wire \reg0|xx[28][11]~q ;
wire \reg0|xx[20][12]~75_combout ;
wire \reg0|xx[20][11]~q ;
wire \reg0|xx[16][11]~feeder_combout ;
wire \reg0|xx[16][2]~76_combout ;
wire \reg0|xx[16][11]~q ;
wire \reg0|r2[11]~592_combout ;
wire \reg0|r2[11]~593_combout ;
wire \reg0|xx[21][11]~q ;
wire \reg0|xx[25][11]~q ;
wire \reg0|xx[17][11]~q ;
wire \reg0|r2[11]~590_combout ;
wire \reg0|r2[11]~591_combout ;
wire \reg0|r2[11]~594_combout ;
wire \reg0|r2[11]~597_combout ;
wire \reg0|xx[7][11]~feeder_combout ;
wire \reg0|Decoder0~5_combout ;
wire \reg0|xx[7][2]~108_combout ;
wire \reg0|xx[7][11]~q ;
wire \reg0|xx[5][19]~109_combout ;
wire \reg0|xx[5][11]~q ;
wire \reg0|xx[4][11]~feeder_combout ;
wire \reg0|Decoder0~18_combout ;
wire \reg0|xx[4][7]~59_combout ;
wire \reg0|xx[4][11]~q ;
wire \reg0|xx[6][11]~feeder_combout ;
wire \reg0|xx[6][0]~58_combout ;
wire \reg0|xx[6][11]~q ;
wire \reg0|r2[11]~598_combout ;
wire \reg0|r2[11]~599_combout ;
wire \reg0|Decoder0~9_combout ;
wire \reg0|xx[13][12]~120_combout ;
wire \reg0|xx[13][11]~q ;
wire \reg0|xx[14][11]~feeder_combout ;
wire \reg0|xx[14][11]~q ;
wire \reg0|Decoder0~17_combout ;
wire \reg0|xx[12][26]~84_combout ;
wire \reg0|xx[12][11]~q ;
wire \reg0|r2[11]~605_combout ;
wire \reg0|xx[15][11]~feeder_combout ;
wire \reg0|xx[15][7]~110_combout ;
wire \reg0|xx[15][11]~q ;
wire \reg0|r2[11]~606_combout ;
wire \reg0|xx~71_combout ;
wire \reg0|Decoder0~8_combout ;
wire \reg0|xx[1][21]~83_combout ;
wire \reg0|xx[1][11]~q ;
wire \reg0|xx[3][11]~feeder_combout ;
wire \reg0|xx[3][0]~60_combout ;
wire \reg0|xx[3][11]~q ;
wire \reg0|xx[2][11]~feeder_combout ;
wire \reg0|xx[2][3]~63_combout ;
wire \reg0|xx[2][11]~q ;
wire \reg0|r2[11]~602_combout ;
wire \reg0|r2[11]~603_combout ;
wire \reg0|xx[10][10]~79_combout ;
wire \reg0|xx[10][11]~q ;
wire \reg0|xx[11][29]~81_combout ;
wire \reg0|xx[11][11]~q ;
wire \reg0|xx[8][11]~feeder_combout ;
wire \reg0|xx[8][21]~62_combout ;
wire \reg0|xx[8][11]~q ;
wire \reg0|xx[9][8]~80_combout ;
wire \reg0|xx[9][11]~q ;
wire \reg0|r2[11]~600_combout ;
wire \reg0|r2[11]~601_combout ;
wire \reg0|r2[11]~604_combout ;
wire \reg0|r2[11]~607_combout ;
wire \reg0|r2[11]~608_combout ;
wire \ex_wire_alu_in2[11]~28_combout ;
wire \ex_wire_alu_in2[10]~29_combout ;
wire \if_pc_4[8]~40 ;
wire \if_pc_4[9]~41_combout ;
wire \id_pc_4[9]~feeder_combout ;
wire \reg0|xx[19][8]~q ;
wire \reg0|xx[23][8]~q ;
wire \reg0|r1[8]~658_combout ;
wire \reg0|xx[31][8]~q ;
wire \reg0|xx[27][8]~q ;
wire \reg0|r1[8]~659_combout ;
wire \reg0|xx[29][8]~q ;
wire \reg0|xx[17][8]~q ;
wire \reg0|xx[21][8]~q ;
wire \reg0|r1[8]~651_combout ;
wire \reg0|xx[25][8]~q ;
wire \reg0|r1[8]~652_combout ;
wire \reg0|xx[28][8]~q ;
wire \reg0|xx[16][8]~q ;
wire \reg0|xx[24][8]~q ;
wire \reg0|r1[8]~655_combout ;
wire \reg0|xx[20][8]~q ;
wire \reg0|r1[8]~656_combout ;
wire \reg0|xx[22][8]~q ;
wire \reg0|xx[26][8]~q ;
wire \reg0|xx[18][8]~q ;
wire \reg0|r1[8]~653_combout ;
wire \reg0|xx[30][8]~q ;
wire \reg0|r1[8]~654_combout ;
wire \reg0|r1[8]~657_combout ;
wire \reg0|r1[8]~660_combout ;
wire \reg0|xx[15][8]~feeder_combout ;
wire \reg0|xx[15][8]~q ;
wire \reg0|xx[13][8]~q ;
wire \reg0|xx[12][8]~q ;
wire \reg0|r1[8]~668_combout ;
wire \reg0|xx[14][8]~feeder_combout ;
wire \reg0|xx[14][8]~q ;
wire \reg0|r1[8]~669_combout ;
wire \reg0|xx[8][8]~feeder_combout ;
wire \reg0|xx[8][8]~q ;
wire \reg0|r1[8]~661_combout ;
wire \reg0|xx[11][8]~feeder_combout ;
wire \reg0|xx[11][8]~q ;
wire \reg0|xx[9][8]~q ;
wire \reg0|r1[8]~662_combout ;
wire \reg0|xx[7][8]~feeder_combout ;
wire \reg0|xx[7][8]~q ;
wire \reg0|xx[6][8]~feeder_combout ;
wire \reg0|xx[6][8]~q ;
wire \reg0|xx[4][8]~feeder_combout ;
wire \reg0|xx[4][8]~q ;
wire \reg0|xx[5][8]~q ;
wire \reg0|r1[8]~663_combout ;
wire \reg0|r1[8]~664_combout ;
wire \reg0|xx[3][8]~feeder_combout ;
wire \reg0|xx[3][8]~q ;
wire \reg0|xx~68_combout ;
wire \reg0|xx[2][8]~feeder_combout ;
wire \reg0|xx[2][8]~q ;
wire \reg0|r1[8]~665_combout ;
wire \reg0|xx[1][8]~q ;
wire \reg0|r1[8]~666_combout ;
wire \reg0|r1[8]~667_combout ;
wire \reg0|r1[8]~670_combout ;
wire \reg0|r1[8]~671_combout ;
wire \ex_reg_r1[8]~feeder_combout ;
wire \reg0|xx[9][6]~q ;
wire \reg0|xx[11][6]~q ;
wire \reg0|xx[10][6]~q ;
wire \reg0|xx[8][6]~q ;
wire \reg0|r1[6]~52_combout ;
wire \reg0|r1[6]~53_combout ;
wire \reg0|xx[15][6]~q ;
wire \reg0|xx[14][6]~q ;
wire \reg0|xx[12][6]~q ;
wire \reg0|xx[13][6]~q ;
wire \reg0|r1[6]~59_combout ;
wire \reg0|r1[6]~60_combout ;
wire \reg0|xx[6][6]~q ;
wire \reg0|xx[5][6]~q ;
wire \reg0|xx[4][6]~q ;
wire \reg0|r1[6]~54_combout ;
wire \reg0|xx[7][6]~q ;
wire \reg0|r1[6]~55_combout ;
wire \reg0|xx~66_combout ;
wire \reg0|xx[1][6]~q ;
wire \reg0|xx[3][6]~feeder_combout ;
wire \reg0|xx[3][6]~q ;
wire \reg0|xx[2][6]~feeder_combout ;
wire \reg0|xx[2][6]~q ;
wire \reg0|r1[6]~56_combout ;
wire \reg0|r1[6]~57_combout ;
wire \reg0|r1[6]~58_combout ;
wire \reg0|r1[6]~61_combout ;
wire \reg0|xx[27][6]~q ;
wire \reg0|xx[31][6]~q ;
wire \reg0|xx[23][6]~q ;
wire \reg0|xx[19][6]~q ;
wire \reg0|r1[6]~49_combout ;
wire \reg0|r1[6]~50_combout ;
wire \reg0|xx[29][6]~q ;
wire \reg0|xx[25][6]~q ;
wire \reg0|xx[17][6]~q ;
wire \reg0|xx[21][6]~q ;
wire \reg0|r1[6]~42_combout ;
wire \reg0|r1[6]~43_combout ;
wire \reg0|xx[22][6]~q ;
wire \reg0|xx[18][6]~feeder_combout ;
wire \reg0|xx[18][6]~q ;
wire \reg0|xx[26][6]~feeder_combout ;
wire \reg0|xx[26][6]~q ;
wire \reg0|r1[6]~44_combout ;
wire \reg0|r1[6]~45_combout ;
wire \reg0|xx[20][6]~q ;
wire \reg0|xx[28][6]~q ;
wire \reg0|xx[24][6]~q ;
wire \reg0|xx[16][6]~q ;
wire \reg0|r1[6]~46_combout ;
wire \reg0|r1[6]~47_combout ;
wire \reg0|r1[6]~48_combout ;
wire \reg0|r1[6]~51_combout ;
wire \reg0|r1[6]~62_combout ;
wire \if_pc[3]~feeder_combout ;
wire \id_pc[3]~feeder_combout ;
wire \if_pc_4[2]~87_combout ;
wire \id_pc_4[2]~feeder_combout ;
wire \ex_pc[2]~0_combout ;
wire \reg0|xx[27][1]~q ;
wire \reg0|xx[19][1]~q ;
wire \reg0|r1[1]~112_combout ;
wire \reg0|xx[31][1]~q ;
wire \reg0|xx[23][1]~q ;
wire \reg0|r1[1]~113_combout ;
wire \reg0|xx[29][1]~feeder_combout ;
wire \reg0|xx[29][1]~q ;
wire \reg0|xx[21][1]~q ;
wire \reg0|xx[17][1]~feeder_combout ;
wire \reg0|xx[17][1]~q ;
wire \reg0|xx[25][1]~q ;
wire \reg0|r1[1]~105_combout ;
wire \reg0|r1[1]~106_combout ;
wire \reg0|xx[26][1]~q ;
wire \reg0|xx[30][1]~q ;
wire \reg0|xx[22][1]~q ;
wire \reg0|xx[18][1]~q ;
wire \reg0|r1[1]~107_combout ;
wire \reg0|r1[1]~108_combout ;
wire \reg0|xx[24][1]~q ;
wire \reg0|xx[28][1]~q ;
wire \reg0|xx[20][1]~q ;
wire \reg0|xx[16][1]~q ;
wire \reg0|r1[1]~109_combout ;
wire \reg0|r1[1]~110_combout ;
wire \reg0|r1[1]~111_combout ;
wire \reg0|r1[1]~114_combout ;
wire \reg0|xx[15][1]~feeder_combout ;
wire \reg0|xx[15][1]~q ;
wire \reg0|xx[12][1]~feeder_combout ;
wire \reg0|xx[12][1]~q ;
wire \reg0|xx[13][1]~q ;
wire \reg0|r1[1]~122_combout ;
wire \reg0|xx[14][1]~q ;
wire \reg0|r1[1]~123_combout ;
wire \reg0|xx[6][1]~q ;
wire \reg0|xx[7][1]~feeder_combout ;
wire \reg0|xx[7][1]~q ;
wire \reg0|xx[5][1]~q ;
wire \reg0|xx[4][1]~feeder_combout ;
wire \reg0|xx[4][1]~q ;
wire \reg0|r1[1]~115_combout ;
wire \reg0|r1[1]~116_combout ;
wire \reg0|xx~85_combout ;
wire \reg0|xx[1][1]~q ;
wire \reg0|xx[2][1]~q ;
wire \reg0|r1[1]~119_combout ;
wire \reg0|r1[1]~120_combout ;
wire \reg0|xx[9][1]~q ;
wire \reg0|xx[11][1]~q ;
wire \reg0|xx[8][1]~feeder_combout ;
wire \reg0|xx[8][1]~q ;
wire \reg0|xx[10][1]~q ;
wire \reg0|r1[1]~117_combout ;
wire \reg0|r1[1]~118_combout ;
wire \reg0|r1[1]~121_combout ;
wire \reg0|r1[1]~124_combout ;
wire \reg0|r1[1]~125_combout ;
wire \id_immc|imm32[0]~6_combout ;
wire \id_immc|imm32[0]~7_combout ;
wire \ex_imm[0]~feeder_combout ;
wire \if_pc_4[0]~feeder_combout ;
wire \id_pc_4[0]~feeder_combout ;
wire \Add4~0_combout ;
wire \Add4~6_combout ;
wire \alu0|Equal4~0_combout ;
wire \ex_alu_res[7]~12_combout ;
wire \mem0|q[30]~36_combout ;
wire \ex_alu_res[7]~13_combout ;
wire \alu0|Equal1~0_combout ;
wire \ex_alu_res[23]~28_combout ;
wire \Add4~4_combout ;
wire \ex_wire_alu_in2[2]~6_combout ;
wire \ex_wire_alu_in2[1]~5_combout ;
wire \reg0|xx[18][0]~q ;
wire \reg0|xx[22][0]~q ;
wire \reg0|r2[0]~0_combout ;
wire \reg0|xx[30][0]~q ;
wire \reg0|xx[26][0]~q ;
wire \reg0|r2[0]~1_combout ;
wire \reg0|xx[21][0]~q ;
wire \reg0|xx[29][0]~q ;
wire \reg0|xx[25][0]~q ;
wire \reg0|xx[17][0]~q ;
wire \reg0|r2[0]~2_combout ;
wire \reg0|r2[0]~3_combout ;
wire \reg0|xx[24][0]~feeder_combout ;
wire \reg0|xx[24][0]~q ;
wire \reg0|xx[28][0]~q ;
wire \reg0|xx[16][0]~q ;
wire \reg0|xx[20][0]~q ;
wire \reg0|r2[0]~4_combout ;
wire \reg0|r2[0]~5_combout ;
wire \reg0|r2[0]~6_combout ;
wire \reg0|xx[19][0]~q ;
wire \reg0|xx[27][0]~q ;
wire \reg0|r2[0]~7_combout ;
wire \reg0|xx[31][0]~q ;
wire \reg0|r2[0]~8_combout ;
wire \reg0|r2[0]~9_combout ;
wire \reg0|xx[15][0]~q ;
wire \reg0|xx[13][0]~q ;
wire \reg0|xx[12][0]~q ;
wire \reg0|xx[14][0]~q ;
wire \reg0|r2[0]~17_combout ;
wire \reg0|r2[0]~18_combout ;
wire \reg0|xx[5][0]~q ;
wire \reg0|xx[7][0]~q ;
wire \reg0|xx[4][0]~q ;
wire \reg0|xx[6][0]~q ;
wire \reg0|r2[0]~10_combout ;
wire \reg0|r2[0]~11_combout ;
wire \reg0|xx~82_combout ;
wire \reg0|xx[1][0]~q ;
wire \reg0|xx[2][0]~feeder_combout ;
wire \reg0|xx[2][0]~q ;
wire \reg0|xx[3][0]~feeder_combout ;
wire \reg0|xx[3][0]~q ;
wire \reg0|r2[0]~14_combout ;
wire \reg0|r2[0]~15_combout ;
wire \reg0|xx[11][0]~q ;
wire \reg0|xx[10][0]~q ;
wire \reg0|xx[8][0]~feeder_combout ;
wire \reg0|xx[8][0]~q ;
wire \reg0|xx[9][0]~q ;
wire \reg0|r2[0]~12_combout ;
wire \reg0|r2[0]~13_combout ;
wire \reg0|r2[0]~16_combout ;
wire \reg0|r2[0]~19_combout ;
wire \reg0|r2[0]~20_combout ;
wire \id_reg_r2[0]~feeder_combout ;
wire \ex_wire_alu_in2[0]~0_combout ;
wire \alu0|Ires[0][0]~1 ;
wire \alu0|Ires[0][1]~3 ;
wire \alu0|Ires[0][2]~4_combout ;
wire \id_immc|imm32[18]~23_combout ;
wire \ex_imm[18]~feeder_combout ;
wire \id_immc|imm32[16]~25_combout ;
wire \ex_imm[16]~feeder_combout ;
wire \if_pc[16]~feeder_combout ;
wire \id_pc[16]~feeder_combout ;
wire \reg0|xx[15][4]~feeder_combout ;
wire \reg0|xx[15][4]~q ;
wire \reg0|xx[13][4]~q ;
wire \reg0|xx[12][4]~q ;
wire \reg0|r2[4]~101_combout ;
wire \reg0|r2[4]~102_combout ;
wire \reg0|xx[11][4]~q ;
wire \reg0|xx[10][4]~q ;
wire \reg0|xx[8][4]~feeder_combout ;
wire \reg0|xx[8][4]~q ;
wire \reg0|xx[9][4]~q ;
wire \reg0|r2[4]~94_combout ;
wire \reg0|r2[4]~95_combout ;
wire \reg0|xx[3][4]~q ;
wire \reg0|xx~64_combout ;
wire \reg0|xx[2][4]~feeder_combout ;
wire \reg0|xx[2][4]~q ;
wire \reg0|r2[4]~98_combout ;
wire \reg0|xx[1][4]~q ;
wire \reg0|r2[4]~99_combout ;
wire \reg0|xx[7][4]~q ;
wire \reg0|xx[5][4]~q ;
wire \reg0|xx[6][4]~q ;
wire \reg0|xx[4][4]~q ;
wire \reg0|r2[4]~96_combout ;
wire \reg0|r2[4]~97_combout ;
wire \reg0|r2[4]~100_combout ;
wire \reg0|r2[4]~103_combout ;
wire \reg0|xx[31][4]~q ;
wire \reg0|xx[27][4]~q ;
wire \reg0|xx[19][4]~q ;
wire \reg0|xx[23][4]~q ;
wire \reg0|r2[4]~91_combout ;
wire \reg0|r2[4]~92_combout ;
wire \reg0|xx[25][4]~q ;
wire \reg0|xx[29][4]~feeder_combout ;
wire \reg0|xx[29][4]~q ;
wire \reg0|xx[17][4]~feeder_combout ;
wire \reg0|xx[17][4]~q ;
wire \reg0|xx[21][4]~q ;
wire \reg0|r2[4]~86_combout ;
wire \reg0|r2[4]~87_combout ;
wire \reg0|xx[28][4]~q ;
wire \reg0|xx[20][4]~q ;
wire \reg0|xx[16][4]~q ;
wire \reg0|xx[24][4]~q ;
wire \reg0|r2[4]~88_combout ;
wire \reg0|r2[4]~89_combout ;
wire \reg0|r2[4]~90_combout ;
wire \reg0|xx[30][4]~feeder_combout ;
wire \reg0|xx[30][4]~q ;
wire \reg0|xx[22][4]~q ;
wire \reg0|xx[18][4]~q ;
wire \reg0|xx[26][4]~feeder_combout ;
wire \reg0|xx[26][4]~q ;
wire \reg0|r2[4]~84_combout ;
wire \reg0|r2[4]~85_combout ;
wire \reg0|r2[4]~93_combout ;
wire \reg0|r2[4]~104_combout ;
wire \id_reg_r2[4]~feeder_combout ;
wire \ex_wire_alu_in2[4]~4_combout ;
wire \ex_alu_res[11]~30_combout ;
wire \ex_alu_res[11]~29_combout ;
wire \id_immc|imm32[30]~20_combout ;
wire \id_immc|imm32[30]~21_combout ;
wire \ex_alu_res[7]~33_combout ;
wire \ex_alu_res[23]~31_combout ;
wire \ex_alu_res[7]~16_combout ;
wire \ex_alu_res[7]~15_combout ;
wire \ex_alu_res[7]~17_combout ;
wire \ex_alu_res[7]~20_combout ;
wire \ex_wire_alu_in2[21]~18_combout ;
wire \ex_wire_alu_in2[20]~19_combout ;
wire \reg0|xx[14][20]~q ;
wire \reg0|xx[12][20]~feeder_combout ;
wire \reg0|xx[12][20]~q ;
wire \reg0|xx[13][20]~feeder_combout ;
wire \reg0|xx[13][20]~q ;
wire \reg0|r1[20]~416_combout ;
wire \reg0|xx[15][20]~q ;
wire \reg0|r1[20]~417_combout ;
wire \reg0|xx[6][20]~feeder_combout ;
wire \reg0|xx[6][20]~q ;
wire \reg0|xx[5][20]~q ;
wire \reg0|xx[4][20]~feeder_combout ;
wire \reg0|xx[4][20]~q ;
wire \reg0|r1[20]~409_combout ;
wire \reg0|r1[20]~410_combout ;
wire \reg0|xx[11][20]~q ;
wire \reg0|xx[9][20]~q ;
wire \reg0|xx[8][20]~feeder_combout ;
wire \reg0|xx[8][20]~q ;
wire \reg0|xx[10][20]~feeder_combout ;
wire \reg0|xx[10][20]~q ;
wire \reg0|r1[20]~411_combout ;
wire \reg0|r1[20]~412_combout ;
wire \reg0|xx~99_combout ;
wire \reg0|xx[1][20]~q ;
wire \reg0|xx[2][20]~q ;
wire \reg0|xx[3][20]~feeder_combout ;
wire \reg0|xx[3][20]~q ;
wire \reg0|r1[20]~413_combout ;
wire \reg0|r1[20]~414_combout ;
wire \reg0|r1[20]~415_combout ;
wire \reg0|r1[20]~418_combout ;
wire \reg0|xx[31][20]~feeder_combout ;
wire \reg0|xx[31][20]~q ;
wire \reg0|xx[23][20]~q ;
wire \reg0|xx[19][20]~q ;
wire \reg0|xx[27][20]~q ;
wire \reg0|r1[20]~406_combout ;
wire \reg0|r1[20]~407_combout ;
wire \reg0|xx[17][20]~q ;
wire \reg0|xx[25][20]~q ;
wire \reg0|r1[20]~399_combout ;
wire \reg0|xx[29][20]~q ;
wire \reg0|xx[21][20]~q ;
wire \reg0|r1[20]~400_combout ;
wire \reg0|xx[26][20]~q ;
wire \reg0|xx[22][20]~q ;
wire \reg0|xx[18][20]~q ;
wire \reg0|r1[20]~401_combout ;
wire \reg0|xx[30][20]~q ;
wire \reg0|r1[20]~402_combout ;
wire \reg0|xx[28][20]~q ;
wire \reg0|xx[16][20]~q ;
wire \reg0|xx[20][20]~q ;
wire \reg0|r1[20]~403_combout ;
wire \reg0|xx[24][20]~q ;
wire \reg0|r1[20]~404_combout ;
wire \reg0|r1[20]~405_combout ;
wire \reg0|r1[20]~408_combout ;
wire \reg0|r1[20]~419_combout ;
wire \id_immc|imm32[19]~22_combout ;
wire \if_pc_4[18]~60 ;
wire \if_pc_4[19]~61_combout ;
wire \reg0|xx[15][19]~q ;
wire \reg0|xx[14][19]~q ;
wire \reg0|xx[12][19]~feeder_combout ;
wire \reg0|xx[12][19]~q ;
wire \reg0|xx[13][19]~q ;
wire \reg0|r1[19]~437_combout ;
wire \reg0|r1[19]~438_combout ;
wire \reg0|xx[11][19]~q ;
wire \reg0|xx[9][19]~q ;
wire \reg0|xx[8][19]~feeder_combout ;
wire \reg0|xx[8][19]~q ;
wire \reg0|xx[10][19]~q ;
wire \reg0|r1[19]~430_combout ;
wire \reg0|r1[19]~431_combout ;
wire \reg0|xx~100_combout ;
wire \reg0|xx[1][19]~q ;
wire \reg0|xx[3][19]~feeder_combout ;
wire \reg0|xx[3][19]~q ;
wire \reg0|xx[2][19]~feeder_combout ;
wire \reg0|xx[2][19]~q ;
wire \reg0|r1[19]~434_combout ;
wire \reg0|r1[19]~435_combout ;
wire \reg0|xx[7][19]~q ;
wire \reg0|xx[6][19]~q ;
wire \reg0|xx[4][19]~feeder_combout ;
wire \reg0|xx[4][19]~q ;
wire \reg0|xx[5][19]~q ;
wire \reg0|r1[19]~432_combout ;
wire \reg0|r1[19]~433_combout ;
wire \reg0|r1[19]~436_combout ;
wire \reg0|r1[19]~439_combout ;
wire \reg0|xx[28][19]~q ;
wire \reg0|xx[20][19]~q ;
wire \reg0|xx[24][19]~feeder_combout ;
wire \reg0|xx[24][19]~q ;
wire \reg0|xx[16][19]~q ;
wire \reg0|r1[19]~424_combout ;
wire \reg0|r1[19]~425_combout ;
wire \reg0|xx[22][19]~q ;
wire \reg0|xx[26][19]~q ;
wire \reg0|xx[18][19]~q ;
wire \reg0|r1[19]~422_combout ;
wire \reg0|r1[19]~423_combout ;
wire \reg0|r1[19]~426_combout ;
wire \reg0|xx[31][19]~q ;
wire \reg0|xx[27][19]~q ;
wire \reg0|xx[19][19]~q ;
wire \reg0|xx[23][19]~q ;
wire \reg0|r1[19]~427_combout ;
wire \reg0|r1[19]~428_combout ;
wire \reg0|xx[17][19]~q ;
wire \reg0|xx[21][19]~q ;
wire \reg0|r1[19]~420_combout ;
wire \reg0|xx[29][19]~q ;
wire \reg0|xx[25][19]~q ;
wire \reg0|r1[19]~421_combout ;
wire \reg0|r1[19]~429_combout ;
wire \reg0|r1[19]~440_combout ;
wire \id_immc|imm32[17]~24_combout ;
wire \ex_imm[17]~feeder_combout ;
wire \if_pc[17]~feeder_combout ;
wire \ex_pc[17]~feeder_combout ;
wire \Add4~33 ;
wire \Add4~34_combout ;
wire \reg0|xx[15][17]~feeder_combout ;
wire \reg0|xx[15][17]~q ;
wire \reg0|xx[13][17]~q ;
wire \reg0|xx[12][17]~q ;
wire \reg0|xx[14][17]~q ;
wire \reg0|r2[17]~479_combout ;
wire \reg0|r2[17]~480_combout ;
wire \reg0|xx[9][17]~q ;
wire \reg0|xx[8][17]~feeder_combout ;
wire \reg0|xx[8][17]~q ;
wire \reg0|r2[17]~472_combout ;
wire \reg0|xx[11][17]~feeder_combout ;
wire \reg0|xx[11][17]~q ;
wire \reg0|xx[10][17]~q ;
wire \reg0|r2[17]~473_combout ;
wire \reg0|xx[3][17]~feeder_combout ;
wire \reg0|xx[3][17]~q ;
wire \reg0|xx[2][17]~feeder_combout ;
wire \reg0|xx[2][17]~q ;
wire \reg0|r2[17]~476_combout ;
wire \reg0|xx~102_combout ;
wire \reg0|xx[1][17]~q ;
wire \reg0|r2[17]~477_combout ;
wire \reg0|xx[7][17]~q ;
wire \reg0|xx[5][17]~q ;
wire \reg0|xx[6][17]~q ;
wire \reg0|r2[17]~474_combout ;
wire \reg0|r2[17]~475_combout ;
wire \reg0|r2[17]~478_combout ;
wire \reg0|r2[17]~481_combout ;
wire \reg0|xx[30][17]~feeder_combout ;
wire \reg0|xx[30][17]~q ;
wire \reg0|xx[22][17]~q ;
wire \reg0|xx[18][17]~q ;
wire \reg0|xx[26][17]~feeder_combout ;
wire \reg0|xx[26][17]~q ;
wire \reg0|r2[17]~462_combout ;
wire \reg0|r2[17]~463_combout ;
wire \reg0|xx[27][17]~q ;
wire \reg0|xx[31][17]~q ;
wire \reg0|xx[23][17]~q ;
wire \reg0|xx[19][17]~q ;
wire \reg0|r2[17]~469_combout ;
wire \reg0|r2[17]~470_combout ;
wire \reg0|xx[25][17]~q ;
wire \reg0|xx[29][17]~q ;
wire \reg0|xx[21][17]~q ;
wire \reg0|xx[17][17]~q ;
wire \reg0|r2[17]~464_combout ;
wire \reg0|r2[17]~465_combout ;
wire \reg0|xx[20][17]~q ;
wire \reg0|xx[28][17]~q ;
wire \reg0|xx[24][17]~q ;
wire \reg0|xx[16][17]~q ;
wire \reg0|r2[17]~466_combout ;
wire \reg0|r2[17]~467_combout ;
wire \reg0|r2[17]~468_combout ;
wire \reg0|r2[17]~471_combout ;
wire \reg0|r2[17]~482_combout ;
wire \ex_wire_alu_in2[17]~22_combout ;
wire \ex_wire_alu_in2[16]~23_combout ;
wire \id_immc|imm32[15]~26_combout ;
wire \id_immc|imm32[14]~27_combout ;
wire \id_pc[14]~feeder_combout ;
wire \id_immc|imm32[13]~28_combout ;
wire \if_pc[13]~feeder_combout ;
wire \if_pc[11]~feeder_combout ;
wire \id_pc[11]~feeder_combout ;
wire \if_pc[10]~feeder_combout ;
wire \id_pc[10]~feeder_combout ;
wire \id_pc[8]~feeder_combout ;
wire \ex_pc[8]~feeder_combout ;
wire \if_pc[7]~feeder_combout ;
wire \Add4~13 ;
wire \Add4~15 ;
wire \Add4~17 ;
wire \Add4~19 ;
wire \Add4~21 ;
wire \Add4~23 ;
wire \Add4~25 ;
wire \Add4~27 ;
wire \Add4~29 ;
wire \Add4~30_combout ;
wire \reg0|xx[27][15]~q ;
wire \reg0|xx[31][15]~q ;
wire \reg0|xx[23][15]~q ;
wire \reg0|xx[19][15]~q ;
wire \reg0|r2[15]~511_combout ;
wire \reg0|r2[15]~512_combout ;
wire \reg0|xx[20][15]~feeder_combout ;
wire \reg0|xx[20][15]~q ;
wire \reg0|xx[28][15]~q ;
wire \reg0|xx[24][15]~q ;
wire \reg0|xx[16][15]~q ;
wire \reg0|r2[15]~508_combout ;
wire \reg0|r2[15]~509_combout ;
wire \reg0|xx[25][15]~q ;
wire \reg0|xx[21][15]~q ;
wire \reg0|r2[15]~506_combout ;
wire \reg0|xx[29][15]~q ;
wire \reg0|r2[15]~507_combout ;
wire \reg0|r2[15]~510_combout ;
wire \reg0|xx[30][15]~q ;
wire \reg0|xx[22][15]~q ;
wire \reg0|xx[18][15]~q ;
wire \reg0|xx[26][15]~q ;
wire \reg0|r2[15]~504_combout ;
wire \reg0|r2[15]~505_combout ;
wire \reg0|r2[15]~513_combout ;
wire \reg0|xx[13][15]~q ;
wire \reg0|xx[15][15]~q ;
wire \reg0|xx[12][15]~q ;
wire \reg0|xx[14][15]~q ;
wire \reg0|r2[15]~521_combout ;
wire \reg0|r2[15]~522_combout ;
wire \reg0|xx~104_combout ;
wire \reg0|xx[1][15]~q ;
wire \reg0|xx[2][15]~feeder_combout ;
wire \reg0|xx[2][15]~q ;
wire \reg0|xx[3][15]~feeder_combout ;
wire \reg0|xx[3][15]~q ;
wire \reg0|r2[15]~518_combout ;
wire \reg0|r2[15]~519_combout ;
wire \reg0|xx[5][15]~q ;
wire \reg0|xx[7][15]~q ;
wire \reg0|xx[4][15]~q ;
wire \reg0|xx[6][15]~q ;
wire \reg0|r2[15]~516_combout ;
wire \reg0|r2[15]~517_combout ;
wire \reg0|r2[15]~520_combout ;
wire \reg0|xx[9][15]~feeder_combout ;
wire \reg0|xx[9][15]~q ;
wire \reg0|xx[8][15]~feeder_combout ;
wire \reg0|xx[8][15]~q ;
wire \reg0|r2[15]~514_combout ;
wire \reg0|xx[10][15]~feeder_combout ;
wire \reg0|xx[10][15]~q ;
wire \reg0|xx[11][15]~q ;
wire \reg0|r2[15]~515_combout ;
wire \reg0|r2[15]~523_combout ;
wire \reg0|r2[15]~524_combout ;
wire \ex_wire_alu_in2[15]~24_combout ;
wire \reg0|xx[13][14]~q ;
wire \reg0|xx[15][14]~q ;
wire \reg0|xx[12][14]~feeder_combout ;
wire \reg0|xx[12][14]~q ;
wire \reg0|xx[14][14]~q ;
wire \reg0|r2[14]~542_combout ;
wire \reg0|r2[14]~543_combout ;
wire \reg0|xx[11][14]~q ;
wire \reg0|xx[8][14]~q ;
wire \reg0|xx[9][14]~q ;
wire \reg0|r2[14]~535_combout ;
wire \reg0|xx[10][14]~q ;
wire \reg0|r2[14]~536_combout ;
wire \reg0|xx~105_combout ;
wire \reg0|xx[1][14]~q ;
wire \reg0|xx[3][14]~feeder_combout ;
wire \reg0|xx[3][14]~q ;
wire \reg0|xx[2][14]~feeder_combout ;
wire \reg0|xx[2][14]~q ;
wire \reg0|r2[14]~539_combout ;
wire \reg0|r2[14]~540_combout ;
wire \reg0|xx[5][14]~q ;
wire \reg0|xx[7][14]~feeder_combout ;
wire \reg0|xx[7][14]~q ;
wire \reg0|xx[4][14]~feeder_combout ;
wire \reg0|xx[4][14]~q ;
wire \reg0|xx[6][14]~feeder_combout ;
wire \reg0|xx[6][14]~q ;
wire \reg0|r2[14]~537_combout ;
wire \reg0|r2[14]~538_combout ;
wire \reg0|r2[14]~541_combout ;
wire \reg0|r2[14]~544_combout ;
wire \reg0|xx[30][14]~q ;
wire \reg0|xx[22][14]~q ;
wire \reg0|xx[26][14]~feeder_combout ;
wire \reg0|xx[26][14]~q ;
wire \reg0|xx[18][14]~q ;
wire \reg0|r2[14]~525_combout ;
wire \reg0|r2[14]~526_combout ;
wire \reg0|xx[31][14]~q ;
wire \reg0|xx[23][14]~q ;
wire \reg0|xx[19][14]~q ;
wire \reg0|r2[14]~532_combout ;
wire \reg0|r2[14]~533_combout ;
wire \reg0|xx[25][14]~q ;
wire \reg0|xx[29][14]~q ;
wire \reg0|xx[21][14]~q ;
wire \reg0|xx[17][14]~q ;
wire \reg0|r2[14]~527_combout ;
wire \reg0|r2[14]~528_combout ;
wire \reg0|xx[28][14]~feeder_combout ;
wire \reg0|xx[28][14]~q ;
wire \reg0|xx[20][14]~q ;
wire \reg0|xx[16][14]~feeder_combout ;
wire \reg0|xx[16][14]~q ;
wire \reg0|xx[24][14]~q ;
wire \reg0|r2[14]~529_combout ;
wire \reg0|r2[14]~530_combout ;
wire \reg0|r2[14]~531_combout ;
wire \reg0|r2[14]~534_combout ;
wire \reg0|r2[14]~545_combout ;
wire \ex_wire_alu_in2[14]~25_combout ;
wire \alu0|res[14]~218_combout ;
wire \reg0|xx[31][13]~feeder_combout ;
wire \reg0|xx[31][13]~q ;
wire \reg0|xx[23][13]~q ;
wire \reg0|xx[19][13]~feeder_combout ;
wire \reg0|xx[19][13]~q ;
wire \reg0|xx[27][13]~q ;
wire \reg0|r2[13]~553_combout ;
wire \reg0|r2[13]~554_combout ;
wire \reg0|xx[18][13]~feeder_combout ;
wire \reg0|xx[18][13]~q ;
wire \reg0|xx[22][13]~q ;
wire \reg0|r2[13]~546_combout ;
wire \reg0|xx[26][13]~q ;
wire \reg0|xx[30][13]~q ;
wire \reg0|r2[13]~547_combout ;
wire \reg0|xx[21][13]~q ;
wire \reg0|xx[29][13]~q ;
wire \reg0|xx[25][13]~q ;
wire \reg0|r2[13]~548_combout ;
wire \reg0|r2[13]~549_combout ;
wire \reg0|xx[24][13]~q ;
wire \reg0|xx[28][13]~q ;
wire \reg0|xx[20][13]~q ;
wire \reg0|xx[16][13]~q ;
wire \reg0|r2[13]~550_combout ;
wire \reg0|r2[13]~551_combout ;
wire \reg0|r2[13]~552_combout ;
wire \reg0|r2[13]~555_combout ;
wire \reg0|xx~106_combout ;
wire \reg0|xx[1][13]~q ;
wire \reg0|xx[2][13]~feeder_combout ;
wire \reg0|xx[2][13]~q ;
wire \reg0|xx[3][13]~feeder_combout ;
wire \reg0|xx[3][13]~q ;
wire \reg0|r2[13]~560_combout ;
wire \reg0|r2[13]~561_combout ;
wire \reg0|xx[10][13]~q ;
wire \reg0|xx[11][13]~q ;
wire \reg0|xx[8][13]~feeder_combout ;
wire \reg0|xx[8][13]~q ;
wire \reg0|xx[9][13]~q ;
wire \reg0|r2[13]~558_combout ;
wire \reg0|r2[13]~559_combout ;
wire \reg0|r2[13]~562_combout ;
wire \reg0|xx[13][13]~q ;
wire \reg0|xx[15][13]~feeder_combout ;
wire \reg0|xx[15][13]~q ;
wire \reg0|xx[12][13]~feeder_combout ;
wire \reg0|xx[12][13]~q ;
wire \reg0|xx[14][13]~q ;
wire \reg0|r2[13]~563_combout ;
wire \reg0|r2[13]~564_combout ;
wire \reg0|xx[7][13]~feeder_combout ;
wire \reg0|xx[7][13]~q ;
wire \reg0|xx[5][13]~q ;
wire \reg0|xx[6][13]~feeder_combout ;
wire \reg0|xx[6][13]~q ;
wire \reg0|xx[4][13]~feeder_combout ;
wire \reg0|xx[4][13]~q ;
wire \reg0|r2[13]~556_combout ;
wire \reg0|r2[13]~557_combout ;
wire \reg0|r2[13]~565_combout ;
wire \reg0|r2[13]~566_combout ;
wire \ex_wire_alu_in2[13]~26_combout ;
wire \ex_wire_alu_in2[12]~27_combout ;
wire \ex_wire_alu_in2[7]~3_combout ;
wire \ex_wire_alu_in2[6]~2_combout ;
wire \ex_wire_alu_in2[5]~1_combout ;
wire \alu0|Add1~1 ;
wire \alu0|Add1~3 ;
wire \alu0|Add1~5 ;
wire \alu0|Add1~7 ;
wire \alu0|Add1~9 ;
wire \alu0|Add1~11 ;
wire \alu0|Add1~13 ;
wire \alu0|Add1~15 ;
wire \alu0|Add1~17 ;
wire \alu0|Add1~19 ;
wire \alu0|Add1~21 ;
wire \alu0|Add1~23 ;
wire \alu0|Add1~25 ;
wire \alu0|Add1~27 ;
wire \alu0|Add1~28_combout ;
wire \alu0|res[14]~219_combout ;
wire \mem0|q[31]~37_combout ;
wire \id_immc|imm32[31]~19_combout ;
wire \ex_imm[31]~feeder_combout ;
wire \reg0|xx[24][31]~q ;
wire \reg0|xx[28][31]~q ;
wire \reg0|xx[20][31]~q ;
wire \reg0|xx[16][31]~feeder_combout ;
wire \reg0|xx[16][31]~q ;
wire \reg0|r2[31]~172_combout ;
wire \reg0|r2[31]~173_combout ;
wire \reg0|xx[21][31]~feeder_combout ;
wire \reg0|xx[21][31]~q ;
wire \reg0|xx[25][31]~q ;
wire \reg0|xx[17][31]~q ;
wire \reg0|r2[31]~170_combout ;
wire \reg0|xx[29][31]~q ;
wire \reg0|r2[31]~171_combout ;
wire \reg0|r2[31]~174_combout ;
wire \reg0|xx[30][31]~q ;
wire \reg0|xx[26][31]~q ;
wire \reg0|xx[18][31]~q ;
wire \reg0|r2[31]~168_combout ;
wire \reg0|r2[31]~169_combout ;
wire \reg0|xx[31][31]~feeder_combout ;
wire \reg0|xx[31][31]~q ;
wire \reg0|xx[23][31]~q ;
wire \reg0|xx[27][31]~q ;
wire \reg0|xx[19][31]~feeder_combout ;
wire \reg0|xx[19][31]~q ;
wire \reg0|r2[31]~175_combout ;
wire \reg0|r2[31]~176_combout ;
wire \reg0|r2[31]~177_combout ;
wire \reg0|xx[13][31]~q ;
wire \reg0|xx[15][31]~q ;
wire \reg0|xx[12][31]~q ;
wire \reg0|xx[14][31]~q ;
wire \reg0|r2[31]~185_combout ;
wire \reg0|r2[31]~186_combout ;
wire \reg0|xx[7][31]~feeder_combout ;
wire \reg0|xx[7][31]~q ;
wire \reg0|xx[5][31]~feeder_combout ;
wire \reg0|xx[5][31]~q ;
wire \reg0|xx[6][31]~feeder_combout ;
wire \reg0|xx[6][31]~q ;
wire \reg0|xx[4][31]~q ;
wire \reg0|r2[31]~178_combout ;
wire \reg0|r2[31]~179_combout ;
wire \reg0|xx~88_combout ;
wire \reg0|xx[1][31]~q ;
wire \reg0|xx[2][31]~feeder_combout ;
wire \reg0|xx[2][31]~q ;
wire \reg0|xx[3][31]~feeder_combout ;
wire \reg0|xx[3][31]~q ;
wire \reg0|r2[31]~182_combout ;
wire \reg0|r2[31]~183_combout ;
wire \reg0|xx[10][31]~q ;
wire \reg0|xx[11][31]~q ;
wire \reg0|xx[8][31]~feeder_combout ;
wire \reg0|xx[8][31]~q ;
wire \reg0|xx[9][31]~q ;
wire \reg0|r2[31]~180_combout ;
wire \reg0|r2[31]~181_combout ;
wire \reg0|r2[31]~184_combout ;
wire \reg0|r2[31]~187_combout ;
wire \reg0|r2[31]~188_combout ;
wire \ex_wire_alu_in2[31]~8_combout ;
wire \ex_wire_alu_in2[30]~9_combout ;
wire \reg0|xx[26][30]~q ;
wire \reg0|xx[30][30]~q ;
wire \reg0|xx[22][30]~feeder_combout ;
wire \reg0|xx[22][30]~q ;
wire \reg0|xx[18][30]~feeder_combout ;
wire \reg0|xx[18][30]~q ;
wire \reg0|r1[30]~191_combout ;
wire \reg0|r1[30]~192_combout ;
wire \reg0|xx[28][30]~q ;
wire \reg0|xx[24][30]~q ;
wire \reg0|xx[16][30]~q ;
wire \reg0|xx[20][30]~feeder_combout ;
wire \reg0|xx[20][30]~q ;
wire \reg0|r1[30]~193_combout ;
wire \reg0|r1[30]~194_combout ;
wire \reg0|r1[30]~195_combout ;
wire \reg0|xx[29][30]~q ;
wire \reg0|xx[21][30]~q ;
wire \reg0|xx[17][30]~q ;
wire \reg0|xx[25][30]~q ;
wire \reg0|r1[30]~189_combout ;
wire \reg0|r1[30]~190_combout ;
wire \reg0|xx[31][30]~feeder_combout ;
wire \reg0|xx[31][30]~q ;
wire \reg0|xx[23][30]~q ;
wire \reg0|xx[27][30]~q ;
wire \reg0|xx[19][30]~feeder_combout ;
wire \reg0|xx[19][30]~q ;
wire \reg0|r1[30]~196_combout ;
wire \reg0|r1[30]~197_combout ;
wire \reg0|r1[30]~198_combout ;
wire \reg0|xx[15][30]~q ;
wire \reg0|xx[14][30]~q ;
wire \reg0|xx[13][30]~q ;
wire \reg0|xx[12][30]~q ;
wire \reg0|r1[30]~206_combout ;
wire \reg0|r1[30]~207_combout ;
wire \reg0|xx[6][30]~feeder_combout ;
wire \reg0|xx[6][30]~q ;
wire \reg0|xx[7][30]~feeder_combout ;
wire \reg0|xx[7][30]~q ;
wire \reg0|xx[5][30]~feeder_combout ;
wire \reg0|xx[5][30]~q ;
wire \reg0|xx[4][30]~q ;
wire \reg0|r1[30]~199_combout ;
wire \reg0|r1[30]~200_combout ;
wire \reg0|xx[2][30]~feeder_combout ;
wire \reg0|xx[2][30]~q ;
wire \reg0|xx[3][30]~feeder_combout ;
wire \reg0|xx[3][30]~q ;
wire \reg0|r1[30]~203_combout ;
wire \reg0|xx~89_combout ;
wire \reg0|xx[1][30]~q ;
wire \reg0|r1[30]~204_combout ;
wire \reg0|xx[9][30]~q ;
wire \reg0|xx[10][30]~q ;
wire \reg0|xx[8][30]~feeder_combout ;
wire \reg0|xx[8][30]~q ;
wire \reg0|r1[30]~201_combout ;
wire \reg0|r1[30]~202_combout ;
wire \reg0|r1[30]~205_combout ;
wire \reg0|r1[30]~208_combout ;
wire \reg0|r1[30]~209_combout ;
wire \reg0|xx[29][29]~q ;
wire \reg0|xx[25][29]~q ;
wire \reg0|xx[21][29]~q ;
wire \reg0|xx[17][29]~q ;
wire \reg0|r1[29]~210_combout ;
wire \reg0|r1[29]~211_combout ;
wire \reg0|xx[31][29]~q ;
wire \reg0|xx[27][29]~q ;
wire \reg0|xx[19][29]~q ;
wire \reg0|xx[23][29]~q ;
wire \reg0|r1[29]~217_combout ;
wire \reg0|r1[29]~218_combout ;
wire \reg0|xx[16][29]~q ;
wire \reg0|xx[24][29]~q ;
wire \reg0|r1[29]~214_combout ;
wire \reg0|xx[28][29]~q ;
wire \reg0|xx[20][29]~q ;
wire \reg0|r1[29]~215_combout ;
wire \reg0|xx[22][29]~q ;
wire \reg0|xx[30][29]~q ;
wire \reg0|xx[18][29]~q ;
wire \reg0|xx[26][29]~q ;
wire \reg0|r1[29]~212_combout ;
wire \reg0|r1[29]~213_combout ;
wire \reg0|r1[29]~216_combout ;
wire \reg0|r1[29]~219_combout ;
wire \reg0|xx[15][29]~q ;
wire \reg0|xx[12][29]~q ;
wire \reg0|r1[29]~227_combout ;
wire \reg0|xx[14][29]~q ;
wire \reg0|r1[29]~228_combout ;
wire \reg0|xx[11][29]~q ;
wire \reg0|xx[9][29]~q ;
wire \reg0|xx[8][29]~feeder_combout ;
wire \reg0|xx[8][29]~q ;
wire \reg0|xx[10][29]~q ;
wire \reg0|r1[29]~220_combout ;
wire \reg0|r1[29]~221_combout ;
wire \reg0|xx~90_combout ;
wire \reg0|xx[1][29]~q ;
wire \reg0|xx[3][29]~feeder_combout ;
wire \reg0|xx[3][29]~q ;
wire \reg0|xx[2][29]~feeder_combout ;
wire \reg0|xx[2][29]~q ;
wire \reg0|r1[29]~224_combout ;
wire \reg0|r1[29]~225_combout ;
wire \reg0|xx[6][29]~q ;
wire \reg0|xx[7][29]~feeder_combout ;
wire \reg0|xx[7][29]~q ;
wire \reg0|xx[4][29]~feeder_combout ;
wire \reg0|xx[4][29]~q ;
wire \reg0|xx[5][29]~q ;
wire \reg0|r1[29]~222_combout ;
wire \reg0|r1[29]~223_combout ;
wire \reg0|r1[29]~226_combout ;
wire \reg0|r1[29]~229_combout ;
wire \reg0|r1[29]~230_combout ;
wire \ex_reg_r1[29]~feeder_combout ;
wire \reg0|xx[25][28]~q ;
wire \reg0|xx[17][28]~q ;
wire \reg0|r1[28]~231_combout ;
wire \reg0|xx[21][28]~q ;
wire \reg0|xx[29][28]~q ;
wire \reg0|r1[28]~232_combout ;
wire \reg0|xx[31][28]~q ;
wire \reg0|xx[23][28]~q ;
wire \reg0|xx[27][28]~q ;
wire \reg0|xx[19][28]~q ;
wire \reg0|r1[28]~238_combout ;
wire \reg0|r1[28]~239_combout ;
wire \reg0|xx[26][28]~feeder_combout ;
wire \reg0|xx[26][28]~q ;
wire \reg0|xx[30][28]~q ;
wire \reg0|xx[18][28]~q ;
wire \reg0|xx[22][28]~q ;
wire \reg0|r1[28]~233_combout ;
wire \reg0|r1[28]~234_combout ;
wire \reg0|xx[28][28]~q ;
wire \reg0|xx[24][28]~q ;
wire \reg0|xx[16][28]~feeder_combout ;
wire \reg0|xx[16][28]~q ;
wire \reg0|xx[20][28]~q ;
wire \reg0|r1[28]~235_combout ;
wire \reg0|r1[28]~236_combout ;
wire \reg0|r1[28]~237_combout ;
wire \reg0|r1[28]~240_combout ;
wire \reg0|xx[6][28]~q ;
wire \reg0|xx[4][28]~q ;
wire \reg0|xx[5][28]~q ;
wire \reg0|r1[28]~241_combout ;
wire \reg0|r1[28]~242_combout ;
wire \reg0|xx[9][28]~q ;
wire \reg0|xx[11][28]~q ;
wire \reg0|xx[10][28]~q ;
wire \reg0|xx[8][28]~feeder_combout ;
wire \reg0|xx[8][28]~q ;
wire \reg0|r1[28]~243_combout ;
wire \reg0|r1[28]~244_combout ;
wire \reg0|xx~91_combout ;
wire \reg0|xx[1][28]~q ;
wire \reg0|xx[2][28]~feeder_combout ;
wire \reg0|xx[2][28]~q ;
wire \reg0|xx[3][28]~feeder_combout ;
wire \reg0|xx[3][28]~q ;
wire \reg0|r1[28]~245_combout ;
wire \reg0|r1[28]~246_combout ;
wire \reg0|r1[28]~247_combout ;
wire \reg0|xx[14][28]~feeder_combout ;
wire \reg0|xx[14][28]~q ;
wire \reg0|xx[15][28]~feeder_combout ;
wire \reg0|xx[15][28]~q ;
wire \reg0|xx[12][28]~feeder_combout ;
wire \reg0|xx[12][28]~q ;
wire \reg0|xx[13][28]~q ;
wire \reg0|r1[28]~248_combout ;
wire \reg0|r1[28]~249_combout ;
wire \reg0|r1[28]~250_combout ;
wire \reg0|r1[28]~251_combout ;
wire \ex_imm[27]~feeder_combout ;
wire \ex_imm[24]~feeder_combout ;
wire \id_pc[24]~feeder_combout ;
wire \id_imm[23]~feeder_combout ;
wire \ex_imm[23]~feeder_combout ;
wire \ex_imm[22]~feeder_combout ;
wire \Add3~39 ;
wire \Add3~41 ;
wire \Add3~42_combout ;
wire \if_pc_4[19]~62 ;
wire \if_pc_4[20]~63_combout ;
wire \Add3~40_combout ;
wire \mem_pc_new[20]~20_combout ;
wire \id_pc[20]~feeder_combout ;
wire \Add4~35 ;
wire \Add4~37 ;
wire \Add4~39 ;
wire \Add4~40_combout ;
wire \id_Itype~feeder_combout ;
wire \id_Itype~q ;
wire \ex_Itype~q ;
wire \reg0|xx[23][18]~feeder_combout ;
wire \reg0|xx[23][18]~q ;
wire \reg0|xx[27][18]~q ;
wire \reg0|xx[19][18]~q ;
wire \reg0|r2[18]~448_combout ;
wire \reg0|r2[18]~449_combout ;
wire \reg0|xx[21][18]~q ;
wire \reg0|xx[29][18]~q ;
wire \reg0|xx[25][18]~q ;
wire \reg0|xx[17][18]~q ;
wire \reg0|r2[18]~443_combout ;
wire \reg0|r2[18]~444_combout ;
wire \reg0|xx[24][18]~q ;
wire \reg0|xx[28][18]~q ;
wire \reg0|xx[20][18]~q ;
wire \reg0|xx[16][18]~q ;
wire \reg0|r2[18]~445_combout ;
wire \reg0|r2[18]~446_combout ;
wire \reg0|r2[18]~447_combout ;
wire \reg0|xx[30][18]~q ;
wire \reg0|xx[26][18]~feeder_combout ;
wire \reg0|xx[26][18]~q ;
wire \reg0|xx[18][18]~q ;
wire \reg0|xx[22][18]~feeder_combout ;
wire \reg0|xx[22][18]~q ;
wire \reg0|r2[18]~441_combout ;
wire \reg0|r2[18]~442_combout ;
wire \reg0|r2[18]~450_combout ;
wire \reg0|xx[12][18]~q ;
wire \reg0|xx[14][18]~q ;
wire \reg0|r2[18]~458_combout ;
wire \reg0|xx[13][18]~q ;
wire \reg0|xx[15][18]~q ;
wire \reg0|r2[18]~459_combout ;
wire \reg0|xx[5][18]~q ;
wire \reg0|xx[7][18]~feeder_combout ;
wire \reg0|xx[7][18]~q ;
wire \reg0|xx[6][18]~q ;
wire \reg0|xx[4][18]~feeder_combout ;
wire \reg0|xx[4][18]~q ;
wire \reg0|r2[18]~451_combout ;
wire \reg0|r2[18]~452_combout ;
wire \reg0|xx~101_combout ;
wire \reg0|xx[1][18]~q ;
wire \reg0|xx[2][18]~feeder_combout ;
wire \reg0|xx[2][18]~q ;
wire \reg0|xx[3][18]~q ;
wire \reg0|r2[18]~455_combout ;
wire \reg0|r2[18]~456_combout ;
wire \reg0|xx[10][18]~q ;
wire \reg0|xx[11][18]~q ;
wire \reg0|xx[8][18]~feeder_combout ;
wire \reg0|xx[8][18]~q ;
wire \reg0|xx[9][18]~q ;
wire \reg0|r2[18]~453_combout ;
wire \reg0|r2[18]~454_combout ;
wire \reg0|r2[18]~457_combout ;
wire \reg0|r2[18]~460_combout ;
wire \reg0|r2[18]~461_combout ;
wire \ex_wire_alu_in2[18]~21_combout ;
wire \alu0|res[18]~214_combout ;
wire \alu0|Add1~29 ;
wire \alu0|Add1~31 ;
wire \alu0|Add1~33 ;
wire \alu0|Add1~35 ;
wire \alu0|Add1~36_combout ;
wire \alu0|res[18]~215_combout ;
wire \alu0|Mux65~10_combout ;
wire \alu0|Mux65~8_combout ;
wire \alu0|Mux65~11_combout ;
wire \alu0|Mux65~3_combout ;
wire \alu0|Mux65~2_combout ;
wire \alu0|Mux65~4_combout ;
wire \alu0|Mux65~12_combout ;
wire \alu0|Mux65~13_combout ;
wire \alu0|Mux65~16_combout ;
wire \alu0|Mux65~17_combout ;
wire \alu0|Mux65~20_combout ;
wire \alu0|Mux65~22_combout ;
wire \alu0|Mux65~23_combout ;
wire \alu0|Mux65~24_combout ;
wire \ex_alu_res[23]~32_combout ;
wire \alu0|Mux176~0_combout ;
wire \alu0|Mux65~0_combout ;
wire \alu0|Mux65~1_combout ;
wire \alu0|Mux69~0_combout ;
wire \alu0|res[18]~119_combout ;
wire \alu0|res[18]~120_combout ;
wire \alu0|res[18]~121_combout ;
wire \alu0|Ires[0][17]~35 ;
wire \alu0|Ires[0][18]~36_combout ;
wire \alu0|res[18]~122_combout ;
wire \alu0|res[18]~195_combout ;
wire \mem_wire_pc_new~2_combout ;
wire \alu0|Mux120~61_combout ;
wire \alu0|Mux120~58_combout ;
wire \alu0|Mux120~84_combout ;
wire \alu0|Mux120~114_combout ;
wire \alu0|Mux120~104_combout ;
wire \alu0|Mux120~47_combout ;
wire \alu0|Mux120~79_combout ;
wire \reg0|xx[7][26]~feeder_combout ;
wire \reg0|xx[7][26]~q ;
wire \reg0|xx[6][26]~feeder_combout ;
wire \reg0|xx[6][26]~q ;
wire \reg0|xx[5][26]~feeder_combout ;
wire \reg0|xx[5][26]~q ;
wire \reg0|xx[4][26]~q ;
wire \reg0|r1[26]~283_combout ;
wire \reg0|r1[26]~284_combout ;
wire \reg0|xx[15][26]~feeder_combout ;
wire \reg0|xx[15][26]~q ;
wire \reg0|xx[14][26]~feeder_combout ;
wire \reg0|xx[14][26]~q ;
wire \reg0|xx[12][26]~q ;
wire \reg0|r1[26]~290_combout ;
wire \reg0|r1[26]~291_combout ;
wire \reg0|xx~93_combout ;
wire \reg0|xx[1][26]~q ;
wire \reg0|xx[3][26]~feeder_combout ;
wire \reg0|xx[3][26]~q ;
wire \reg0|xx[2][26]~feeder_combout ;
wire \reg0|xx[2][26]~q ;
wire \reg0|r1[26]~287_combout ;
wire \reg0|r1[26]~288_combout ;
wire \reg0|xx[9][26]~q ;
wire \reg0|xx[11][26]~q ;
wire \reg0|xx[10][26]~q ;
wire \reg0|xx[8][26]~q ;
wire \reg0|r1[26]~285_combout ;
wire \reg0|r1[26]~286_combout ;
wire \reg0|r1[26]~289_combout ;
wire \reg0|r1[26]~292_combout ;
wire \reg0|xx[31][26]~q ;
wire \reg0|xx[23][26]~q ;
wire \reg0|xx[27][26]~q ;
wire \reg0|xx[19][26]~q ;
wire \reg0|r1[26]~280_combout ;
wire \reg0|r1[26]~281_combout ;
wire \reg0|xx[29][26]~q ;
wire \reg0|xx[21][26]~q ;
wire \reg0|xx[17][26]~q ;
wire \reg0|xx[25][26]~q ;
wire \reg0|r1[26]~273_combout ;
wire \reg0|r1[26]~274_combout ;
wire \reg0|xx[26][26]~feeder_combout ;
wire \reg0|xx[26][26]~q ;
wire \reg0|xx[30][26]~q ;
wire \reg0|xx[22][26]~feeder_combout ;
wire \reg0|xx[22][26]~q ;
wire \reg0|xx[18][26]~q ;
wire \reg0|r1[26]~275_combout ;
wire \reg0|r1[26]~276_combout ;
wire \reg0|xx[28][26]~q ;
wire \reg0|xx[24][26]~q ;
wire \reg0|xx[20][26]~feeder_combout ;
wire \reg0|xx[20][26]~q ;
wire \reg0|xx[16][26]~q ;
wire \reg0|r1[26]~277_combout ;
wire \reg0|r1[26]~278_combout ;
wire \reg0|r1[26]~279_combout ;
wire \reg0|r1[26]~282_combout ;
wire \reg0|r1[26]~293_combout ;
wire \Add2~37 ;
wire \Add2~39_combout ;
wire \Add2~41_combout ;
wire \reg0|xx~51_combout ;
wire \reg0|xx[13][25]~q ;
wire \reg0|xx[15][25]~q ;
wire \reg0|xx[12][25]~feeder_combout ;
wire \reg0|xx[12][25]~q ;
wire \reg0|xx[14][25]~q ;
wire \reg0|r2[25]~311_combout ;
wire \reg0|r2[25]~312_combout ;
wire \reg0|xx[7][25]~feeder_combout ;
wire \reg0|xx[7][25]~q ;
wire \reg0|xx[5][25]~q ;
wire \reg0|xx[6][25]~feeder_combout ;
wire \reg0|xx[6][25]~q ;
wire \reg0|xx[4][25]~feeder_combout ;
wire \reg0|xx[4][25]~q ;
wire \reg0|r2[25]~304_combout ;
wire \reg0|r2[25]~305_combout ;
wire \reg0|xx[3][25]~feeder_combout ;
wire \reg0|xx[3][25]~q ;
wire \reg0|xx[2][25]~q ;
wire \reg0|r2[25]~308_combout ;
wire \reg0|r2[25]~309_combout ;
wire \reg0|xx[10][25]~q ;
wire \reg0|xx[11][25]~q ;
wire \reg0|xx[9][25]~q ;
wire \reg0|xx[8][25]~q ;
wire \reg0|r2[25]~306_combout ;
wire \reg0|r2[25]~307_combout ;
wire \reg0|r2[25]~310_combout ;
wire \reg0|r2[25]~313_combout ;
wire \reg0|xx[24][25]~q ;
wire \reg0|xx[16][25]~feeder_combout ;
wire \reg0|xx[16][25]~q ;
wire \reg0|xx[20][25]~q ;
wire \reg0|r2[25]~298_combout ;
wire \reg0|xx[28][25]~q ;
wire \reg0|r2[25]~299_combout ;
wire \reg0|xx[21][25]~feeder_combout ;
wire \reg0|xx[21][25]~q ;
wire \reg0|xx[29][25]~q ;
wire \reg0|xx[25][25]~feeder_combout ;
wire \reg0|xx[25][25]~q ;
wire \reg0|xx[17][25]~q ;
wire \reg0|r2[25]~296_combout ;
wire \reg0|r2[25]~297_combout ;
wire \reg0|r2[25]~300_combout ;
wire \reg0|xx[23][25]~q ;
wire \reg0|xx[27][25]~q ;
wire \reg0|xx[19][25]~q ;
wire \reg0|r2[25]~301_combout ;
wire \reg0|xx[31][25]~q ;
wire \reg0|r2[25]~302_combout ;
wire \reg0|xx[30][25]~feeder_combout ;
wire \reg0|xx[30][25]~q ;
wire \reg0|xx[26][25]~q ;
wire \reg0|xx[18][25]~q ;
wire \reg0|xx[22][25]~q ;
wire \reg0|r2[25]~294_combout ;
wire \reg0|r2[25]~295_combout ;
wire \reg0|r2[25]~303_combout ;
wire \reg0|r2[25]~314_combout ;
wire \mem0|Equal5~0_combout ;
wire \mem0|store_data[25]~37_combout ;
wire \Add2~1 ;
wire \Add2~3_combout ;
wire \Add2~21_combout ;
wire \mem0|store_byte[24]~2_combout ;
wire \mem0|store_data[25]~38_combout ;
wire \mem0|store_data[25]~39_combout ;
wire \id_imm[25]~5_combout ;
wire \id_imm[25]~feeder_combout ;
wire \ex_wire_alu_in2[25]~14_combout ;
wire \reg0|xx[5][24]~q ;
wire \reg0|xx[7][24]~feeder_combout ;
wire \reg0|xx[7][24]~q ;
wire \reg0|xx[4][24]~feeder_combout ;
wire \reg0|xx[4][24]~q ;
wire \reg0|xx[6][24]~feeder_combout ;
wire \reg0|xx[6][24]~q ;
wire \reg0|r2[24]~325_combout ;
wire \reg0|r2[24]~326_combout ;
wire \reg0|xx[13][24]~q ;
wire \reg0|xx[12][24]~q ;
wire \reg0|xx[14][24]~feeder_combout ;
wire \reg0|xx[14][24]~q ;
wire \reg0|r2[24]~332_combout ;
wire \reg0|r2[24]~333_combout ;
wire \reg0|xx[10][24]~feeder_combout ;
wire \reg0|xx[10][24]~q ;
wire \reg0|xx[11][24]~q ;
wire \reg0|xx[9][24]~feeder_combout ;
wire \reg0|xx[9][24]~q ;
wire \reg0|xx[8][24]~q ;
wire \reg0|r2[24]~327_combout ;
wire \reg0|r2[24]~328_combout ;
wire \reg0|xx~95_combout ;
wire \reg0|xx[1][24]~q ;
wire \reg0|xx[3][24]~feeder_combout ;
wire \reg0|xx[3][24]~q ;
wire \reg0|xx[2][24]~feeder_combout ;
wire \reg0|xx[2][24]~q ;
wire \reg0|r2[24]~329_combout ;
wire \reg0|r2[24]~330_combout ;
wire \reg0|r2[24]~331_combout ;
wire \reg0|r2[24]~334_combout ;
wire \reg0|xx[30][24]~q ;
wire \reg0|xx[18][24]~q ;
wire \reg0|xx[22][24]~q ;
wire \reg0|r2[24]~315_combout ;
wire \reg0|xx[26][24]~q ;
wire \reg0|r2[24]~316_combout ;
wire \reg0|xx[21][24]~feeder_combout ;
wire \reg0|xx[21][24]~q ;
wire \reg0|xx[29][24]~q ;
wire \reg0|xx[25][24]~feeder_combout ;
wire \reg0|xx[25][24]~q ;
wire \reg0|xx[17][24]~q ;
wire \reg0|r2[24]~317_combout ;
wire \reg0|r2[24]~318_combout ;
wire \reg0|xx[24][24]~q ;
wire \reg0|xx[28][24]~q ;
wire \reg0|xx[20][24]~q ;
wire \reg0|xx[16][24]~q ;
wire \reg0|r2[24]~319_combout ;
wire \reg0|r2[24]~320_combout ;
wire \reg0|r2[24]~321_combout ;
wire \reg0|xx[27][24]~q ;
wire \reg0|xx[19][24]~q ;
wire \reg0|r2[24]~322_combout ;
wire \reg0|xx[31][24]~q ;
wire \reg0|xx[23][24]~q ;
wire \reg0|r2[24]~323_combout ;
wire \reg0|r2[24]~324_combout ;
wire \reg0|r2[24]~335_combout ;
wire \ex_wire_alu_in2[24]~15_combout ;
wire \reg0|xx[13][23]~q ;
wire \reg0|xx[15][23]~q ;
wire \reg0|xx[12][23]~q ;
wire \reg0|xx[14][23]~q ;
wire \reg0|r2[23]~353_combout ;
wire \reg0|r2[23]~354_combout ;
wire \reg0|xx[5][23]~q ;
wire \reg0|xx[7][23]~q ;
wire \reg0|xx[6][23]~q ;
wire \reg0|xx[4][23]~q ;
wire \reg0|r2[23]~348_combout ;
wire \reg0|r2[23]~349_combout ;
wire \reg0|xx~96_combout ;
wire \reg0|xx[1][23]~q ;
wire \reg0|xx[2][23]~feeder_combout ;
wire \reg0|xx[2][23]~q ;
wire \reg0|xx[3][23]~q ;
wire \reg0|r2[23]~350_combout ;
wire \reg0|r2[23]~351_combout ;
wire \reg0|r2[23]~352_combout ;
wire \reg0|xx[10][23]~q ;
wire \reg0|xx[11][23]~q ;
wire \reg0|xx[9][23]~q ;
wire \reg0|xx[8][23]~q ;
wire \reg0|r2[23]~346_combout ;
wire \reg0|r2[23]~347_combout ;
wire \reg0|r2[23]~355_combout ;
wire \reg0|xx[27][23]~q ;
wire \reg0|xx[31][23]~q ;
wire \reg0|xx[23][23]~q ;
wire \reg0|xx[19][23]~q ;
wire \reg0|r2[23]~343_combout ;
wire \reg0|r2[23]~344_combout ;
wire \reg0|xx[30][23]~feeder_combout ;
wire \reg0|xx[30][23]~q ;
wire \reg0|xx[22][23]~feeder_combout ;
wire \reg0|xx[22][23]~q ;
wire \reg0|xx[26][23]~feeder_combout ;
wire \reg0|xx[26][23]~q ;
wire \reg0|xx[18][23]~q ;
wire \reg0|r2[23]~336_combout ;
wire \reg0|r2[23]~337_combout ;
wire \reg0|xx[25][23]~q ;
wire \reg0|xx[29][23]~q ;
wire \reg0|xx[21][23]~q ;
wire \reg0|xx[17][23]~q ;
wire \reg0|r2[23]~338_combout ;
wire \reg0|r2[23]~339_combout ;
wire \reg0|xx[20][23]~q ;
wire \reg0|xx[24][23]~q ;
wire \reg0|xx[16][23]~feeder_combout ;
wire \reg0|xx[16][23]~q ;
wire \reg0|r2[23]~340_combout ;
wire \reg0|r2[23]~341_combout ;
wire \reg0|r2[23]~342_combout ;
wire \reg0|r2[23]~345_combout ;
wire \reg0|r2[23]~356_combout ;
wire \ex_wire_alu_in2[23]~16_combout ;
wire \reg0|xx[30][22]~q ;
wire \reg0|xx[26][22]~q ;
wire \reg0|xx[18][22]~feeder_combout ;
wire \reg0|xx[18][22]~q ;
wire \reg0|xx[22][22]~q ;
wire \reg0|r2[22]~357_combout ;
wire \reg0|r2[22]~358_combout ;
wire \reg0|xx[24][22]~q ;
wire \reg0|xx[16][22]~feeder_combout ;
wire \reg0|xx[16][22]~q ;
wire \reg0|xx[20][22]~q ;
wire \reg0|r2[22]~361_combout ;
wire \reg0|xx[28][22]~q ;
wire \reg0|r2[22]~362_combout ;
wire \reg0|xx[21][22]~q ;
wire \reg0|xx[25][22]~q ;
wire \reg0|xx[17][22]~q ;
wire \reg0|r2[22]~359_combout ;
wire \reg0|xx[29][22]~q ;
wire \reg0|r2[22]~360_combout ;
wire \reg0|r2[22]~363_combout ;
wire \reg0|xx[23][22]~q ;
wire \reg0|xx[31][22]~q ;
wire \reg0|xx[27][22]~q ;
wire \reg0|xx[19][22]~q ;
wire \reg0|r2[22]~364_combout ;
wire \reg0|r2[22]~365_combout ;
wire \reg0|r2[22]~366_combout ;
wire \reg0|xx[5][22]~q ;
wire \reg0|xx[7][22]~q ;
wire \reg0|xx[6][22]~q ;
wire \reg0|xx[4][22]~q ;
wire \reg0|r2[22]~367_combout ;
wire \reg0|r2[22]~368_combout ;
wire \reg0|xx[12][22]~q ;
wire \reg0|r2[22]~374_combout ;
wire \reg0|xx[13][22]~q ;
wire \reg0|xx[15][22]~q ;
wire \reg0|r2[22]~375_combout ;
wire \reg0|xx[10][22]~q ;
wire \reg0|xx[11][22]~q ;
wire \reg0|xx[9][22]~feeder_combout ;
wire \reg0|xx[9][22]~q ;
wire \reg0|xx[8][22]~feeder_combout ;
wire \reg0|xx[8][22]~q ;
wire \reg0|r2[22]~369_combout ;
wire \reg0|r2[22]~370_combout ;
wire \reg0|xx~97_combout ;
wire \reg0|xx[1][22]~q ;
wire \reg0|xx[3][22]~feeder_combout ;
wire \reg0|xx[3][22]~q ;
wire \reg0|xx[2][22]~q ;
wire \reg0|r2[22]~371_combout ;
wire \reg0|r2[22]~372_combout ;
wire \reg0|r2[22]~373_combout ;
wire \reg0|r2[22]~376_combout ;
wire \reg0|r2[22]~377_combout ;
wire \ex_wire_alu_in2[22]~17_combout ;
wire \alu0|Ires[0][21]~43 ;
wire \alu0|Ires[0][22]~45 ;
wire \alu0|Ires[0][23]~47 ;
wire \alu0|Ires[0][24]~49 ;
wire \alu0|Ires[0][25]~50_combout ;
wire \ex_alu_res[2]~27_combout ;
wire \ex_alu_res[23]~24_combout ;
wire \alu0|Mux120~57_combout ;
wire \alu0|Mux120~59_combout ;
wire \alu0|Mux120~63_combout ;
wire \alu0|Mux120~92_combout ;
wire \alu0|Mux120~115_combout ;
wire \alu0|res[25]~150_combout ;
wire \alu0|Add1~37 ;
wire \alu0|Add1~39 ;
wire \alu0|Add1~41 ;
wire \alu0|Add1~43 ;
wire \alu0|Add1~45 ;
wire \alu0|Add1~47 ;
wire \alu0|Add1~49 ;
wire \alu0|Add1~50_combout ;
wire \alu0|res[25]~201_combout ;
wire \alu0|res[25]~151_combout ;
wire \ex_alu_res[2]~25_combout ;
wire \alu0|res[25]~152_combout ;
wire \alu0|res[25]~153_combout ;
wire \ex_alu_res[7]~19_combout ;
wire \alu0|Mux120~43_combout ;
wire \alu0|Mux64~1_combout ;
wire \alu0|Mux64~0_combout ;
wire \alu0|Mux64~2_combout ;
wire \alu0|Mux64~7_combout ;
wire \alu0|Mux64~4_combout ;
wire \alu0|Mux64~8_combout ;
wire \alu0|Mux66~2_combout ;
wire \alu0|Mux95~0_combout ;
wire \alu0|Mux70~2_combout ;
wire \alu0|Mux64~15_combout ;
wire \alu0|Mux64~18_combout ;
wire \alu0|Mux64~19_combout ;
wire \alu0|Mux64~12_combout ;
wire \alu0|Mux64~9_combout ;
wire \alu0|Mux64~13_combout ;
wire \alu0|Mux66~5_combout ;
wire \alu0|Mux64~20_combout ;
wire \alu0|Mux64~23_combout ;
wire \alu0|Mux64~24_combout ;
wire \alu0|Mux64~28_combout ;
wire \alu0|Mux64~25_combout ;
wire \alu0|Mux64~29_combout ;
wire \ex_alu_res[7]~18_combout ;
wire \alu0|res[25]~148_combout ;
wire \alu0|res[25]~149_combout ;
wire \alu0|res[25]~154_combout ;
wire \alu0|res[25]~155_combout ;
wire \mem_wire_reg_wb[25]~75_combout ;
wire \mem0|q[25]~31_combout ;
wire \if_pc[25]~feeder_combout ;
wire \id_pc[25]~feeder_combout ;
wire \Add4~49 ;
wire \Add4~50_combout ;
wire \mem_wire_reg_wb[25]~76_combout ;
wire \mem_wire_reg_wb[25]~77_combout ;
wire \reg0|xx~94_combout ;
wire \reg0|xx[1][25]~q ;
wire \reg0|r1[25]~308_combout ;
wire \reg0|r1[25]~309_combout ;
wire \reg0|r1[25]~306_combout ;
wire \reg0|r1[25]~307_combout ;
wire \reg0|r1[25]~310_combout ;
wire \reg0|r1[25]~304_combout ;
wire \reg0|r1[25]~305_combout ;
wire \reg0|r1[25]~311_combout ;
wire \reg0|r1[25]~312_combout ;
wire \reg0|r1[25]~313_combout ;
wire \reg0|r1[25]~294_combout ;
wire \reg0|r1[25]~295_combout ;
wire \reg0|r1[25]~301_combout ;
wire \reg0|r1[25]~302_combout ;
wire \reg0|r1[25]~296_combout ;
wire \reg0|r1[25]~297_combout ;
wire \reg0|r1[25]~298_combout ;
wire \reg0|r1[25]~299_combout ;
wire \reg0|r1[25]~300_combout ;
wire \reg0|r1[25]~303_combout ;
wire \reg0|r1[25]~314_combout ;
wire \alu0|Mux120~62_combout ;
wire \alu0|Mux120~64_combout ;
wire \alu0|Mux120~85_combout ;
wire \alu0|Mux120~105_combout ;
wire \alu0|Mux120~106_combout ;
wire \ex_alu_res[2]~22_combout ;
wire \alu0|Mux68~0_combout ;
wire \alu0|Mux64~16_combout ;
wire \alu0|Mux64~21_combout ;
wire \alu0|Mux64~22_combout ;
wire \alu0|Mux64~10_combout ;
wire \alu0|Mux64~5_combout ;
wire \alu0|Mux64~11_combout ;
wire \alu0|res[19]~123_combout ;
wire \alu0|res[19]~124_combout ;
wire \alu0|Add1~38_combout ;
wire \alu0|res[19]~212_combout ;
wire \alu0|res[19]~213_combout ;
wire \alu0|res[19]~125_combout ;
wire \alu0|Ires[0][18]~37 ;
wire \alu0|Ires[0][19]~38_combout ;
wire \alu0|res[19]~126_combout ;
wire \alu0|res[19]~196_combout ;
wire \alu0|Ires[0][20]~40_combout ;
wire \alu0|Mux67~0_combout ;
wire \alu0|Mux65~6_combout ;
wire \alu0|Mux65~7_combout ;
wire \alu0|Mux67~1_combout ;
wire \alu0|Mux65~21_combout ;
wire \alu0|Mux65~25_combout ;
wire \alu0|Mux65~26_combout ;
wire \alu0|Mux67~6_combout ;
wire \alu0|res[20]~127_combout ;
wire \alu0|Mux120~22_combout ;
wire \alu0|Mux120~21_combout ;
wire \alu0|Mux120~23_combout ;
wire \alu0|Mux120~36_combout ;
wire \alu0|Mux120~37_combout ;
wire \alu0|Mux120~38_combout ;
wire \alu0|Mux120~90_combout ;
wire \alu0|Mux120~19_combout ;
wire \alu0|Mux120~18_combout ;
wire \alu0|Mux120~20_combout ;
wire \alu0|Mux120~89_combout ;
wire \alu0|Mux120~91_combout ;
wire \alu0|Mux65~9_combout ;
wire \alu0|Mux65~14_combout ;
wire \alu0|Mux67~4_combout ;
wire \alu0|res[20]~128_combout ;
wire \alu0|Add1~40_combout ;
wire \alu0|res[20]~210_combout ;
wire \alu0|res[20]~211_combout ;
wire \alu0|res[20]~129_combout ;
wire \alu0|res[20]~130_combout ;
wire \alu0|res[20]~197_combout ;
wire \alu0|Ires[0][22]~44_combout ;
wire \alu0|Add1~44_combout ;
wire \alu0|res[22]~206_combout ;
wire \alu0|res[22]~207_combout ;
wire \alu0|Mux65~5_combout ;
wire \alu0|Mux65~27_combout ;
wire \alu0|Mux65~28_combout ;
wire \alu0|Mux65~29_combout ;
wire \alu0|res[22]~135_combout ;
wire \alu0|Mux65~18_combout ;
wire \alu0|Mux120~76_combout ;
wire \alu0|Mux120~75_combout ;
wire \alu0|Mux120~77_combout ;
wire \alu0|Mux120~74_combout ;
wire \alu0|Mux120~78_combout ;
wire \alu0|res[22]~136_combout ;
wire \alu0|res[22]~137_combout ;
wire \alu0|res[22]~138_combout ;
wire \alu0|res[22]~199_combout ;
wire \mem_wire_pc_new~1_combout ;
wire \alu0|Ires[0][3]~7 ;
wire \alu0|Ires[0][4]~9 ;
wire \alu0|Ires[0][5]~11 ;
wire \alu0|Ires[0][6]~13 ;
wire \alu0|Ires[0][7]~15 ;
wire \alu0|Ires[0][8]~17 ;
wire \alu0|Ires[0][9]~18_combout ;
wire \alu0|res[9]~79_combout ;
wire \alu0|res[9]~80_combout ;
wire \alu0|Mux120~48_combout ;
wire \alu0|Mux120~49_combout ;
wire \alu0|Mux120~93_combout ;
wire \alu0|Mux120~50_combout ;
wire \alu0|Mux120~51_combout ;
wire \alu0|Mux120~52_combout ;
wire \alu0|Mux120~45_combout ;
wire \alu0|Mux120~44_combout ;
wire \alu0|Mux120~46_combout ;
wire \alu0|Mux120~95_combout ;
wire \alu0|res[9]~77_combout ;
wire \alu0|res[9]~78_combout ;
wire \alu0|Add1~18_combout ;
wire \alu0|res[9]~224_combout ;
wire \alu0|res[9]~225_combout ;
wire \alu0|res[9]~81_combout ;
wire \alu0|res[9]~82_combout ;
wire \alu0|Ires[0][10]~20_combout ;
wire \alu0|Add1~20_combout ;
wire \alu0|res[10]~222_combout ;
wire \alu0|res[10]~223_combout ;
wire \alu0|Mux120~99_combout ;
wire \alu0|Mux120~100_combout ;
wire \alu0|Mux120~116_combout ;
wire \alu0|Mux120~25_combout ;
wire \alu0|Mux120~40_combout ;
wire \alu0|Mux120~70_combout ;
wire \alu0|Mux120~26_combout ;
wire \alu0|Mux120~28_combout ;
wire \alu0|Mux120~72_combout ;
wire \alu0|Mux120~103_combout ;
wire \alu0|Mux69~1_combout ;
wire \alu0|res[10]~83_combout ;
wire \alu0|res[10]~84_combout ;
wire \alu0|res[10]~85_combout ;
wire \alu0|res[10]~86_combout ;
wire \alu0|Ires[0][11]~23 ;
wire \alu0|Ires[0][12]~24_combout ;
wire \alu0|Mux120~118_combout ;
wire \alu0|Mux120~27_combout ;
wire \alu0|Mux120~41_combout ;
wire \alu0|Mux120~88_combout ;
wire \alu0|Mux67~3_combout ;
wire \alu0|Mux67~5_combout ;
wire \alu0|res[12]~93_combout ;
wire \alu0|res[12]~94_combout ;
wire \alu0|res[12]~220_combout ;
wire \alu0|Add1~24_combout ;
wire \alu0|res[12]~221_combout ;
wire \alu0|res[12]~95_combout ;
wire \alu0|res[12]~96_combout ;
wire \mem_wire_pc_new~3_combout ;
wire \reg0|xx[30][27]~feeder_combout ;
wire \reg0|xx[30][27]~q ;
wire \reg0|xx[26][27]~q ;
wire \reg0|xx[18][27]~feeder_combout ;
wire \reg0|xx[18][27]~q ;
wire \reg0|xx[22][27]~feeder_combout ;
wire \reg0|xx[22][27]~q ;
wire \reg0|r2[27]~252_combout ;
wire \reg0|r2[27]~253_combout ;
wire \reg0|xx[27][27]~q ;
wire \reg0|xx[19][27]~q ;
wire \reg0|r2[27]~259_combout ;
wire \reg0|xx[23][27]~q ;
wire \reg0|xx[31][27]~q ;
wire \reg0|r2[27]~260_combout ;
wire \reg0|xx[21][27]~feeder_combout ;
wire \reg0|xx[21][27]~q ;
wire \reg0|xx[29][27]~q ;
wire \reg0|xx[25][27]~q ;
wire \reg0|xx[17][27]~q ;
wire \reg0|r2[27]~254_combout ;
wire \reg0|r2[27]~255_combout ;
wire \reg0|xx[24][27]~feeder_combout ;
wire \reg0|xx[24][27]~q ;
wire \reg0|xx[28][27]~q ;
wire \reg0|xx[20][27]~q ;
wire \reg0|xx[16][27]~q ;
wire \reg0|r2[27]~256_combout ;
wire \reg0|r2[27]~257_combout ;
wire \reg0|r2[27]~258_combout ;
wire \reg0|r2[27]~261_combout ;
wire \reg0|xx[13][27]~q ;
wire \reg0|xx[15][27]~q ;
wire \reg0|xx[12][27]~feeder_combout ;
wire \reg0|xx[12][27]~q ;
wire \reg0|xx[14][27]~q ;
wire \reg0|r2[27]~269_combout ;
wire \reg0|r2[27]~270_combout ;
wire \reg0|xx~92_combout ;
wire \reg0|xx[1][27]~q ;
wire \reg0|xx[3][27]~feeder_combout ;
wire \reg0|xx[3][27]~q ;
wire \reg0|xx[2][27]~feeder_combout ;
wire \reg0|xx[2][27]~q ;
wire \reg0|r2[27]~266_combout ;
wire \reg0|r2[27]~267_combout ;
wire \reg0|xx[9][27]~q ;
wire \reg0|xx[8][27]~q ;
wire \reg0|r2[27]~264_combout ;
wire \reg0|xx[10][27]~q ;
wire \reg0|r2[27]~265_combout ;
wire \reg0|r2[27]~268_combout ;
wire \reg0|xx[7][27]~feeder_combout ;
wire \reg0|xx[7][27]~q ;
wire \reg0|xx[5][27]~q ;
wire \reg0|xx[4][27]~feeder_combout ;
wire \reg0|xx[4][27]~q ;
wire \reg0|xx[6][27]~q ;
wire \reg0|r2[27]~262_combout ;
wire \reg0|r2[27]~263_combout ;
wire \reg0|r2[27]~271_combout ;
wire \reg0|r2[27]~272_combout ;
wire \ex_wire_alu_in2[27]~12_combout ;
wire \ex_wire_alu_in2[26]~13_combout ;
wire \alu0|Ires[0][25]~51 ;
wire \alu0|Ires[0][26]~53 ;
wire \alu0|Ires[0][27]~54_combout ;
wire \alu0|Mux120~110_combout ;
wire \alu0|Mux64~30_combout ;
wire \alu0|Mux64~26_combout ;
wire \alu0|res[27]~164_combout ;
wire \alu0|Mux64~3_combout ;
wire \alu0|Mux68~1_combout ;
wire \alu0|res[27]~165_combout ;
wire \alu0|res[27]~166_combout ;
wire \alu0|res[27]~203_combout ;
wire \alu0|Add1~51 ;
wire \alu0|Add1~53 ;
wire \alu0|Add1~54_combout ;
wire \alu0|res[27]~167_combout ;
wire \alu0|res[27]~168_combout ;
wire \alu0|Mux120~117_combout ;
wire \alu0|res[27]~169_combout ;
wire \alu0|res[27]~170_combout ;
wire \alu0|res[27]~171_combout ;
wire \alu0|Mux120~109_combout ;
wire \alu0|Mux65~30_combout ;
wire \alu0|Mux65~32_combout ;
wire \alu0|res[26]~156_combout ;
wire \alu0|res[26]~157_combout ;
wire \alu0|res[26]~158_combout ;
wire \alu0|Add1~52_combout ;
wire \alu0|res[26]~202_combout ;
wire \alu0|res[26]~159_combout ;
wire \alu0|res[26]~160_combout ;
wire \alu0|res[26]~161_combout ;
wire \alu0|res[26]~162_combout ;
wire \alu0|Ires[0][26]~52_combout ;
wire \alu0|res[26]~163_combout ;
wire \alu0|Ires[0][23]~46_combout ;
wire \alu0|Mux64~27_combout ;
wire \alu0|Mux64~17_combout ;
wire \alu0|res[23]~139_combout ;
wire \alu0|Mux120~86_combout ;
wire \alu0|Mux120~113_combout ;
wire \alu0|Mux120~87_combout ;
wire \alu0|Mux64~6_combout ;
wire \alu0|res[23]~140_combout ;
wire \alu0|Add1~46_combout ;
wire \alu0|Equal0~4_combout ;
wire \alu0|res[23]~141_combout ;
wire \alu0|res[23]~142_combout ;
wire \alu0|res[23]~143_combout ;
wire \alu0|res[23]~144_combout ;
wire \alu0|res[23]~200_combout ;
wire \mem_wire_pc_new~0_combout ;
wire \mem_wire_pc_new~4_combout ;
wire \ex_sig_branch~q ;
wire \ex_alu_res[7]~14_combout ;
wire \ex_alu_res[7]~21_combout ;
wire \alu0|Add1~10_combout ;
wire \alu0|res[5]~230_combout ;
wire \alu0|res[5]~231_combout ;
wire \alu0|Mux66~0_combout ;
wire \alu0|Mux66~1_combout ;
wire \alu0|res[5]~29_combout ;
wire \alu0|Ires[0][5]~10_combout ;
wire \alu0|Mux120~60_combout ;
wire \alu0|Mux120~68_combout ;
wire \alu0|Mux120~55_combout ;
wire \alu0|Mux120~54_combout ;
wire \alu0|Mux120~56_combout ;
wire \alu0|Mux120~53_combout ;
wire \alu0|res[5]~30_combout ;
wire \alu0|res[5]~31_combout ;
wire \alu0|res[5]~32_combout ;
wire \alu0|res[5]~33_combout ;
wire \alu0|Ires[0][4]~8_combout ;
wire \alu0|Mux120~29_combout ;
wire \alu0|Mux120~30_combout ;
wire \alu0|Mux120~34_combout ;
wire \alu0|Mux120~33_combout ;
wire \alu0|Mux120~35_combout ;
wire \alu0|res[4]~47_combout ;
wire \alu0|res[4]~48_combout ;
wire \alu0|res[4]~226_combout ;
wire \alu0|Add1~8_combout ;
wire \alu0|res[4]~227_combout ;
wire \alu0|res[4]~46_combout ;
wire \alu0|res[4]~49_combout ;
wire \alu0|res[4]~50_combout ;
wire \alu0|Ires[0][7]~14_combout ;
wire \alu0|res[7]~228_combout ;
wire \alu0|Add1~14_combout ;
wire \alu0|res[7]~229_combout ;
wire \alu0|res[7]~41_combout ;
wire \alu0|Mux120~82_combout ;
wire \alu0|Mux120~83_combout ;
wire \alu0|res[7]~42_combout ;
wire \alu0|Mux120~80_combout ;
wire \alu0|Mux120~81_combout ;
wire \alu0|res[7]~43_combout ;
wire \alu0|res[7]~44_combout ;
wire \alu0|res[7]~45_combout ;
wire \alu0|Ires[0][6]~12_combout ;
wire \alu0|Add1~12_combout ;
wire \alu0|Equal0~1_combout ;
wire \alu0|res[6]~34_combout ;
wire \alu0|res[6]~35_combout ;
wire \alu0|res[6]~36_combout ;
wire \alu0|Mux120~73_combout ;
wire \alu0|res[6]~37_combout ;
wire \alu0|Mux120~71_combout ;
wire \alu0|res[6]~38_combout ;
wire \alu0|res[6]~39_combout ;
wire \alu0|res[6]~40_combout ;
wire \mem_wire_pc_new~5_combout ;
wire \alu0|Mux190~1_combout ;
wire \alu0|Ires[0][1]~2_combout ;
wire \alu0|Add1~2_combout ;
wire \alu0|res~52_combout ;
wire \alu0|res~51_combout ;
wire \alu0|Mux120~96_combout ;
wire \alu0|Mux120~97_combout ;
wire \alu0|Mux120~98_combout ;
wire \alu0|Mux190~2_combout ;
wire \alu0|Mux190~3_combout ;
wire \alu0|Mux120~94_combout ;
wire \alu0|Mux190~4_combout ;
wire \alu0|Mux70~3_combout ;
wire \alu0|Mux190~5_combout ;
wire \alu0|res~53_combout ;
wire \alu0|res~54_combout ;
wire \alu0|Mux158~0_combout ;
wire \alu0|Mux158~1_combout ;
wire \ex_alu_res[1]~0_combout ;
wire \mem_wire_pc_new~6_combout ;
wire \alu0|Mux175~0_combout ;
wire \alu0|Mux120~24_combout ;
wire \alu0|Mux120~42_combout ;
wire \alu0|Mux175~1_combout ;
wire \alu0|Mux175~2_combout ;
wire \alu0|Mux67~2_combout ;
wire \alu0|Mux71~0_combout ;
wire \alu0|Mux71~1_combout ;
wire \alu0|Mux71~2_combout ;
wire \alu0|Mux175~3_combout ;
wire \alu0|Mux175~4_combout ;
wire \alu0|Ires[0][16]~32_combout ;
wire \alu0|res~111_combout ;
wire \alu0|Mux143~0_combout ;
wire \alu0|Mux143~1_combout ;
wire \alu0|Add1~32_combout ;
wire \alu0|res~112_combout ;
wire \alu0|res~113_combout ;
wire \alu0|res~114_combout ;
wire \ex_alu_res[16]~4_combout ;
wire \alu0|Ires[0][24]~48_combout ;
wire \alu0|Mux135~0_combout ;
wire \alu0|Mux135~1_combout ;
wire \alu0|Mux167~0_combout ;
wire \alu0|Mux167~1_combout ;
wire \alu0|Mux65~31_combout ;
wire \alu0|Mux167~2_combout ;
wire \alu0|Mux167~3_combout ;
wire \alu0|Mux167~4_combout ;
wire \alu0|Mux167~5_combout ;
wire \alu0|Mux135~2_combout ;
wire \alu0|Add1~48_combout ;
wire \alu0|res~145_combout ;
wire \alu0|res~146_combout ;
wire \alu0|res~147_combout ;
wire \ex_alu_res[24]~5_combout ;
wire \mem_wire_pc_new~7_combout ;
wire \ex_alu_res[2]~23_combout ;
wire \alu0|Mux120~111_combout ;
wire \alu0|res[28]~175_combout ;
wire \alu0|res[28]~176_combout ;
wire \alu0|res[28]~177_combout ;
wire \alu0|res[28]~178_combout ;
wire \reg0|r2[28]~231_combout ;
wire \reg0|r2[28]~232_combout ;
wire \reg0|r2[28]~235_combout ;
wire \reg0|r2[28]~236_combout ;
wire \reg0|r2[28]~233_combout ;
wire \reg0|r2[28]~234_combout ;
wire \reg0|r2[28]~237_combout ;
wire \reg0|r2[28]~238_combout ;
wire \reg0|r2[28]~239_combout ;
wire \reg0|r2[28]~240_combout ;
wire \reg0|r2[28]~248_combout ;
wire \reg0|r2[28]~249_combout ;
wire \reg0|r2[28]~243_combout ;
wire \reg0|r2[28]~244_combout ;
wire \reg0|r2[28]~245_combout ;
wire \reg0|r2[28]~246_combout ;
wire \reg0|r2[28]~247_combout ;
wire \reg0|r2[28]~241_combout ;
wire \reg0|r2[28]~242_combout ;
wire \reg0|r2[28]~250_combout ;
wire \reg0|r2[28]~251_combout ;
wire \ex_wire_alu_in2[28]~11_combout ;
wire \alu0|res[28]~172_combout ;
wire \alu0|res[28]~204_combout ;
wire \alu0|Add1~55 ;
wire \alu0|Add1~56_combout ;
wire \alu0|res[28]~173_combout ;
wire \alu0|res[28]~174_combout ;
wire \ex_alu_res[28]~6_combout ;
wire \alu0|Ires[0][27]~55 ;
wire \alu0|Ires[0][28]~56_combout ;
wire \alu0|Mux161~0_combout ;
wire \alu0|Mux65~15_combout ;
wire \alu0|Mux65~19_combout ;
wire \alu0|Mux65~33_combout ;
wire \alu0|Mux65~34_combout ;
wire \alu0|Mux65~35_combout ;
wire \alu0|Mux65~36_combout ;
wire \alu0|Mux161~1_combout ;
wire \alu0|Mux161~2_combout ;
wire \alu0|res~186_combout ;
wire \alu0|Add1~57 ;
wire \alu0|Add1~59 ;
wire \alu0|Add1~60_combout ;
wire \alu0|Ires[0][30]~60_combout ;
wire \alu0|res~187_combout ;
wire \alu0|res~188_combout ;
wire \alu0|res~189_combout ;
wire \alu0|Mux129~4_combout ;
wire \alu0|Mux129~2_combout ;
wire \alu0|Mux129~3_combout ;
wire \ex_alu_res[30]~8_combout ;
wire \alu0|res[29]~205_combout ;
wire \alu0|Add1~58_combout ;
wire \alu0|res[29]~180_combout ;
wire \alu0|res[29]~179_combout ;
wire \alu0|res[29]~181_combout ;
wire \alu0|Mux66~3_combout ;
wire \alu0|Mux66~4_combout ;
wire \alu0|Mux66~6_combout ;
wire \alu0|Mux120~112_combout ;
wire \alu0|res[29]~182_combout ;
wire \alu0|res[29]~183_combout ;
wire \alu0|Mux120~119_combout ;
wire \alu0|res[29]~184_combout ;
wire \alu0|res[29]~185_combout ;
wire \ex_alu_res[29]~7_combout ;
wire \alu0|Ires[0][28]~57 ;
wire \alu0|Ires[0][29]~58_combout ;
wire \mem_wire_pc_new~8_combout ;
wire \mem_wire_pc_new~9_combout ;
wire \mem_wire_pc_new~10_combout ;
wire \mem_wire_pc_new~11_combout ;
wire \pcreg0|pcnter~21_combout ;
wire \pcreg0|pcnter~1_combout ;
wire \if_pc_4[20]~64 ;
wire \if_pc_4[21]~65_combout ;
wire \id_pc_4[21]~feeder_combout ;
wire \mem_pc_new[21]~21_combout ;
wire \Add4~41 ;
wire \Add4~42_combout ;
wire \pcreg0|pcnter~22_combout ;
wire \if_pc[21]~feeder_combout ;
wire \ex_pc[21]~feeder_combout ;
wire \Add4~43 ;
wire \Add4~44_combout ;
wire \if_pc_4[21]~66 ;
wire \if_pc_4[22]~67_combout ;
wire \id_pc_4[22]~feeder_combout ;
wire \mem_wire_reg_wb[22]~66_combout ;
wire \mem_wire_reg_wb[22]~67_combout ;
wire \mem_wire_reg_wb[22]~68_combout ;
wire \reg0|xx~48_combout ;
wire \reg0|xx[14][22]~q ;
wire \reg0|r1[22]~374_combout ;
wire \reg0|r1[22]~375_combout ;
wire \reg0|r1[22]~369_combout ;
wire \reg0|r1[22]~370_combout ;
wire \reg0|r1[22]~371_combout ;
wire \reg0|r1[22]~372_combout ;
wire \reg0|r1[22]~373_combout ;
wire \reg0|r1[22]~367_combout ;
wire \reg0|r1[22]~368_combout ;
wire \reg0|r1[22]~376_combout ;
wire \reg0|r1[22]~364_combout ;
wire \reg0|r1[22]~365_combout ;
wire \reg0|r1[22]~357_combout ;
wire \reg0|r1[22]~358_combout ;
wire \reg0|r1[22]~361_combout ;
wire \reg0|r1[22]~362_combout ;
wire \reg0|r1[22]~359_combout ;
wire \reg0|r1[22]~360_combout ;
wire \reg0|r1[22]~363_combout ;
wire \reg0|r1[22]~366_combout ;
wire \reg0|r1[22]~377_combout ;
wire \Add3~43 ;
wire \Add3~44_combout ;
wire \mem_pc_new[22]~22_combout ;
wire \pcreg0|pcnter~23_combout ;
wire \if_pc[22]~feeder_combout ;
wire \id_pc[22]~feeder_combout ;
wire \Add4~45 ;
wire \Add4~46_combout ;
wire \if_pc_4[22]~68 ;
wire \if_pc_4[23]~69_combout ;
wire \id_pc_4[23]~feeder_combout ;
wire \mem_wire_reg_wb[23]~69_combout ;
wire \mem_wire_reg_wb[23]~70_combout ;
wire \mem_wire_reg_wb[23]~71_combout ;
wire \reg0|xx~49_combout ;
wire \reg0|xx[28][23]~feeder_combout ;
wire \reg0|xx[28][23]~q ;
wire \reg0|r1[23]~340_combout ;
wire \reg0|r1[23]~341_combout ;
wire \reg0|r1[23]~338_combout ;
wire \reg0|r1[23]~339_combout ;
wire \reg0|r1[23]~342_combout ;
wire \reg0|r1[23]~336_combout ;
wire \reg0|r1[23]~337_combout ;
wire \reg0|r1[23]~343_combout ;
wire \reg0|r1[23]~344_combout ;
wire \reg0|r1[23]~345_combout ;
wire \reg0|r1[23]~353_combout ;
wire \reg0|r1[23]~354_combout ;
wire \reg0|r1[23]~346_combout ;
wire \reg0|r1[23]~347_combout ;
wire \reg0|r1[23]~350_combout ;
wire \reg0|r1[23]~351_combout ;
wire \reg0|r1[23]~348_combout ;
wire \reg0|r1[23]~349_combout ;
wire \reg0|r1[23]~352_combout ;
wire \reg0|r1[23]~355_combout ;
wire \reg0|r1[23]~356_combout ;
wire \Add3~45 ;
wire \Add3~46_combout ;
wire \mem_pc_new[23]~23_combout ;
wire \pcreg0|pcnter~24_combout ;
wire \if_pc[23]~feeder_combout ;
wire \id_pc[23]~feeder_combout ;
wire \ex_pc[23]~feeder_combout ;
wire \Add4~47 ;
wire \Add4~48_combout ;
wire \if_pc_4[23]~70 ;
wire \if_pc_4[24]~71_combout ;
wire \id_pc_4[24]~feeder_combout ;
wire \mem_wire_reg_wb[24]~72_combout ;
wire \mem_wire_reg_wb[24]~73_combout ;
wire \mem_wire_reg_wb[24]~74_combout ;
wire \reg0|xx~50_combout ;
wire \reg0|xx[15][24]~feeder_combout ;
wire \reg0|xx[15][24]~q ;
wire \reg0|r1[24]~332_combout ;
wire \reg0|r1[24]~333_combout ;
wire \reg0|r1[24]~329_combout ;
wire \reg0|r1[24]~330_combout ;
wire \reg0|r1[24]~327_combout ;
wire \reg0|r1[24]~328_combout ;
wire \reg0|r1[24]~331_combout ;
wire \reg0|r1[24]~325_combout ;
wire \reg0|r1[24]~326_combout ;
wire \reg0|r1[24]~334_combout ;
wire \reg0|r1[24]~322_combout ;
wire \reg0|r1[24]~323_combout ;
wire \reg0|r1[24]~315_combout ;
wire \reg0|r1[24]~316_combout ;
wire \reg0|r1[24]~317_combout ;
wire \reg0|r1[24]~318_combout ;
wire \reg0|r1[24]~319_combout ;
wire \reg0|r1[24]~320_combout ;
wire \reg0|r1[24]~321_combout ;
wire \reg0|r1[24]~324_combout ;
wire \reg0|r1[24]~335_combout ;
wire \Add3~47 ;
wire \Add3~48_combout ;
wire \mem_pc_new[24]~24_combout ;
wire \pcreg0|pcnter~25_combout ;
wire \if_pc_4[24]~72 ;
wire \if_pc_4[25]~73_combout ;
wire \Add3~49 ;
wire \Add3~50_combout ;
wire \mem_pc_new[25]~25_combout ;
wire \pcreg0|pcnter~26_combout ;
wire \if_pc_4[25]~74 ;
wire \if_pc_4[26]~75_combout ;
wire \id_pc_4[26]~feeder_combout ;
wire \Add3~51 ;
wire \Add3~52_combout ;
wire \mem_pc_new[26]~26_combout ;
wire \if_pc[26]~feeder_combout ;
wire \id_pc[26]~feeder_combout ;
wire \Add4~51 ;
wire \Add4~52_combout ;
wire \pcreg0|pcnter~27_combout ;
wire \if_pc_4[26]~76 ;
wire \if_pc_4[27]~77_combout ;
wire \id_pc_4[27]~feeder_combout ;
wire \Add3~53 ;
wire \Add3~54_combout ;
wire \mem_pc_new[27]~27_combout ;
wire \pcreg0|pcnter~28_combout ;
wire \if_pc[27]~feeder_combout ;
wire \id_pc[27]~feeder_combout ;
wire \ex_pc[27]~feeder_combout ;
wire \Add4~53 ;
wire \Add4~54_combout ;
wire \mem_wire_reg_wb[27]~81_combout ;
wire \mem0|q[27]~33_combout ;
wire \mem_wire_reg_wb[27]~82_combout ;
wire \mem_wire_reg_wb[27]~83_combout ;
wire \reg0|xx~53_combout ;
wire \reg0|xx[11][27]~q ;
wire \reg0|r1[27]~262_combout ;
wire \reg0|r1[27]~263_combout ;
wire \reg0|r1[27]~269_combout ;
wire \reg0|r1[27]~270_combout ;
wire \reg0|r1[27]~264_combout ;
wire \reg0|r1[27]~265_combout ;
wire \reg0|r1[27]~266_combout ;
wire \reg0|r1[27]~267_combout ;
wire \reg0|r1[27]~268_combout ;
wire \reg0|r1[27]~271_combout ;
wire \reg0|r1[27]~252_combout ;
wire \reg0|r1[27]~253_combout ;
wire \reg0|r1[27]~259_combout ;
wire \reg0|r1[27]~260_combout ;
wire \reg0|r1[27]~254_combout ;
wire \reg0|r1[27]~255_combout ;
wire \reg0|r1[27]~256_combout ;
wire \reg0|r1[27]~257_combout ;
wire \reg0|r1[27]~258_combout ;
wire \reg0|r1[27]~261_combout ;
wire \reg0|r1[27]~272_combout ;
wire \Add3~55 ;
wire \Add3~57 ;
wire \Add3~58_combout ;
wire \Add3~56_combout ;
wire \if_pc_4[27]~78 ;
wire \if_pc_4[28]~79_combout ;
wire \id_pc_4[28]~feeder_combout ;
wire \mem_pc_new[28]~28_combout ;
wire \if_pc[28]~feeder_combout ;
wire \id_pc[28]~feeder_combout ;
wire \ex_pc[28]~feeder_combout ;
wire \Add4~55 ;
wire \Add4~56_combout ;
wire \pcreg0|pcnter~29_combout ;
wire \if_pc_4[28]~80 ;
wire \if_pc_4[29]~81_combout ;
wire \id_pc_4[29]~feeder_combout ;
wire \mem_pc_new[29]~29_combout ;
wire \pcreg0|pcnter~30_combout ;
wire \if_pc[29]~feeder_combout ;
wire \id_pc[29]~feeder_combout ;
wire \Add4~57 ;
wire \Add4~58_combout ;
wire \mem_wire_reg_wb[29]~87_combout ;
wire \mem0|q[29]~35_combout ;
wire \mem_wire_reg_wb[29]~88_combout ;
wire \mem_wire_reg_wb[29]~89_combout ;
wire \reg0|xx~55_combout ;
wire \reg0|xx[13][29]~q ;
wire \reg0|r2[29]~227_combout ;
wire \reg0|r2[29]~228_combout ;
wire \reg0|r2[29]~220_combout ;
wire \reg0|r2[29]~221_combout ;
wire \reg0|r2[29]~222_combout ;
wire \reg0|r2[29]~223_combout ;
wire \reg0|r2[29]~224_combout ;
wire \reg0|r2[29]~225_combout ;
wire \reg0|r2[29]~226_combout ;
wire \reg0|r2[29]~229_combout ;
wire \reg0|r2[29]~212_combout ;
wire \reg0|r2[29]~213_combout ;
wire \reg0|r2[29]~214_combout ;
wire \reg0|r2[29]~215_combout ;
wire \reg0|r2[29]~216_combout ;
wire \reg0|r2[29]~210_combout ;
wire \reg0|r2[29]~211_combout ;
wire \reg0|r2[29]~217_combout ;
wire \reg0|r2[29]~218_combout ;
wire \reg0|r2[29]~219_combout ;
wire \reg0|r2[29]~230_combout ;
wire \ex_wire_alu_in2[29]~10_combout ;
wire \alu0|Ires[0][29]~59 ;
wire \alu0|Ires[0][30]~61 ;
wire \alu0|Ires[0][31]~62_combout ;
wire \alu0|res~190_combout ;
wire \alu0|Mux128~1_combout ;
wire \alu0|Mux160~2_combout ;
wire \alu0|Mux160~8_combout ;
wire \alu0|Mux64~14_combout ;
wire \alu0|Mux64~31_combout ;
wire \alu0|Mux160~3_combout ;
wire \alu0|Mux160~4_combout ;
wire \alu0|Mux160~5_combout ;
wire \alu0|Mux160~6_combout ;
wire \alu0|Mux160~7_combout ;
wire \alu0|Mux128~0_combout ;
wire \alu0|Mux128~2_combout ;
wire \alu0|Add1~61 ;
wire \alu0|Add1~62_combout ;
wire \alu0|res~191_combout ;
wire \alu0|res~192_combout ;
wire \alu0|res~193_combout ;
wire \ex_alu_res[31]~9_combout ;
wire \ex_reg_r1[30]~feeder_combout ;
wire \Add3~59 ;
wire \Add3~61 ;
wire \Add3~62_combout ;
wire \mem_pc_new[31]~31_combout ;
wire \id_pc[31]~feeder_combout ;
wire \ex_pc[31]~feeder_combout ;
wire \Add3~60_combout ;
wire \if_pc_4[29]~82 ;
wire \if_pc_4[30]~83_combout ;
wire \mem_pc_new[30]~30_combout ;
wire \Add4~59 ;
wire \Add4~60_combout ;
wire \pcreg0|pcnter~31_combout ;
wire \if_pc[30]~feeder_combout ;
wire \id_pc[30]~feeder_combout ;
wire \ex_pc[30]~feeder_combout ;
wire \Add4~61 ;
wire \Add4~62_combout ;
wire \pcreg0|pcnter~32_combout ;
wire \if_pc_4[30]~84 ;
wire \if_pc_4[31]~85_combout ;
wire \id_pc_4[31]~feeder_combout ;
wire \mem_wire_reg_wb[31]~93_combout ;
wire \mem_wire_reg_wb[31]~94_combout ;
wire \mem_wire_reg_wb[31]~95_combout ;
wire \reg0|xx~57_combout ;
wire \reg0|xx[22][31]~q ;
wire \reg0|r1[31]~170_combout ;
wire \reg0|r1[31]~171_combout ;
wire \reg0|r1[31]~172_combout ;
wire \reg0|r1[31]~173_combout ;
wire \reg0|r1[31]~174_combout ;
wire \reg0|r1[31]~175_combout ;
wire \reg0|r1[31]~176_combout ;
wire \reg0|r1[31]~168_combout ;
wire \reg0|r1[31]~169_combout ;
wire \reg0|r1[31]~177_combout ;
wire \reg0|r1[31]~178_combout ;
wire \reg0|r1[31]~179_combout ;
wire \reg0|r1[31]~185_combout ;
wire \reg0|r1[31]~186_combout ;
wire \reg0|r1[31]~182_combout ;
wire \reg0|r1[31]~183_combout ;
wire \reg0|r1[31]~180_combout ;
wire \reg0|r1[31]~181_combout ;
wire \reg0|r1[31]~184_combout ;
wire \reg0|r1[31]~187_combout ;
wire \reg0|r1[31]~188_combout ;
wire \alu0|srxisig~0_combout ;
wire \alu0|Mux120~108_combout ;
wire \alu0|res[14]~103_combout ;
wire \alu0|res[14]~104_combout ;
wire \alu0|res[14]~105_combout ;
wire \alu0|Ires[0][12]~25 ;
wire \alu0|Ires[0][13]~27 ;
wire \alu0|Ires[0][14]~28_combout ;
wire \alu0|res[14]~106_combout ;
wire \mem_wire_reg_wb[14]~42_combout ;
wire \Add4~28_combout ;
wire \mem_wire_reg_wb[14]~43_combout ;
wire \mem_wire_reg_wb[14]~44_combout ;
wire \reg0|xx~40_combout ;
wire \reg0|xx[27][14]~q ;
wire \reg0|r1[14]~532_combout ;
wire \reg0|r1[14]~533_combout ;
wire \reg0|r1[14]~525_combout ;
wire \reg0|r1[14]~526_combout ;
wire \reg0|r1[14]~527_combout ;
wire \reg0|r1[14]~528_combout ;
wire \reg0|r1[14]~529_combout ;
wire \reg0|r1[14]~530_combout ;
wire \reg0|r1[14]~531_combout ;
wire \reg0|r1[14]~534_combout ;
wire \reg0|r1[14]~539_combout ;
wire \reg0|r1[14]~540_combout ;
wire \reg0|r1[14]~537_combout ;
wire \reg0|r1[14]~538_combout ;
wire \reg0|r1[14]~541_combout ;
wire \reg0|r1[14]~535_combout ;
wire \reg0|r1[14]~536_combout ;
wire \reg0|r1[14]~542_combout ;
wire \reg0|r1[14]~543_combout ;
wire \reg0|r1[14]~544_combout ;
wire \reg0|r1[14]~545_combout ;
wire \alu0|Ires[0][14]~29 ;
wire \alu0|Ires[0][15]~30_combout ;
wire \alu0|res~107_combout ;
wire \alu0|Mux144~0_combout ;
wire \alu0|Mux176~1_combout ;
wire \alu0|Mux112~0_combout ;
wire \alu0|Mux112~1_combout ;
wire \alu0|Mux176~2_combout ;
wire \alu0|Mux176~3_combout ;
wire \alu0|Mux144~1_combout ;
wire \alu0|Add1~30_combout ;
wire \alu0|res~108_combout ;
wire \alu0|res~109_combout ;
wire \alu0|res~110_combout ;
wire \ex_alu_res[15]~3_combout ;
wire \mem_wire_reg_wb[15]~45_combout ;
wire \mem_wire_reg_wb[15]~46_combout ;
wire \mem_wire_reg_wb[15]~47_combout ;
wire \reg0|xx~41_combout ;
wire \reg0|xx[17][15]~q ;
wire \reg0|r1[15]~504_combout ;
wire \reg0|r1[15]~505_combout ;
wire \reg0|r1[15]~511_combout ;
wire \reg0|r1[15]~512_combout ;
wire \reg0|r1[15]~508_combout ;
wire \reg0|r1[15]~509_combout ;
wire \reg0|r1[15]~506_combout ;
wire \reg0|r1[15]~507_combout ;
wire \reg0|r1[15]~510_combout ;
wire \reg0|r1[15]~513_combout ;
wire \reg0|r1[15]~514_combout ;
wire \reg0|r1[15]~515_combout ;
wire \reg0|r1[15]~521_combout ;
wire \reg0|r1[15]~522_combout ;
wire \reg0|r1[15]~516_combout ;
wire \reg0|r1[15]~517_combout ;
wire \reg0|r1[15]~518_combout ;
wire \reg0|r1[15]~519_combout ;
wire \reg0|r1[15]~520_combout ;
wire \reg0|r1[15]~523_combout ;
wire \reg0|r1[15]~524_combout ;
wire \alu0|Ires[0][15]~31 ;
wire \alu0|Ires[0][16]~33 ;
wire \alu0|Ires[0][17]~34_combout ;
wire \alu0|Add1~34_combout ;
wire \alu0|res[17]~216_combout ;
wire \alu0|res[17]~217_combout ;
wire \alu0|res[17]~115_combout ;
wire \alu0|res[17]~116_combout ;
wire \alu0|res[17]~117_combout ;
wire \alu0|res[17]~118_combout ;
wire \alu0|res[17]~194_combout ;
wire \mem_wire_reg_wb[17]~51_combout ;
wire \mem_wire_reg_wb[17]~52_combout ;
wire \mem_wire_reg_wb[17]~53_combout ;
wire \reg0|xx~43_combout ;
wire \reg0|xx[4][17]~feeder_combout ;
wire \reg0|xx[4][17]~q ;
wire \reg0|r1[17]~474_combout ;
wire \reg0|r1[17]~475_combout ;
wire \reg0|r1[17]~476_combout ;
wire \reg0|r1[17]~477_combout ;
wire \reg0|r1[17]~478_combout ;
wire \reg0|r1[17]~472_combout ;
wire \reg0|r1[17]~473_combout ;
wire \reg0|r1[17]~479_combout ;
wire \reg0|r1[17]~480_combout ;
wire \reg0|r1[17]~481_combout ;
wire \reg0|r1[17]~469_combout ;
wire \reg0|r1[17]~470_combout ;
wire \reg0|r1[17]~464_combout ;
wire \reg0|r1[17]~465_combout ;
wire \reg0|r1[17]~466_combout ;
wire \reg0|r1[17]~467_combout ;
wire \reg0|r1[17]~468_combout ;
wire \reg0|r1[17]~462_combout ;
wire \reg0|r1[17]~463_combout ;
wire \reg0|r1[17]~471_combout ;
wire \reg0|r1[17]~482_combout ;
wire \ex_reg_r1[17]~feeder_combout ;
wire \ex_reg_r1[11]~feeder_combout ;
wire \Add3~21 ;
wire \Add3~23 ;
wire \Add3~25 ;
wire \Add3~27 ;
wire \Add3~29 ;
wire \Add3~31 ;
wire \Add3~33 ;
wire \Add3~35 ;
wire \Add3~37 ;
wire \Add3~38_combout ;
wire \mem_pc_new[19]~19_combout ;
wire \pcreg0|pcnter~20_combout ;
wire \id_pc[19]~feeder_combout ;
wire \ex_pc[19]~feeder_combout ;
wire \Add4~38_combout ;
wire \mem_wire_reg_wb[19]~57_combout ;
wire \mem_wire_reg_wb[19]~58_combout ;
wire \mem_wire_reg_wb[19]~59_combout ;
wire \reg0|xx~45_combout ;
wire \reg0|xx[30][19]~q ;
wire \reg0|r2[19]~420_combout ;
wire \reg0|r2[19]~421_combout ;
wire \reg0|r2[19]~424_combout ;
wire \reg0|r2[19]~425_combout ;
wire \reg0|r2[19]~422_combout ;
wire \reg0|r2[19]~423_combout ;
wire \reg0|r2[19]~426_combout ;
wire \reg0|r2[19]~427_combout ;
wire \reg0|r2[19]~428_combout ;
wire \reg0|r2[19]~429_combout ;
wire \reg0|r2[19]~437_combout ;
wire \reg0|r2[19]~438_combout ;
wire \reg0|r2[19]~430_combout ;
wire \reg0|r2[19]~431_combout ;
wire \reg0|r2[19]~434_combout ;
wire \reg0|r2[19]~435_combout ;
wire \reg0|r2[19]~432_combout ;
wire \reg0|r2[19]~433_combout ;
wire \reg0|r2[19]~436_combout ;
wire \reg0|r2[19]~439_combout ;
wire \reg0|r2[19]~440_combout ;
wire \ex_wire_alu_in2[19]~20_combout ;
wire \alu0|Ires[0][19]~39 ;
wire \alu0|Ires[0][20]~41 ;
wire \alu0|Ires[0][21]~42_combout ;
wire \alu0|Add1~42_combout ;
wire \alu0|res[21]~208_combout ;
wire \alu0|res[21]~209_combout ;
wire \alu0|res[21]~131_combout ;
wire \alu0|res[21]~132_combout ;
wire \alu0|res[21]~133_combout ;
wire \alu0|res[21]~134_combout ;
wire \alu0|res[21]~198_combout ;
wire \mem_wire_reg_wb[21]~63_combout ;
wire \mem_wire_reg_wb[21]~64_combout ;
wire \mem_wire_reg_wb[21]~65_combout ;
wire \reg0|xx~47_combout ;
wire \reg0|xx[29][21]~q ;
wire \reg0|xx[25][21]~q ;
wire \reg0|xx[17][21]~q ;
wire \reg0|xx[21][21]~q ;
wire \reg0|r1[21]~378_combout ;
wire \reg0|r1[21]~379_combout ;
wire \reg0|xx[31][21]~q ;
wire \reg0|xx[27][21]~q ;
wire \reg0|xx[19][21]~q ;
wire \reg0|xx[23][21]~q ;
wire \reg0|r1[21]~385_combout ;
wire \reg0|r1[21]~386_combout ;
wire \reg0|xx[22][21]~q ;
wire \reg0|xx[30][21]~q ;
wire \reg0|xx[26][21]~q ;
wire \reg0|xx[18][21]~q ;
wire \reg0|r1[21]~380_combout ;
wire \reg0|r1[21]~381_combout ;
wire \reg0|xx[28][21]~q ;
wire \reg0|xx[20][21]~q ;
wire \reg0|xx[16][21]~q ;
wire \reg0|xx[24][21]~q ;
wire \reg0|r1[21]~382_combout ;
wire \reg0|r1[21]~383_combout ;
wire \reg0|r1[21]~384_combout ;
wire \reg0|r1[21]~387_combout ;
wire \reg0|xx[11][21]~q ;
wire \reg0|xx[8][21]~q ;
wire \reg0|xx[10][21]~q ;
wire \reg0|r1[21]~388_combout ;
wire \reg0|xx[9][21]~q ;
wire \reg0|r1[21]~389_combout ;
wire \reg0|xx[15][21]~q ;
wire \reg0|xx[14][21]~q ;
wire \reg0|xx[12][21]~feeder_combout ;
wire \reg0|xx[12][21]~q ;
wire \reg0|xx[13][21]~q ;
wire \reg0|r1[21]~395_combout ;
wire \reg0|r1[21]~396_combout ;
wire \reg0|xx[2][21]~feeder_combout ;
wire \reg0|xx[2][21]~q ;
wire \reg0|xx[3][21]~feeder_combout ;
wire \reg0|xx[3][21]~q ;
wire \reg0|r1[21]~392_combout ;
wire \reg0|xx~98_combout ;
wire \reg0|xx[1][21]~q ;
wire \reg0|r1[21]~393_combout ;
wire \reg0|xx[7][21]~q ;
wire \reg0|xx[6][21]~q ;
wire \reg0|xx[4][21]~q ;
wire \reg0|xx[5][21]~q ;
wire \reg0|r1[21]~390_combout ;
wire \reg0|r1[21]~391_combout ;
wire \reg0|r1[21]~394_combout ;
wire \reg0|r1[21]~397_combout ;
wire \reg0|r1[21]~398_combout ;
wire \alu0|Mux120~65_combout ;
wire \alu0|Mux120~66_combout ;
wire \alu0|Mux120~67_combout ;
wire \alu0|res[13]~97_combout ;
wire \alu0|res[13]~98_combout ;
wire \alu0|Equal0~3_combout ;
wire \alu0|Add1~26_combout ;
wire \alu0|res[13]~99_combout ;
wire \alu0|res[13]~100_combout ;
wire \alu0|res[13]~101_combout ;
wire \alu0|Ires[0][13]~26_combout ;
wire \alu0|res[13]~102_combout ;
wire \if_pc_4[12]~48 ;
wire \if_pc_4[13]~49_combout ;
wire \id_pc_4[13]~feeder_combout ;
wire \mem_wire_reg_wb[13]~39_combout ;
wire \Add4~26_combout ;
wire \mem_wire_reg_wb[13]~40_combout ;
wire \mem_wire_reg_wb[13]~41_combout ;
wire \reg0|xx~39_combout ;
wire \reg0|xx[17][13]~q ;
wire \reg0|r1[13]~546_combout ;
wire \reg0|r1[13]~547_combout ;
wire \reg0|r1[13]~548_combout ;
wire \reg0|r1[13]~549_combout ;
wire \reg0|r1[13]~550_combout ;
wire \reg0|r1[13]~551_combout ;
wire \reg0|r1[13]~552_combout ;
wire \reg0|r1[13]~553_combout ;
wire \reg0|r1[13]~554_combout ;
wire \reg0|r1[13]~555_combout ;
wire \reg0|r1[13]~556_combout ;
wire \reg0|r1[13]~557_combout ;
wire \reg0|r1[13]~563_combout ;
wire \reg0|r1[13]~564_combout ;
wire \reg0|r1[13]~560_combout ;
wire \reg0|r1[13]~561_combout ;
wire \reg0|r1[13]~558_combout ;
wire \reg0|r1[13]~559_combout ;
wire \reg0|r1[13]~562_combout ;
wire \reg0|r1[13]~565_combout ;
wire \reg0|r1[13]~566_combout ;
wire \Add3~26_combout ;
wire \mem_pc_new[13]~13_combout ;
wire \pcreg0|pcnter~14_combout ;
wire \if_pc_4[13]~50 ;
wire \if_pc_4[14]~51_combout ;
wire \id_pc_4[14]~feeder_combout ;
wire \Add3~28_combout ;
wire \mem_pc_new[14]~14_combout ;
wire \pcreg0|pcnter~15_combout ;
wire \if_pc_4[14]~52 ;
wire \if_pc_4[15]~53_combout ;
wire \id_pc_4[15]~feeder_combout ;
wire \Add3~30_combout ;
wire \mem_pc_new[15]~15_combout ;
wire \pcreg0|pcnter~16_combout ;
wire \ex_pc[15]~feeder_combout ;
wire \Add4~31 ;
wire \Add4~32_combout ;
wire \if_pc_4[15]~54 ;
wire \if_pc_4[16]~55_combout ;
wire \mem_wire_reg_wb[16]~48_combout ;
wire \mem_wire_reg_wb[16]~49_combout ;
wire \mem_wire_reg_wb[16]~50_combout ;
wire \reg0|xx~42_combout ;
wire \reg0|xx[19][16]~feeder_combout ;
wire \reg0|xx[19][16]~q ;
wire \reg0|xx[27][16]~q ;
wire \reg0|r1[16]~490_combout ;
wire \reg0|xx[31][16]~feeder_combout ;
wire \reg0|xx[31][16]~q ;
wire \reg0|xx[23][16]~q ;
wire \reg0|r1[16]~491_combout ;
wire \reg0|xx[29][16]~q ;
wire \reg0|xx[21][16]~q ;
wire \reg0|xx[17][16]~q ;
wire \reg0|xx[25][16]~q ;
wire \reg0|r1[16]~483_combout ;
wire \reg0|r1[16]~484_combout ;
wire \reg0|xx[26][16]~q ;
wire \reg0|xx[30][16]~q ;
wire \reg0|xx[22][16]~q ;
wire \reg0|xx[18][16]~q ;
wire \reg0|r1[16]~485_combout ;
wire \reg0|r1[16]~486_combout ;
wire \reg0|xx[28][16]~q ;
wire \reg0|xx[24][16]~q ;
wire \reg0|xx[16][16]~q ;
wire \reg0|xx[20][16]~feeder_combout ;
wire \reg0|xx[20][16]~q ;
wire \reg0|r1[16]~487_combout ;
wire \reg0|r1[16]~488_combout ;
wire \reg0|r1[16]~489_combout ;
wire \reg0|r1[16]~492_combout ;
wire \reg0|xx[7][16]~feeder_combout ;
wire \reg0|xx[7][16]~q ;
wire \reg0|xx[6][16]~q ;
wire \reg0|xx[4][16]~q ;
wire \reg0|xx[5][16]~q ;
wire \reg0|r1[16]~493_combout ;
wire \reg0|r1[16]~494_combout ;
wire \reg0|xx[11][16]~q ;
wire \reg0|xx[9][16]~q ;
wire \reg0|xx[8][16]~q ;
wire \reg0|xx[10][16]~q ;
wire \reg0|r1[16]~495_combout ;
wire \reg0|r1[16]~496_combout ;
wire \reg0|xx~103_combout ;
wire \reg0|xx[1][16]~q ;
wire \reg0|xx[2][16]~q ;
wire \reg0|xx[3][16]~q ;
wire \reg0|r1[16]~497_combout ;
wire \reg0|r1[16]~498_combout ;
wire \reg0|r1[16]~499_combout ;
wire \reg0|xx[12][16]~feeder_combout ;
wire \reg0|xx[12][16]~q ;
wire \reg0|xx[13][16]~q ;
wire \reg0|r1[16]~500_combout ;
wire \reg0|xx[15][16]~feeder_combout ;
wire \reg0|xx[15][16]~q ;
wire \reg0|xx[14][16]~q ;
wire \reg0|r1[16]~501_combout ;
wire \reg0|r1[16]~502_combout ;
wire \reg0|r1[16]~503_combout ;
wire \ex_reg_r1[16]~feeder_combout ;
wire \Add3~32_combout ;
wire \mem_pc_new[16]~16_combout ;
wire \pcreg0|pcnter~17_combout ;
wire \if_pc_4[16]~56 ;
wire \if_pc_4[17]~57_combout ;
wire \id_pc_4[17]~feeder_combout ;
wire \Add3~34_combout ;
wire \mem_pc_new[17]~17_combout ;
wire \pcreg0|pcnter~18_combout ;
wire \if_pc_4[17]~58 ;
wire \if_pc_4[18]~59_combout ;
wire \id_pc_4[18]~feeder_combout ;
wire \Add3~36_combout ;
wire \mem_pc_new[18]~18_combout ;
wire \pcreg0|pcnter~19_combout ;
wire \if_pc[18]~feeder_combout ;
wire \id_pc[18]~feeder_combout ;
wire \Add4~36_combout ;
wire \mem_wire_reg_wb[18]~54_combout ;
wire \mem_wire_reg_wb[18]~55_combout ;
wire \mem_wire_reg_wb[18]~56_combout ;
wire \reg0|xx~44_combout ;
wire \reg0|xx[31][18]~feeder_combout ;
wire \reg0|xx[31][18]~q ;
wire \reg0|r1[18]~448_combout ;
wire \reg0|r1[18]~449_combout ;
wire \reg0|r1[18]~441_combout ;
wire \reg0|r1[18]~442_combout ;
wire \reg0|r1[18]~443_combout ;
wire \reg0|r1[18]~444_combout ;
wire \reg0|r1[18]~445_combout ;
wire \reg0|r1[18]~446_combout ;
wire \reg0|r1[18]~447_combout ;
wire \reg0|r1[18]~450_combout ;
wire \reg0|r1[18]~451_combout ;
wire \reg0|r1[18]~452_combout ;
wire \reg0|r1[18]~458_combout ;
wire \reg0|r1[18]~459_combout ;
wire \reg0|r1[18]~455_combout ;
wire \reg0|r1[18]~456_combout ;
wire \reg0|r1[18]~453_combout ;
wire \reg0|r1[18]~454_combout ;
wire \reg0|r1[18]~457_combout ;
wire \reg0|r1[18]~460_combout ;
wire \reg0|r1[18]~461_combout ;
wire \alu0|Mux120~39_combout ;
wire \alu0|Mux120~69_combout ;
wire \alu0|Mux120~101_combout ;
wire \alu0|Mux120~102_combout ;
wire \alu0|Mux120~32_combout ;
wire \alu0|res[2]~55_combout ;
wire \alu0|res[2]~56_combout ;
wire \alu0|res[2]~57_combout ;
wire \alu0|Add1~4_combout ;
wire \alu0|res[2]~58_combout ;
wire \alu0|Equal0~0_combout ;
wire \alu0|res[2]~59_combout ;
wire \alu0|res[2]~60_combout ;
wire \ex_alu_res[2]~26_combout ;
wire \alu0|res[2]~61_combout ;
wire \alu0|res[2]~62_combout ;
wire \alu0|res[2]~63_combout ;
wire \mem_wire_reg_wb[2]~18_combout ;
wire \mem_wire_reg_wb[2]~19_combout ;
wire \mem_wire_reg_wb[2]~20_combout ;
wire \reg0|xx~28_combout ;
wire \reg0|xx[31][2]~feeder_combout ;
wire \reg0|xx[31][2]~q ;
wire \reg0|xx[27][2]~q ;
wire \reg0|xx[23][2]~q ;
wire \reg0|xx[19][2]~q ;
wire \reg0|r1[2]~133_combout ;
wire \reg0|r1[2]~134_combout ;
wire \reg0|xx[29][2]~q ;
wire \reg0|xx[25][2]~q ;
wire \reg0|xx[17][2]~q ;
wire \reg0|xx[21][2]~q ;
wire \reg0|r1[2]~126_combout ;
wire \reg0|r1[2]~127_combout ;
wire \reg0|xx[20][2]~q ;
wire \reg0|xx[28][2]~q ;
wire \reg0|xx[24][2]~q ;
wire \reg0|xx[16][2]~q ;
wire \reg0|r1[2]~130_combout ;
wire \reg0|r1[2]~131_combout ;
wire \reg0|xx[18][2]~feeder_combout ;
wire \reg0|xx[18][2]~q ;
wire \reg0|xx[26][2]~feeder_combout ;
wire \reg0|xx[26][2]~q ;
wire \reg0|r1[2]~128_combout ;
wire \reg0|xx[22][2]~q ;
wire \reg0|xx[30][2]~q ;
wire \reg0|r1[2]~129_combout ;
wire \reg0|r1[2]~132_combout ;
wire \reg0|r1[2]~135_combout ;
wire \reg0|xx[9][2]~q ;
wire \reg0|xx[11][2]~q ;
wire \reg0|xx[10][2]~q ;
wire \reg0|xx[8][2]~feeder_combout ;
wire \reg0|xx[8][2]~q ;
wire \reg0|r1[2]~136_combout ;
wire \reg0|r1[2]~137_combout ;
wire \reg0|xx[15][2]~feeder_combout ;
wire \reg0|xx[15][2]~q ;
wire \reg0|xx[14][2]~feeder_combout ;
wire \reg0|xx[14][2]~q ;
wire \reg0|xx[12][2]~q ;
wire \reg0|xx[13][2]~q ;
wire \reg0|r1[2]~143_combout ;
wire \reg0|r1[2]~144_combout ;
wire \reg0|xx~86_combout ;
wire \reg0|xx[1][2]~q ;
wire \reg0|xx[2][2]~feeder_combout ;
wire \reg0|xx[2][2]~q ;
wire \reg0|xx[3][2]~feeder_combout ;
wire \reg0|xx[3][2]~q ;
wire \reg0|r1[2]~140_combout ;
wire \reg0|r1[2]~141_combout ;
wire \reg0|xx[6][2]~q ;
wire \reg0|xx[7][2]~feeder_combout ;
wire \reg0|xx[7][2]~q ;
wire \reg0|xx[4][2]~feeder_combout ;
wire \reg0|xx[4][2]~q ;
wire \reg0|xx[5][2]~q ;
wire \reg0|r1[2]~138_combout ;
wire \reg0|r1[2]~139_combout ;
wire \reg0|r1[2]~142_combout ;
wire \reg0|r1[2]~145_combout ;
wire \reg0|r1[2]~146_combout ;
wire \id_reg_r1[2]~feeder_combout ;
wire \alu0|Ires[0][2]~5 ;
wire \alu0|Ires[0][3]~6_combout ;
wire \alu0|res[3]~64_combout ;
wire \alu0|Mux120~107_combout ;
wire \alu0|res[3]~65_combout ;
wire \alu0|Add1~6_combout ;
wire \alu0|res[3]~67_combout ;
wire \alu0|res[3]~68_combout ;
wire \alu0|res[3]~66_combout ;
wire \alu0|res[3]~69_combout ;
wire \alu0|res[3]~70_combout ;
wire \alu0|res[3]~71_combout ;
wire \alu0|res[3]~72_combout ;
wire \if_pc_4[3]~29_combout ;
wire \id_pc_4[3]~feeder_combout ;
wire \mem_wire_reg_wb[3]~21_combout ;
wire \mem_wire_reg_wb[3]~22_combout ;
wire \mem_wire_reg_wb[3]~23_combout ;
wire \reg0|xx~29_combout ;
wire \reg0|xx[31][3]~q ;
wire \reg0|xx[23][3]~feeder_combout ;
wire \reg0|xx[23][3]~q ;
wire \reg0|xx[19][3]~q ;
wire \reg0|xx[27][3]~q ;
wire \reg0|r2[3]~154_combout ;
wire \reg0|r2[3]~155_combout ;
wire \reg0|xx[28][3]~q ;
wire \reg0|xx[24][3]~q ;
wire \reg0|xx[16][3]~q ;
wire \reg0|xx[20][3]~q ;
wire \reg0|r2[3]~151_combout ;
wire \reg0|r2[3]~152_combout ;
wire \reg0|xx[21][3]~feeder_combout ;
wire \reg0|xx[21][3]~q ;
wire \reg0|xx[29][3]~feeder_combout ;
wire \reg0|xx[29][3]~q ;
wire \reg0|xx[17][3]~feeder_combout ;
wire \reg0|xx[17][3]~q ;
wire \reg0|xx[25][3]~q ;
wire \reg0|r2[3]~149_combout ;
wire \reg0|r2[3]~150_combout ;
wire \reg0|r2[3]~153_combout ;
wire \reg0|xx[30][3]~q ;
wire \reg0|xx[26][3]~q ;
wire \reg0|xx[22][3]~feeder_combout ;
wire \reg0|xx[22][3]~q ;
wire \reg0|xx[18][3]~q ;
wire \reg0|r2[3]~147_combout ;
wire \reg0|r2[3]~148_combout ;
wire \reg0|r2[3]~156_combout ;
wire \reg0|xx[7][3]~feeder_combout ;
wire \reg0|xx[7][3]~q ;
wire \reg0|xx[5][3]~q ;
wire \reg0|xx[4][3]~feeder_combout ;
wire \reg0|xx[4][3]~q ;
wire \reg0|xx[6][3]~q ;
wire \reg0|r2[3]~157_combout ;
wire \reg0|r2[3]~158_combout ;
wire \reg0|xx[15][3]~feeder_combout ;
wire \reg0|xx[15][3]~q ;
wire \reg0|xx[13][3]~q ;
wire \reg0|xx[12][3]~feeder_combout ;
wire \reg0|xx[12][3]~q ;
wire \reg0|xx[14][3]~feeder_combout ;
wire \reg0|xx[14][3]~q ;
wire \reg0|r2[3]~164_combout ;
wire \reg0|r2[3]~165_combout ;
wire \reg0|xx~87_combout ;
wire \reg0|xx[1][3]~q ;
wire \reg0|xx[3][3]~feeder_combout ;
wire \reg0|xx[3][3]~q ;
wire \reg0|xx[2][3]~feeder_combout ;
wire \reg0|xx[2][3]~q ;
wire \reg0|r2[3]~161_combout ;
wire \reg0|r2[3]~162_combout ;
wire \reg0|xx[11][3]~feeder_combout ;
wire \reg0|xx[11][3]~q ;
wire \reg0|xx[10][3]~q ;
wire \reg0|xx[8][3]~feeder_combout ;
wire \reg0|xx[8][3]~q ;
wire \reg0|xx[9][3]~q ;
wire \reg0|r2[3]~159_combout ;
wire \reg0|r2[3]~160_combout ;
wire \reg0|r2[3]~163_combout ;
wire \reg0|r2[3]~166_combout ;
wire \reg0|r2[3]~167_combout ;
wire \id_reg_r2[3]~feeder_combout ;
wire \ex_wire_alu_in2[3]~7_combout ;
wire \alu0|Mux95~1_combout ;
wire \alu0|Mux120~31_combout ;
wire \alu0|Mux192~18_combout ;
wire \alu0|Mux192~19_combout ;
wire \alu0|Mux192~20_combout ;
wire \alu0|Mux192~21_combout ;
wire \alu0|Mux192~22_combout ;
wire \alu0|Mux159~4_combout ;
wire \alu0|Mux159~5_combout ;
wire \alu0|Ires[0][0]~0_combout ;
wire \alu0|Mux159~2_combout ;
wire \alu0|Mux159~0_combout ;
wire \alu0|LessThan7~1_cout ;
wire \alu0|LessThan7~3_cout ;
wire \alu0|LessThan7~5_cout ;
wire \alu0|LessThan7~7_cout ;
wire \alu0|LessThan7~9_cout ;
wire \alu0|LessThan7~11_cout ;
wire \alu0|LessThan7~13_cout ;
wire \alu0|LessThan7~15_cout ;
wire \alu0|LessThan7~17_cout ;
wire \alu0|LessThan7~19_cout ;
wire \alu0|LessThan7~21_cout ;
wire \alu0|LessThan7~23_cout ;
wire \alu0|LessThan7~25_cout ;
wire \alu0|LessThan7~27_cout ;
wire \alu0|LessThan7~29_cout ;
wire \alu0|LessThan7~31_cout ;
wire \alu0|LessThan7~33_cout ;
wire \alu0|LessThan7~35_cout ;
wire \alu0|LessThan7~37_cout ;
wire \alu0|LessThan7~39_cout ;
wire \alu0|LessThan7~41_cout ;
wire \alu0|LessThan7~43_cout ;
wire \alu0|LessThan7~45_cout ;
wire \alu0|LessThan7~47_cout ;
wire \alu0|LessThan7~49_cout ;
wire \alu0|LessThan7~51_cout ;
wire \alu0|LessThan7~53_cout ;
wire \alu0|LessThan7~55_cout ;
wire \alu0|LessThan7~57_cout ;
wire \alu0|LessThan7~59_cout ;
wire \alu0|LessThan7~61_cout ;
wire \alu0|LessThan7~62_combout ;
wire \alu0|LessThan5~1_cout ;
wire \alu0|LessThan5~3_cout ;
wire \alu0|LessThan5~5_cout ;
wire \alu0|LessThan5~7_cout ;
wire \alu0|LessThan5~9_cout ;
wire \alu0|LessThan5~11_cout ;
wire \alu0|LessThan5~13_cout ;
wire \alu0|LessThan5~15_cout ;
wire \alu0|LessThan5~17_cout ;
wire \alu0|LessThan5~19_cout ;
wire \alu0|LessThan5~21_cout ;
wire \alu0|LessThan5~23_cout ;
wire \alu0|LessThan5~25_cout ;
wire \alu0|LessThan5~27_cout ;
wire \alu0|LessThan5~29_cout ;
wire \alu0|LessThan5~31_cout ;
wire \alu0|LessThan5~33_cout ;
wire \alu0|LessThan5~35_cout ;
wire \alu0|LessThan5~37_cout ;
wire \alu0|LessThan5~39_cout ;
wire \alu0|LessThan5~41_cout ;
wire \alu0|LessThan5~43_cout ;
wire \alu0|LessThan5~45_cout ;
wire \alu0|LessThan5~47_cout ;
wire \alu0|LessThan5~49_cout ;
wire \alu0|LessThan5~51_cout ;
wire \alu0|LessThan5~53_cout ;
wire \alu0|LessThan5~55_cout ;
wire \alu0|LessThan5~57_cout ;
wire \alu0|LessThan5~59_cout ;
wire \alu0|LessThan5~61_cout ;
wire \alu0|LessThan5~62_combout ;
wire \alu0|Mux159~1_combout ;
wire \alu0|Mux159~3_combout ;
wire \alu0|res~24_combout ;
wire \alu0|Mux192~0_combout ;
wire \alu0|Mux192~7_combout ;
wire \alu0|Mux192~8_combout ;
wire \alu0|Mux192~1_combout ;
wire \alu0|Mux192~2_combout ;
wire \alu0|Equal0~2_combout ;
wire \alu0|Mux192~5_combout ;
wire \alu0|Mux192~6_combout ;
wire \alu0|Mux192~3_combout ;
wire \alu0|Mux192~4_combout ;
wire \alu0|Mux192~9_combout ;
wire \alu0|Mux192~11_combout ;
wire \alu0|Mux192~10_combout ;
wire \alu0|Mux192~14_combout ;
wire \alu0|Mux192~25_combout ;
wire \alu0|Equal0~5_combout ;
wire \alu0|Mux192~26_combout ;
wire \alu0|Mux192~23_combout ;
wire \alu0|Mux192~24_combout ;
wire \alu0|Mux192~12_combout ;
wire \alu0|Mux192~13_combout ;
wire \alu0|Mux192~15_combout ;
wire \alu0|Mux192~16_combout ;
wire \alu0|Mux192~17_combout ;
wire \alu0|Add1~0_combout ;
wire \alu0|res~25_combout ;
wire \alu0|res~26_combout ;
wire \alu0|res~27_combout ;
wire \alu0|res~28_combout ;
wire \ex_alu_res[0]~1_combout ;
wire \mem_wire_reg_wb[0]~0_combout ;
wire \mem_wire_reg_wb[0]~1_combout ;
wire \mem_wire_reg_wb[0]~2_combout ;
wire \reg0|xx~26_combout ;
wire \reg0|xx[23][0]~q ;
wire \reg0|r1[0]~7_combout ;
wire \reg0|r1[0]~8_combout ;
wire \reg0|r1[0]~2_combout ;
wire \reg0|r1[0]~3_combout ;
wire \reg0|r1[0]~4_combout ;
wire \reg0|r1[0]~5_combout ;
wire \reg0|r1[0]~6_combout ;
wire \reg0|r1[0]~0_combout ;
wire \reg0|r1[0]~1_combout ;
wire \reg0|r1[0]~9_combout ;
wire \reg0|r1[0]~10_combout ;
wire \reg0|r1[0]~11_combout ;
wire \reg0|r1[0]~17_combout ;
wire \reg0|r1[0]~18_combout ;
wire \reg0|r1[0]~14_combout ;
wire \reg0|r1[0]~15_combout ;
wire \reg0|r1[0]~12_combout ;
wire \reg0|r1[0]~13_combout ;
wire \reg0|r1[0]~16_combout ;
wire \reg0|r1[0]~19_combout ;
wire \reg0|r1[0]~20_combout ;
wire \id_reg_r1[0]~feeder_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \mem_pc_new[1]~0_combout ;
wire \pcreg0|pcnter~6_combout ;
wire \ex_pc[1]~feeder_combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \mem_wire_reg_wb[4]~12_combout ;
wire \mem_wire_reg_wb[4]~13_combout ;
wire \mem_wire_reg_wb[4]~14_combout ;
wire \reg0|xx~30_combout ;
wire \reg0|xx[14][4]~q ;
wire \reg0|r1[4]~101_combout ;
wire \reg0|r1[4]~102_combout ;
wire \reg0|r1[4]~94_combout ;
wire \reg0|r1[4]~95_combout ;
wire \reg0|r1[4]~98_combout ;
wire \reg0|r1[4]~99_combout ;
wire \reg0|r1[4]~96_combout ;
wire \reg0|r1[4]~97_combout ;
wire \reg0|r1[4]~100_combout ;
wire \reg0|r1[4]~103_combout ;
wire \reg0|r1[4]~84_combout ;
wire \reg0|r1[4]~85_combout ;
wire \reg0|r1[4]~91_combout ;
wire \reg0|r1[4]~92_combout ;
wire \reg0|r1[4]~88_combout ;
wire \reg0|r1[4]~89_combout ;
wire \reg0|r1[4]~86_combout ;
wire \reg0|r1[4]~87_combout ;
wire \reg0|r1[4]~90_combout ;
wire \reg0|r1[4]~93_combout ;
wire \reg0|r1[4]~104_combout ;
wire \id_reg_r1[4]~feeder_combout ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~13 ;
wire \Add3~15 ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \mem_pc_new[9]~9_combout ;
wire \pcreg0|pcnter~10_combout ;
wire \id_pc[9]~feeder_combout ;
wire \Add4~18_combout ;
wire \mem_wire_reg_wb[9]~27_combout ;
wire \mem_wire_reg_wb[9]~28_combout ;
wire \mem_wire_reg_wb[9]~29_combout ;
wire \reg0|xx~35_combout ;
wire \reg0|xx[23][9]~q ;
wire \reg0|xx[31][9]~q ;
wire \reg0|xx[27][9]~q ;
wire \reg0|xx[19][9]~q ;
wire \reg0|r2[9]~637_combout ;
wire \reg0|r2[9]~638_combout ;
wire \reg0|xx[30][9]~q ;
wire \reg0|xx[26][9]~q ;
wire \reg0|xx[18][9]~q ;
wire \reg0|xx[22][9]~q ;
wire \reg0|r2[9]~630_combout ;
wire \reg0|r2[9]~631_combout ;
wire \reg0|xx[24][9]~q ;
wire \reg0|xx[28][9]~q ;
wire \reg0|xx[20][9]~q ;
wire \reg0|xx[16][9]~q ;
wire \reg0|r2[9]~634_combout ;
wire \reg0|r2[9]~635_combout ;
wire \reg0|xx[21][9]~q ;
wire \reg0|xx[29][9]~q ;
wire \reg0|xx[25][9]~q ;
wire \reg0|xx[17][9]~q ;
wire \reg0|r2[9]~632_combout ;
wire \reg0|r2[9]~633_combout ;
wire \reg0|r2[9]~636_combout ;
wire \reg0|r2[9]~639_combout ;
wire \reg0|xx[5][9]~q ;
wire \reg0|xx[6][9]~feeder_combout ;
wire \reg0|xx[6][9]~q ;
wire \reg0|xx[4][9]~feeder_combout ;
wire \reg0|xx[4][9]~q ;
wire \reg0|r2[9]~640_combout ;
wire \reg0|xx[7][9]~feeder_combout ;
wire \reg0|xx[7][9]~q ;
wire \reg0|r2[9]~641_combout ;
wire \reg0|xx~69_combout ;
wire \reg0|xx[1][9]~q ;
wire \reg0|xx[3][9]~feeder_combout ;
wire \reg0|xx[3][9]~q ;
wire \reg0|xx[2][9]~feeder_combout ;
wire \reg0|xx[2][9]~q ;
wire \reg0|r2[9]~644_combout ;
wire \reg0|r2[9]~645_combout ;
wire \reg0|xx[11][9]~feeder_combout ;
wire \reg0|xx[11][9]~q ;
wire \reg0|xx[10][9]~q ;
wire \reg0|xx[8][9]~feeder_combout ;
wire \reg0|xx[8][9]~q ;
wire \reg0|xx[9][9]~q ;
wire \reg0|r2[9]~642_combout ;
wire \reg0|r2[9]~643_combout ;
wire \reg0|r2[9]~646_combout ;
wire \reg0|xx[13][9]~feeder_combout ;
wire \reg0|xx[13][9]~q ;
wire \reg0|xx[12][9]~q ;
wire \reg0|xx[14][9]~q ;
wire \reg0|r2[9]~647_combout ;
wire \reg0|xx[15][9]~feeder_combout ;
wire \reg0|xx[15][9]~q ;
wire \reg0|r2[9]~648_combout ;
wire \reg0|r2[9]~649_combout ;
wire \reg0|r2[9]~650_combout ;
wire \ex_wire_alu_in2[9]~30_combout ;
wire \alu0|Ires[0][9]~19 ;
wire \alu0|Ires[0][10]~21 ;
wire \alu0|Ires[0][11]~22_combout ;
wire \alu0|Add1~22_combout ;
wire \alu0|res[11]~89_combout ;
wire \alu0|res[11]~90_combout ;
wire \alu0|res[11]~87_combout ;
wire \alu0|res[11]~88_combout ;
wire \alu0|res[11]~91_combout ;
wire \alu0|res[11]~92_combout ;
wire \mem_wire_reg_wb[11]~33_combout ;
wire \Add4~22_combout ;
wire \mem_wire_reg_wb[11]~34_combout ;
wire \mem_wire_reg_wb[11]~35_combout ;
wire \reg0|xx~37_combout ;
wire \reg0|xx[29][11]~q ;
wire \reg0|r1[11]~588_combout ;
wire \reg0|r1[11]~589_combout ;
wire \reg0|r1[11]~592_combout ;
wire \reg0|r1[11]~593_combout ;
wire \reg0|r1[11]~590_combout ;
wire \reg0|r1[11]~591_combout ;
wire \reg0|r1[11]~594_combout ;
wire \reg0|r1[11]~595_combout ;
wire \reg0|r1[11]~596_combout ;
wire \reg0|r1[11]~597_combout ;
wire \reg0|r1[11]~605_combout ;
wire \reg0|r1[11]~606_combout ;
wire \reg0|r1[11]~598_combout ;
wire \reg0|r1[11]~599_combout ;
wire \reg0|r1[11]~602_combout ;
wire \reg0|r1[11]~603_combout ;
wire \reg0|r1[11]~600_combout ;
wire \reg0|r1[11]~601_combout ;
wire \reg0|r1[11]~604_combout ;
wire \reg0|r1[11]~607_combout ;
wire \reg0|r1[11]~608_combout ;
wire \Add2~4 ;
wire \Add2~6 ;
wire \Add2~8 ;
wire \Add2~10 ;
wire \Add2~12 ;
wire \Add2~15 ;
wire \Add2~18 ;
wire \Add2~25 ;
wire \Add2~28 ;
wire \Add2~31 ;
wire \Add2~34 ;
wire \Add2~36_combout ;
wire \Add2~38_combout ;
wire \mem0|store_byte[23]~1_combout ;
wire \mem0|store_data[18]~18_combout ;
wire \mem0|store_data[18]~19_combout ;
wire \mem0|q[16]~13_combout ;
wire \reg0|xx[22][12]~q ;
wire \reg0|xx[30][12]~q ;
wire \reg0|xx[26][12]~q ;
wire \reg0|xx[18][12]~q ;
wire \reg0|r1[12]~569_combout ;
wire \reg0|r1[12]~570_combout ;
wire \reg0|xx[28][12]~q ;
wire \reg0|xx[16][12]~q ;
wire \reg0|xx[24][12]~q ;
wire \reg0|r1[12]~571_combout ;
wire \reg0|xx[20][12]~q ;
wire \reg0|r1[12]~572_combout ;
wire \reg0|r1[12]~573_combout ;
wire \reg0|r1[12]~576_combout ;
wire \reg0|xx[14][12]~q ;
wire \reg0|xx[15][12]~feeder_combout ;
wire \reg0|xx[15][12]~q ;
wire \reg0|xx[12][12]~q ;
wire \reg0|xx[13][12]~q ;
wire \reg0|r1[12]~584_combout ;
wire \reg0|r1[12]~585_combout ;
wire \reg0|xx[8][12]~q ;
wire \reg0|xx[10][12]~q ;
wire \reg0|r1[12]~577_combout ;
wire \reg0|xx[11][12]~q ;
wire \reg0|r1[12]~578_combout ;
wire \reg0|xx~107_combout ;
wire \reg0|xx[1][12]~q ;
wire \reg0|xx[2][12]~feeder_combout ;
wire \reg0|xx[2][12]~q ;
wire \reg0|xx[3][12]~feeder_combout ;
wire \reg0|xx[3][12]~q ;
wire \reg0|r1[12]~581_combout ;
wire \reg0|r1[12]~582_combout ;
wire \reg0|xx[6][12]~q ;
wire \reg0|xx[7][12]~q ;
wire \reg0|xx[4][12]~q ;
wire \reg0|xx[5][12]~q ;
wire \reg0|r1[12]~579_combout ;
wire \reg0|r1[12]~580_combout ;
wire \reg0|r1[12]~583_combout ;
wire \reg0|r1[12]~586_combout ;
wire \reg0|r1[12]~587_combout ;
wire \Add3~24_combout ;
wire \mem_pc_new[12]~12_combout ;
wire \pcreg0|pcnter~13_combout ;
wire \id_pc[12]~feeder_combout ;
wire \Add4~24_combout ;
wire \mem_wire_reg_wb[12]~36_combout ;
wire \mem_wire_reg_wb[12]~37_combout ;
wire \mem_wire_reg_wb[12]~38_combout ;
wire \reg0|xx~38_combout ;
wire \reg0|xx[9][12]~q ;
wire \reg0|r2[12]~577_combout ;
wire \reg0|r2[12]~578_combout ;
wire \reg0|r2[12]~584_combout ;
wire \reg0|r2[12]~585_combout ;
wire \reg0|r2[12]~581_combout ;
wire \reg0|r2[12]~582_combout ;
wire \reg0|r2[12]~579_combout ;
wire \reg0|r2[12]~580_combout ;
wire \reg0|r2[12]~583_combout ;
wire \reg0|r2[12]~586_combout ;
wire \reg0|r2[12]~567_combout ;
wire \reg0|r2[12]~568_combout ;
wire \reg0|r2[12]~574_combout ;
wire \reg0|r2[12]~575_combout ;
wire \reg0|r2[12]~571_combout ;
wire \reg0|r2[12]~572_combout ;
wire \reg0|r2[12]~569_combout ;
wire \reg0|r2[12]~570_combout ;
wire \reg0|r2[12]~573_combout ;
wire \reg0|r2[12]~576_combout ;
wire \reg0|r2[12]~587_combout ;
wire \mem0|store_data[28]~54_combout ;
wire \mem0|store_data[28]~55_combout ;
wire \mem0|store_data[28]~56_combout ;
wire \mem0|store_data[29]~57_combout ;
wire \mem0|store_data[29]~58_combout ;
wire \mem0|store_data[29]~59_combout ;
wire \id_imm[29]~9_combout ;
wire \id_immc|imm32[9]~33_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \if_pc_4[9]~42 ;
wire \if_pc_4[10]~43_combout ;
wire \id_pc_4[10]~feeder_combout ;
wire \mem_pc_new[10]~10_combout ;
wire \Add4~20_combout ;
wire \pcreg0|pcnter~11_combout ;
wire \if_pc_4[10]~44 ;
wire \if_pc_4[11]~45_combout ;
wire \Add3~22_combout ;
wire \mem_pc_new[11]~11_combout ;
wire \pcreg0|pcnter~12_combout ;
wire \Add2~33_combout ;
wire \Add2~35_combout ;
wire \mem0|store_data[12]~2_combout ;
wire \mem0|store_byte[15]~0_combout ;
wire \mem0|store_data[9]~44_combout ;
wire \mem0|store_data[9]~45_combout ;
wire \mem0|q[15]~4_combout ;
wire \mem0|q[9]~29_combout ;
wire \reg0|Decoder0~4_combout ;
wire \reg0|xx[14][2]~61_combout ;
wire \reg0|xx[14][10]~q ;
wire \reg0|xx[12][10]~feeder_combout ;
wire \reg0|xx[12][10]~q ;
wire \reg0|xx[13][10]~q ;
wire \reg0|r1[10]~626_combout ;
wire \reg0|xx[15][10]~feeder_combout ;
wire \reg0|xx[15][10]~q ;
wire \reg0|r1[10]~627_combout ;
wire \reg0|xx[8][10]~feeder_combout ;
wire \reg0|xx[8][10]~q ;
wire \reg0|xx[10][10]~q ;
wire \reg0|r1[10]~619_combout ;
wire \reg0|xx[11][10]~q ;
wire \reg0|xx[9][10]~q ;
wire \reg0|r1[10]~620_combout ;
wire \reg0|xx[7][10]~feeder_combout ;
wire \reg0|xx[7][10]~q ;
wire \reg0|xx[6][10]~feeder_combout ;
wire \reg0|xx[6][10]~q ;
wire \reg0|xx[4][10]~feeder_combout ;
wire \reg0|xx[4][10]~q ;
wire \reg0|xx[5][10]~q ;
wire \reg0|r1[10]~621_combout ;
wire \reg0|r1[10]~622_combout ;
wire \reg0|xx~70_combout ;
wire \reg0|xx[1][10]~q ;
wire \reg0|xx[2][10]~feeder_combout ;
wire \reg0|xx[2][10]~q ;
wire \reg0|xx[3][10]~feeder_combout ;
wire \reg0|xx[3][10]~q ;
wire \reg0|r1[10]~623_combout ;
wire \reg0|r1[10]~624_combout ;
wire \reg0|r1[10]~625_combout ;
wire \reg0|r1[10]~628_combout ;
wire \reg0|xx[19][10]~feeder_combout ;
wire \reg0|xx[19][10]~q ;
wire \reg0|xx[23][10]~q ;
wire \reg0|r1[10]~616_combout ;
wire \reg0|xx[27][10]~q ;
wire \reg0|r1[10]~617_combout ;
wire \reg0|xx[28][10]~q ;
wire \reg0|xx[20][10]~q ;
wire \reg0|xx[16][10]~feeder_combout ;
wire \reg0|xx[16][10]~q ;
wire \reg0|xx[24][10]~q ;
wire \reg0|r1[10]~613_combout ;
wire \reg0|r1[10]~614_combout ;
wire \reg0|xx[22][10]~feeder_combout ;
wire \reg0|xx[22][10]~q ;
wire \reg0|xx[30][10]~q ;
wire \reg0|xx[26][10]~feeder_combout ;
wire \reg0|xx[26][10]~q ;
wire \reg0|xx[18][10]~q ;
wire \reg0|r1[10]~611_combout ;
wire \reg0|r1[10]~612_combout ;
wire \reg0|r1[10]~615_combout ;
wire \reg0|xx[17][10]~q ;
wire \reg0|xx[21][10]~q ;
wire \reg0|r1[10]~609_combout ;
wire \reg0|xx[29][10]~q ;
wire \reg0|xx[25][10]~q ;
wire \reg0|r1[10]~610_combout ;
wire \reg0|r1[10]~618_combout ;
wire \reg0|r1[10]~629_combout ;
wire \Add2~30_combout ;
wire \Add2~32_combout ;
wire \mem0|store_data[11]~40_combout ;
wire \mem0|store_data[11]~41_combout ;
wire \mem0|q[10]~28_combout ;
wire \id_immc|imm32[1]~12_combout ;
wire \id_immc|imm32[3]~14_combout ;
wire \ex_imm[3]~feeder_combout ;
wire \Add3~6_combout ;
wire \mem_pc_new[3]~3_combout ;
wire \pcreg0|pcnter~8_combout ;
wire \if_pc_4[3]~30 ;
wire \if_pc_4[4]~31_combout ;
wire \id_pc_4[4]~feeder_combout ;
wire \Add3~8_combout ;
wire \mem_pc_new[4]~7_combout ;
wire \pcreg0|pcnter~5_combout ;
wire \if_pc[4]~feeder_combout ;
wire \id_pc[4]~feeder_combout ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \mem_wire_reg_wb[6]~6_combout ;
wire \mem_wire_reg_wb[6]~7_combout ;
wire \mem_wire_reg_wb[6]~8_combout ;
wire \reg0|xx~32_combout ;
wire \reg0|xx[30][6]~q ;
wire \reg0|r2[6]~42_combout ;
wire \reg0|r2[6]~43_combout ;
wire \reg0|r2[6]~49_combout ;
wire \reg0|r2[6]~50_combout ;
wire \reg0|r2[6]~44_combout ;
wire \reg0|r2[6]~45_combout ;
wire \reg0|r2[6]~46_combout ;
wire \reg0|r2[6]~47_combout ;
wire \reg0|r2[6]~48_combout ;
wire \reg0|r2[6]~51_combout ;
wire \reg0|r2[6]~52_combout ;
wire \reg0|r2[6]~53_combout ;
wire \reg0|r2[6]~59_combout ;
wire \reg0|r2[6]~60_combout ;
wire \reg0|r2[6]~56_combout ;
wire \reg0|r2[6]~57_combout ;
wire \reg0|r2[6]~54_combout ;
wire \reg0|r2[6]~55_combout ;
wire \reg0|r2[6]~58_combout ;
wire \reg0|r2[6]~61_combout ;
wire \reg0|r2[6]~62_combout ;
wire \mem0|store_data[14]~35_combout ;
wire \mem0|store_data[14]~36_combout ;
wire \mem0|q[14]~26_combout ;
wire \id_inst[14]~feeder_combout ;
wire \alu0|Mux190~0_combout ;
wire \alu0|Mux183~0_combout ;
wire \alu0|res~73_combout ;
wire \alu0|Ires[0][8]~16_combout ;
wire \alu0|Mux151~0_combout ;
wire \alu0|Mux119~0_combout ;
wire \alu0|Mux119~1_combout ;
wire \alu0|Mux183~1_combout ;
wire \alu0|Mux183~2_combout ;
wire \alu0|Mux151~1_combout ;
wire \alu0|Add1~16_combout ;
wire \alu0|res~74_combout ;
wire \alu0|res~75_combout ;
wire \alu0|res~76_combout ;
wire \ex_alu_res[8]~2_combout ;
wire \mem_wire_reg_wb[8]~24_combout ;
wire \Add4~16_combout ;
wire \mem_wire_reg_wb[8]~25_combout ;
wire \mem_wire_reg_wb[8]~26_combout ;
wire \reg0|xx~34_combout ;
wire \reg0|xx[10][8]~q ;
wire \reg0|r2[8]~661_combout ;
wire \reg0|r2[8]~662_combout ;
wire \reg0|r2[8]~663_combout ;
wire \reg0|r2[8]~664_combout ;
wire \reg0|r2[8]~665_combout ;
wire \reg0|r2[8]~666_combout ;
wire \reg0|r2[8]~667_combout ;
wire \reg0|r2[8]~668_combout ;
wire \reg0|r2[8]~669_combout ;
wire \reg0|r2[8]~670_combout ;
wire \reg0|r2[8]~651_combout ;
wire \reg0|r2[8]~652_combout ;
wire \reg0|r2[8]~658_combout ;
wire \reg0|r2[8]~659_combout ;
wire \reg0|r2[8]~653_combout ;
wire \reg0|r2[8]~654_combout ;
wire \reg0|r2[8]~655_combout ;
wire \reg0|r2[8]~656_combout ;
wire \reg0|r2[8]~657_combout ;
wire \reg0|r2[8]~660_combout ;
wire \reg0|r2[8]~671_combout ;
wire \mem0|store_data[8]~46_combout ;
wire \mem0|store_data[8]~47_combout ;
wire \mem0|q[8]~30_combout ;
wire \id_immc|imm32[1]~16_combout ;
wire \ex_imm[1]~feeder_combout ;
wire \Add4~2_combout ;
wire \mem_wire_reg_wb[1]~15_combout ;
wire \mem_wire_reg_wb[1]~16_combout ;
wire \mem_wire_reg_wb[1]~17_combout ;
wire \reg0|xx~27_combout ;
wire \reg0|xx[3][1]~feeder_combout ;
wire \reg0|xx[3][1]~q ;
wire \reg0|r2[1]~119_combout ;
wire \reg0|r2[1]~120_combout ;
wire \reg0|r2[1]~117_combout ;
wire \reg0|r2[1]~118_combout ;
wire \reg0|r2[1]~121_combout ;
wire \reg0|r2[1]~122_combout ;
wire \reg0|r2[1]~123_combout ;
wire \reg0|r2[1]~115_combout ;
wire \reg0|r2[1]~116_combout ;
wire \reg0|r2[1]~124_combout ;
wire \reg0|r2[1]~105_combout ;
wire \reg0|r2[1]~106_combout ;
wire \reg0|r2[1]~112_combout ;
wire \reg0|r2[1]~113_combout ;
wire \reg0|r2[1]~109_combout ;
wire \reg0|r2[1]~110_combout ;
wire \reg0|r2[1]~107_combout ;
wire \reg0|r2[1]~108_combout ;
wire \reg0|r2[1]~111_combout ;
wire \reg0|r2[1]~114_combout ;
wire \reg0|r2[1]~125_combout ;
wire \id_reg_r2[1]~feeder_combout ;
wire \mem0|store_data[17]~16_combout ;
wire \mem0|store_data[17]~17_combout ;
wire \mem0|store_data[24]~13_combout ;
wire \mem0|store_data[24]~14_combout ;
wire \mem0|store_data[24]~15_combout ;
wire \mem0|q[17]~11_combout ;
wire \reg0|r1[9]~640_combout ;
wire \reg0|r1[9]~641_combout ;
wire \reg0|r1[9]~647_combout ;
wire \reg0|r1[9]~648_combout ;
wire \reg0|r1[9]~644_combout ;
wire \reg0|r1[9]~645_combout ;
wire \reg0|r1[9]~642_combout ;
wire \reg0|r1[9]~643_combout ;
wire \reg0|r1[9]~646_combout ;
wire \reg0|r1[9]~649_combout ;
wire \reg0|r1[9]~630_combout ;
wire \reg0|r1[9]~631_combout ;
wire \reg0|r1[9]~637_combout ;
wire \reg0|r1[9]~638_combout ;
wire \reg0|r1[9]~632_combout ;
wire \reg0|r1[9]~633_combout ;
wire \reg0|r1[9]~634_combout ;
wire \reg0|r1[9]~635_combout ;
wire \reg0|r1[9]~636_combout ;
wire \reg0|r1[9]~639_combout ;
wire \reg0|r1[9]~650_combout ;
wire \Add2~27_combout ;
wire \Add2~29_combout ;
wire \mem0|store_data[22]~9_combout ;
wire \mem0|store_data[22]~10_combout ;
wire \id_imm[21]~1_combout ;
wire \mem0|q[21]~9_combout ;
wire \reg0|r2[16]~483_combout ;
wire \reg0|r2[16]~484_combout ;
wire \reg0|r2[16]~490_combout ;
wire \reg0|r2[16]~491_combout ;
wire \reg0|r2[16]~487_combout ;
wire \reg0|r2[16]~488_combout ;
wire \reg0|r2[16]~485_combout ;
wire \reg0|r2[16]~486_combout ;
wire \reg0|r2[16]~489_combout ;
wire \reg0|r2[16]~492_combout ;
wire \reg0|r2[16]~493_combout ;
wire \reg0|r2[16]~494_combout ;
wire \reg0|r2[16]~497_combout ;
wire \reg0|r2[16]~498_combout ;
wire \reg0|r2[16]~495_combout ;
wire \reg0|r2[16]~496_combout ;
wire \reg0|r2[16]~499_combout ;
wire \reg0|r2[16]~500_combout ;
wire \reg0|r2[16]~501_combout ;
wire \reg0|r2[16]~502_combout ;
wire \reg0|r2[16]~503_combout ;
wire \mem0|store_data[16]~20_combout ;
wire \mem0|store_data[16]~21_combout ;
wire \mem0|q[18]~12_combout ;
wire \Add4~14_combout ;
wire \if_pc_4[6]~36 ;
wire \if_pc_4[7]~37_combout ;
wire \mem_wire_reg_wb[7]~9_combout ;
wire \mem_wire_reg_wb[7]~10_combout ;
wire \mem_wire_reg_wb[7]~11_combout ;
wire \reg0|xx~33_combout ;
wire \reg0|xx[31][7]~feeder_combout ;
wire \reg0|xx[31][7]~q ;
wire \reg0|xx[27][7]~q ;
wire \reg0|xx[19][7]~feeder_combout ;
wire \reg0|xx[19][7]~q ;
wire \reg0|xx[23][7]~q ;
wire \reg0|r1[7]~70_combout ;
wire \reg0|r1[7]~71_combout ;
wire \reg0|xx[22][7]~feeder_combout ;
wire \reg0|xx[22][7]~q ;
wire \reg0|xx[30][7]~q ;
wire \reg0|xx[18][7]~feeder_combout ;
wire \reg0|xx[18][7]~q ;
wire \reg0|xx[26][7]~feeder_combout ;
wire \reg0|xx[26][7]~q ;
wire \reg0|r1[7]~65_combout ;
wire \reg0|r1[7]~66_combout ;
wire \reg0|xx[28][7]~q ;
wire \reg0|xx[20][7]~q ;
wire \reg0|xx[16][7]~q ;
wire \reg0|xx[24][7]~q ;
wire \reg0|r1[7]~67_combout ;
wire \reg0|r1[7]~68_combout ;
wire \reg0|r1[7]~69_combout ;
wire \reg0|xx[25][7]~feeder_combout ;
wire \reg0|xx[25][7]~q ;
wire \reg0|xx[17][7]~feeder_combout ;
wire \reg0|xx[17][7]~q ;
wire \reg0|xx[21][7]~q ;
wire \reg0|r1[7]~63_combout ;
wire \reg0|xx[29][7]~feeder_combout ;
wire \reg0|xx[29][7]~q ;
wire \reg0|r1[7]~64_combout ;
wire \reg0|r1[7]~72_combout ;
wire \reg0|xx[14][7]~q ;
wire \reg0|xx[12][7]~feeder_combout ;
wire \reg0|xx[12][7]~q ;
wire \reg0|xx[13][7]~q ;
wire \reg0|r1[7]~80_combout ;
wire \reg0|xx[15][7]~q ;
wire \reg0|r1[7]~81_combout ;
wire \reg0|xx[11][7]~q ;
wire \reg0|xx[9][7]~q ;
wire \reg0|xx[8][7]~feeder_combout ;
wire \reg0|xx[8][7]~q ;
wire \reg0|xx[10][7]~q ;
wire \reg0|r1[7]~73_combout ;
wire \reg0|r1[7]~74_combout ;
wire \reg0|xx[4][7]~q ;
wire \reg0|xx[5][7]~q ;
wire \reg0|r1[7]~75_combout ;
wire \reg0|xx[7][7]~feeder_combout ;
wire \reg0|xx[7][7]~q ;
wire \reg0|xx[6][7]~q ;
wire \reg0|r1[7]~76_combout ;
wire \reg0|xx~67_combout ;
wire \reg0|xx[1][7]~q ;
wire \reg0|xx[2][7]~q ;
wire \reg0|xx[3][7]~q ;
wire \reg0|r1[7]~77_combout ;
wire \reg0|r1[7]~78_combout ;
wire \reg0|r1[7]~79_combout ;
wire \reg0|r1[7]~82_combout ;
wire \reg0|r1[7]~83_combout ;
wire \Add3~14_combout ;
wire \mem_pc_new[7]~6_combout ;
wire \pcreg0|pcnter~4_combout ;
wire \if_pc_4[7]~38 ;
wire \if_pc_4[8]~39_combout ;
wire \id_pc_4[8]~feeder_combout ;
wire \Add3~16_combout ;
wire \mem_pc_new[8]~8_combout ;
wire \pcreg0|pcnter~9_combout ;
wire \Add2~24_combout ;
wire \Add2~26_combout ;
wire \mem0|store_data[27]~51_combout ;
wire \mem0|store_data[27]~52_combout ;
wire \mem0|store_data[27]~53_combout ;
wire \id_imm[26]~6_combout ;
wire \ex_imm[26]~feeder_combout ;
wire \mem0|q[26]~32_combout ;
wire \mem_wire_reg_wb[26]~78_combout ;
wire \mem_wire_reg_wb[26]~79_combout ;
wire \mem_wire_reg_wb[26]~80_combout ;
wire \reg0|xx~52_combout ;
wire \reg0|xx[13][26]~q ;
wire \reg0|r2[26]~290_combout ;
wire \reg0|r2[26]~291_combout ;
wire \reg0|r2[26]~287_combout ;
wire \reg0|r2[26]~288_combout ;
wire \reg0|r2[26]~285_combout ;
wire \reg0|r2[26]~286_combout ;
wire \reg0|r2[26]~289_combout ;
wire \reg0|r2[26]~283_combout ;
wire \reg0|r2[26]~284_combout ;
wire \reg0|r2[26]~292_combout ;
wire \reg0|r2[26]~273_combout ;
wire \reg0|r2[26]~274_combout ;
wire \reg0|r2[26]~280_combout ;
wire \reg0|r2[26]~281_combout ;
wire \reg0|r2[26]~275_combout ;
wire \reg0|r2[26]~276_combout ;
wire \reg0|r2[26]~277_combout ;
wire \reg0|r2[26]~278_combout ;
wire \reg0|r2[26]~279_combout ;
wire \reg0|r2[26]~282_combout ;
wire \reg0|r2[26]~293_combout ;
wire \mem0|store_data[26]~48_combout ;
wire \mem0|store_data[26]~49_combout ;
wire \mem0|store_data[26]~50_combout ;
wire \id_imm[27]~7_combout ;
wire \id_immc|imm32[7]~18_combout ;
wire \Add2~17_combout ;
wire \Add2~19_combout ;
wire \mem0|store_data[19]~22_combout ;
wire \mem0|store_data[19]~23_combout ;
wire \id_immc|Equal4~16_combout ;
wire \id_immc|Equal4~17_combout ;
wire \id_immc|Equal4~18_combout ;
wire \id_immc|imm32[7]~10_combout ;
wire \id_immc|imm32[5]~11_combout ;
wire \Add3~10_combout ;
wire \if_pc_4[4]~32 ;
wire \if_pc_4[5]~33_combout ;
wire \mem_pc_new[5]~4_combout ;
wire \Add4~10_combout ;
wire \pcreg0|pcnter~2_combout ;
wire \if_pc_4[5]~34 ;
wire \if_pc_4[6]~35_combout ;
wire \Add3~12_combout ;
wire \mem_pc_new[6]~5_combout ;
wire \pcreg0|pcnter~3_combout ;
wire \Add2~14_combout ;
wire \Add2~16_combout ;
wire \mem0|store_data[15]~3_combout ;
wire \mem0|store_data[15]~4_combout ;
wire \mem0|q[15]~6_combout ;
wire \reg0|WideOr0~0_combout ;
wire \reg0|WideOr0~combout ;
wire \mem_wire_reg_wb[5]~3_combout ;
wire \mem_wire_reg_wb[5]~4_combout ;
wire \mem_wire_reg_wb[5]~5_combout ;
wire \reg0|xx~31_combout ;
wire \reg0|xx[23][5]~q ;
wire \reg0|xx[31][5]~q ;
wire \reg0|xx[27][5]~q ;
wire \reg0|xx[19][5]~q ;
wire \reg0|r1[5]~28_combout ;
wire \reg0|r1[5]~29_combout ;
wire \reg0|xx[20][5]~feeder_combout ;
wire \reg0|xx[20][5]~q ;
wire \reg0|xx[16][5]~q ;
wire \reg0|r1[5]~25_combout ;
wire \reg0|xx[28][5]~q ;
wire \reg0|xx[24][5]~q ;
wire \reg0|r1[5]~26_combout ;
wire \reg0|xx[26][5]~q ;
wire \reg0|xx[30][5]~q ;
wire \reg0|xx[22][5]~q ;
wire \reg0|xx[18][5]~q ;
wire \reg0|r1[5]~23_combout ;
wire \reg0|r1[5]~24_combout ;
wire \reg0|r1[5]~27_combout ;
wire \reg0|xx[29][5]~q ;
wire \reg0|xx[17][5]~q ;
wire \reg0|xx[25][5]~q ;
wire \reg0|r1[5]~21_combout ;
wire \reg0|xx[21][5]~q ;
wire \reg0|r1[5]~22_combout ;
wire \reg0|r1[5]~30_combout ;
wire \reg0|xx[6][5]~q ;
wire \reg0|xx[7][5]~q ;
wire \reg0|xx[5][5]~q ;
wire \reg0|xx[4][5]~q ;
wire \reg0|r1[5]~31_combout ;
wire \reg0|r1[5]~32_combout ;
wire \reg0|xx[14][5]~q ;
wire \reg0|xx[15][5]~feeder_combout ;
wire \reg0|xx[15][5]~q ;
wire \reg0|xx[12][5]~q ;
wire \reg0|xx[13][5]~q ;
wire \reg0|r1[5]~38_combout ;
wire \reg0|r1[5]~39_combout ;
wire \reg0|xx~65_combout ;
wire \reg0|xx[1][5]~q ;
wire \reg0|xx[3][5]~feeder_combout ;
wire \reg0|xx[3][5]~q ;
wire \reg0|xx[2][5]~q ;
wire \reg0|r1[5]~35_combout ;
wire \reg0|r1[5]~36_combout ;
wire \reg0|xx[9][5]~q ;
wire \reg0|xx[11][5]~q ;
wire \reg0|xx[10][5]~q ;
wire \reg0|xx[8][5]~feeder_combout ;
wire \reg0|xx[8][5]~q ;
wire \reg0|r1[5]~33_combout ;
wire \reg0|r1[5]~34_combout ;
wire \reg0|r1[5]~37_combout ;
wire \reg0|r1[5]~40_combout ;
wire \reg0|r1[5]~41_combout ;
wire \Add2~11_combout ;
wire \Add2~13_combout ;
wire \mem0|store_data[3]~30_combout ;
wire \mem0|q[3]~23_combout ;
wire \id_inst[3]~feeder_combout ;
wire \Equal6~0_combout ;
wire \Equal6~1_combout ;
wire \mem_wire_reg_wb[10]~30_combout ;
wire \mem_wire_reg_wb[10]~31_combout ;
wire \mem_wire_reg_wb[10]~32_combout ;
wire \reg0|xx~36_combout ;
wire \reg0|xx[31][10]~feeder_combout ;
wire \reg0|xx[31][10]~q ;
wire \reg0|r2[10]~616_combout ;
wire \reg0|r2[10]~617_combout ;
wire \reg0|r2[10]~609_combout ;
wire \reg0|r2[10]~610_combout ;
wire \reg0|r2[10]~613_combout ;
wire \reg0|r2[10]~614_combout ;
wire \reg0|r2[10]~611_combout ;
wire \reg0|r2[10]~612_combout ;
wire \reg0|r2[10]~615_combout ;
wire \reg0|r2[10]~618_combout ;
wire \reg0|r2[10]~619_combout ;
wire \reg0|r2[10]~620_combout ;
wire \reg0|r2[10]~626_combout ;
wire \reg0|r2[10]~627_combout ;
wire \reg0|r2[10]~621_combout ;
wire \reg0|r2[10]~622_combout ;
wire \reg0|r2[10]~623_combout ;
wire \reg0|r2[10]~624_combout ;
wire \reg0|r2[10]~625_combout ;
wire \reg0|r2[10]~628_combout ;
wire \reg0|r2[10]~629_combout ;
wire \mem0|store_data[10]~42_combout ;
wire \mem0|store_data[10]~43_combout ;
wire \mem0|q[11]~27_combout ;
wire \id_immc|imm32[4]~13_combout ;
wire \Add2~9_combout ;
wire \Add2~20_combout ;
wire \mem0|store_data[23]~7_combout ;
wire \mem0|store_data[23]~8_combout ;
wire \id_imm[23]~3_combout ;
wire \mem0|q[23]~7_combout ;
wire \reg0|r2[21]~378_combout ;
wire \reg0|r2[21]~379_combout ;
wire \reg0|r2[21]~385_combout ;
wire \reg0|r2[21]~386_combout ;
wire \reg0|r2[21]~382_combout ;
wire \reg0|r2[21]~383_combout ;
wire \reg0|r2[21]~380_combout ;
wire \reg0|r2[21]~381_combout ;
wire \reg0|r2[21]~384_combout ;
wire \reg0|r2[21]~387_combout ;
wire \reg0|r2[21]~388_combout ;
wire \reg0|r2[21]~389_combout ;
wire \reg0|r2[21]~395_combout ;
wire \reg0|r2[21]~396_combout ;
wire \reg0|r2[21]~392_combout ;
wire \reg0|r2[21]~393_combout ;
wire \reg0|r2[21]~390_combout ;
wire \reg0|r2[21]~391_combout ;
wire \reg0|r2[21]~394_combout ;
wire \reg0|r2[21]~397_combout ;
wire \reg0|r2[21]~398_combout ;
wire \mem0|store_data[21]~11_combout ;
wire \mem0|store_data[21]~12_combout ;
wire \id_imm[22]~2_combout ;
wire \mem0|q[22]~8_combout ;
wire \reg0|r2[5]~35_combout ;
wire \reg0|r2[5]~36_combout ;
wire \reg0|r2[5]~33_combout ;
wire \reg0|r2[5]~34_combout ;
wire \reg0|r2[5]~37_combout ;
wire \reg0|r2[5]~38_combout ;
wire \reg0|r2[5]~39_combout ;
wire \reg0|r2[5]~31_combout ;
wire \reg0|r2[5]~32_combout ;
wire \reg0|r2[5]~40_combout ;
wire \reg0|r2[5]~21_combout ;
wire \reg0|r2[5]~22_combout ;
wire \reg0|r2[5]~28_combout ;
wire \reg0|r2[5]~29_combout ;
wire \reg0|r2[5]~25_combout ;
wire \reg0|r2[5]~26_combout ;
wire \reg0|r2[5]~23_combout ;
wire \reg0|r2[5]~24_combout ;
wire \reg0|r2[5]~27_combout ;
wire \reg0|r2[5]~30_combout ;
wire \reg0|r2[5]~41_combout ;
wire \mem0|store_data[5]~25_combout ;
wire \mem0|store_data[6]~26_combout ;
wire \id_immc|Itype~2_combout ;
wire \st0|sig_jump~2_combout ;
wire \id_sig_jump~q ;
wire \ex_sig_jump~feeder_combout ;
wire \ex_sig_jump~q ;
wire \Add3~0_combout ;
wire \mem_pc_new[0]~1_combout ;
wire \pcreg0|pcnter~0_combout ;
wire \Add2~0_combout ;
wire \Add2~2_combout ;
wire \mem0|store_data[3]~0_combout ;
wire \mem0|store_data[0]~24_combout ;
wire \mem0|q[19]~14_combout ;
wire \reg0|r1[3]~164_combout ;
wire \reg0|r1[3]~165_combout ;
wire \reg0|r1[3]~157_combout ;
wire \reg0|r1[3]~158_combout ;
wire \reg0|r1[3]~161_combout ;
wire \reg0|r1[3]~162_combout ;
wire \reg0|r1[3]~159_combout ;
wire \reg0|r1[3]~160_combout ;
wire \reg0|r1[3]~163_combout ;
wire \reg0|r1[3]~166_combout ;
wire \reg0|r1[3]~154_combout ;
wire \reg0|r1[3]~155_combout ;
wire \reg0|r1[3]~147_combout ;
wire \reg0|r1[3]~148_combout ;
wire \reg0|r1[3]~149_combout ;
wire \reg0|r1[3]~150_combout ;
wire \reg0|r1[3]~151_combout ;
wire \reg0|r1[3]~152_combout ;
wire \reg0|r1[3]~153_combout ;
wire \reg0|r1[3]~156_combout ;
wire \reg0|r1[3]~167_combout ;
wire \Add2~7_combout ;
wire \Add2~23_combout ;
wire \mem0|store_data[31]~63_combout ;
wire \mem0|store_data[31]~64_combout ;
wire \mem0|store_data[31]~65_combout ;
wire \id_imm[30]~10_combout ;
wire \mem_wire_reg_wb[30]~90_combout ;
wire \mem_wire_reg_wb[30]~91_combout ;
wire \mem_wire_reg_wb[30]~92_combout ;
wire \reg0|xx~56_combout ;
wire \reg0|xx[11][30]~feeder_combout ;
wire \reg0|xx[11][30]~q ;
wire \reg0|r2[30]~199_combout ;
wire \reg0|r2[30]~200_combout ;
wire \reg0|r2[30]~206_combout ;
wire \reg0|r2[30]~207_combout ;
wire \reg0|r2[30]~203_combout ;
wire \reg0|r2[30]~204_combout ;
wire \reg0|r2[30]~201_combout ;
wire \reg0|r2[30]~202_combout ;
wire \reg0|r2[30]~205_combout ;
wire \reg0|r2[30]~208_combout ;
wire \reg0|r2[30]~189_combout ;
wire \reg0|r2[30]~190_combout ;
wire \reg0|r2[30]~196_combout ;
wire \reg0|r2[30]~197_combout ;
wire \reg0|r2[30]~191_combout ;
wire \reg0|r2[30]~192_combout ;
wire \reg0|r2[30]~193_combout ;
wire \reg0|r2[30]~194_combout ;
wire \reg0|r2[30]~195_combout ;
wire \reg0|r2[30]~198_combout ;
wire \reg0|r2[30]~209_combout ;
wire \mem0|store_data[30]~60_combout ;
wire \mem0|store_data[30]~61_combout ;
wire \mem0|store_data[30]~62_combout ;
wire \id_imm[20]~0_combout ;
wire \ex_imm[20]~feeder_combout ;
wire \mem_wire_reg_wb[20]~60_combout ;
wire \mem_wire_reg_wb[20]~61_combout ;
wire \mem_wire_reg_wb[20]~62_combout ;
wire \reg0|xx~46_combout ;
wire \reg0|xx[7][20]~feeder_combout ;
wire \reg0|xx[7][20]~q ;
wire \reg0|r2[20]~409_combout ;
wire \reg0|r2[20]~410_combout ;
wire \reg0|r2[20]~416_combout ;
wire \reg0|r2[20]~417_combout ;
wire \reg0|r2[20]~413_combout ;
wire \reg0|r2[20]~414_combout ;
wire \reg0|r2[20]~411_combout ;
wire \reg0|r2[20]~412_combout ;
wire \reg0|r2[20]~415_combout ;
wire \reg0|r2[20]~418_combout ;
wire \reg0|r2[20]~406_combout ;
wire \reg0|r2[20]~407_combout ;
wire \reg0|r2[20]~399_combout ;
wire \reg0|r2[20]~400_combout ;
wire \reg0|r2[20]~403_combout ;
wire \reg0|r2[20]~404_combout ;
wire \reg0|r2[20]~401_combout ;
wire \reg0|r2[20]~402_combout ;
wire \reg0|r2[20]~405_combout ;
wire \reg0|r2[20]~408_combout ;
wire \reg0|r2[20]~419_combout ;
wire \mem0|store_data[20]~5_combout ;
wire \mem0|store_data[20]~6_combout ;
wire \mem0|q[20]~3_combout ;
wire \reg0|WideOr1~0_combout ;
wire \reg0|WideOr1~combout ;
wire \reg0|r2[7]~63_combout ;
wire \reg0|r2[7]~64_combout ;
wire \reg0|r2[7]~70_combout ;
wire \reg0|r2[7]~71_combout ;
wire \reg0|r2[7]~65_combout ;
wire \reg0|r2[7]~66_combout ;
wire \reg0|r2[7]~67_combout ;
wire \reg0|r2[7]~68_combout ;
wire \reg0|r2[7]~69_combout ;
wire \reg0|r2[7]~72_combout ;
wire \reg0|r2[7]~73_combout ;
wire \reg0|r2[7]~74_combout ;
wire \reg0|r2[7]~80_combout ;
wire \reg0|r2[7]~81_combout ;
wire \reg0|r2[7]~77_combout ;
wire \reg0|r2[7]~78_combout ;
wire \reg0|r2[7]~75_combout ;
wire \reg0|r2[7]~76_combout ;
wire \reg0|r2[7]~79_combout ;
wire \reg0|r2[7]~82_combout ;
wire \reg0|r2[7]~83_combout ;
wire \mem0|store_data[7]~1_combout ;
wire \mem0|q[20]~0_combout ;
wire \mem0|q[20]~1_combout ;
wire \mem0|q[20]~2_combout ;
wire \id_imm[24]~4_combout ;
wire \mem0|q[24]~10_combout ;
wire \reg0|r2[2]~133_combout ;
wire \reg0|r2[2]~134_combout ;
wire \reg0|r2[2]~126_combout ;
wire \reg0|r2[2]~127_combout ;
wire \reg0|r2[2]~128_combout ;
wire \reg0|r2[2]~129_combout ;
wire \reg0|r2[2]~130_combout ;
wire \reg0|r2[2]~131_combout ;
wire \reg0|r2[2]~132_combout ;
wire \reg0|r2[2]~135_combout ;
wire \reg0|r2[2]~136_combout ;
wire \reg0|r2[2]~137_combout ;
wire \reg0|r2[2]~143_combout ;
wire \reg0|r2[2]~144_combout ;
wire \reg0|r2[2]~140_combout ;
wire \reg0|r2[2]~141_combout ;
wire \reg0|r2[2]~138_combout ;
wire \reg0|r2[2]~139_combout ;
wire \reg0|r2[2]~142_combout ;
wire \reg0|r2[2]~145_combout ;
wire \reg0|r2[2]~146_combout ;
wire \id_reg_r2[2]~feeder_combout ;
wire \mem0|store_data[2]~29_combout ;
wire \mem0|q[2]~22_combout ;
wire \id_immc|imm32[7]~8_combout ;
wire \id_imm[4]~19_combout ;
wire \id_immc|imm32[2]~15_combout ;
wire \ex_imm[2]~feeder_combout ;
wire \Add3~4_combout ;
wire \mem_pc_new[2]~2_combout ;
wire \pcreg0|pcnter~7_combout ;
wire \Add2~5_combout ;
wire \Add2~22_combout ;
wire \mem0|store_data[4]~27_combout ;
wire \mem0|store_data[1]~28_combout ;
wire \mem0|q[4]~20_combout ;
wire \id_immc|Equal3~0_combout ;
wire \id_sig_store~q ;
wire \mem0|readen~0_combout ;
wire \mem0|write_stall~q ;
wire \state[2]~1_combout ;
wire \state[2]~0_combout ;
wire \state[2]~2_combout ;
wire \state[2]~3_combout ;
wire \state[2]~4_combout ;
wire \state[2]~5_combout ;
wire \state[2]~8_combout ;
wire \state[2]~7_combout ;
wire \state[2]~6_combout ;
wire \state[2]~9_combout ;
wire \state[2]~10_combout ;
wire \Add5~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~11_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~5 ;
wire \Mod0|auto_generated|divider|divider|op_7~7_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[65]~9_combout ;
wire \mem0|readen~combout ;
wire \mem0|q[5]~16_combout ;
wire \id_immc|Equal1~1_combout ;
wire \id_sig_load~q ;
wire \mem_load~0_combout ;
wire \mem0|buffer_sig_load~q ;
wire \mem0|store_data[12]~33_combout ;
wire \mem0|store_data[12]~34_combout ;
wire \mem0|store_data[13]~31_combout ;
wire \mem0|store_data[13]~32_combout ;
wire \mem0|q[12]~25_combout ;
wire \id_inst[12]~feeder_combout ;
wire \mem0|q[22]~5_combout ;
wire \mem0|q[13]~24_combout ;
wire \mem0|Equal4~0_combout ;
wire \mem0|writeen~0_combout ;
wire \id_imm[28]~8_combout ;
wire \id_imm[28]~feeder_combout ;
wire \mem0|q[28]~34_combout ;
wire \mem_wire_reg_wb[28]~84_combout ;
wire \mem_wire_reg_wb[28]~85_combout ;
wire \mem_wire_reg_wb[28]~86_combout ;
wire \reg0|xx~54_combout ;
wire \reg0|xx[7][28]~q ;
wire \reg0|WideNor8~9_combout ;
wire \reg0|WideNor8~6_combout ;
wire \reg0|WideNor8~5_combout ;
wire \reg0|WideNor8~7_combout ;
wire \reg0|WideNor8~8_combout ;
wire \reg0|WideNor8~3_combout ;
wire \reg0|WideNor8~0_combout ;
wire \reg0|WideNor8~2_combout ;
wire \reg0|WideNor8~1_combout ;
wire \reg0|WideNor8~4_combout ;
wire \reg0|WideNor8~combout ;
wire \reg0|WideNor7~8_combout ;
wire \reg0|WideNor7~9_combout ;
wire \reg0|WideNor7~0_combout ;
wire \reg0|WideNor7~2_combout ;
wire \reg0|WideNor7~1_combout ;
wire \reg0|WideNor7~3_combout ;
wire \reg0|WideNor7~4_combout ;
wire \reg0|WideNor7~5_combout ;
wire \reg0|WideNor7~6_combout ;
wire \reg0|WideNor7~7_combout ;
wire \reg0|WideNor7~combout ;
wire \reg0|WideNor6~5_combout ;
wire \reg0|WideNor6~6_combout ;
wire \reg0|WideNor6~7_combout ;
wire \reg0|WideNor6~3_combout ;
wire \reg0|WideNor6~0_combout ;
wire \reg0|WideNor6~2_combout ;
wire \reg0|WideNor6~1_combout ;
wire \reg0|WideNor6~4_combout ;
wire \reg0|WideNor6~9_combout ;
wire \reg0|WideNor6~8_combout ;
wire \reg0|WideNor6~combout ;
wire \reg0|WideNor5~6_combout ;
wire \reg0|WideNor5~5_combout ;
wire \reg0|WideNor5~7_combout ;
wire \reg0|WideNor5~8_combout ;
wire \reg0|WideNor5~9_combout ;
wire \reg0|WideNor5~0_combout ;
wire \reg0|WideNor5~2_combout ;
wire \reg0|WideNor5~3_combout ;
wire \reg0|WideNor5~1_combout ;
wire \reg0|WideNor5~4_combout ;
wire \reg0|WideNor5~combout ;
wire \reg0|WideNor4~9_combout ;
wire \reg0|WideNor4~3_combout ;
wire \reg0|WideNor4~0_combout ;
wire \reg0|WideNor4~2_combout ;
wire \reg0|WideNor4~1_combout ;
wire \reg0|WideNor4~4_combout ;
wire \reg0|WideNor4~6_combout ;
wire \reg0|WideNor4~5_combout ;
wire \reg0|WideNor4~7_combout ;
wire \reg0|WideNor4~8_combout ;
wire \reg0|WideNor4~combout ;
wire \reg0|WideNor3~5_combout ;
wire \reg0|WideNor3~6_combout ;
wire \reg0|WideNor3~3_combout ;
wire \reg0|WideNor3~1_combout ;
wire \reg0|WideNor3~2_combout ;
wire \reg0|WideNor3~0_combout ;
wire \reg0|WideNor3~4_combout ;
wire \reg0|WideNor3~7_combout ;
wire \reg0|WideNor3~8_combout ;
wire \reg0|WideNor3~9_combout ;
wire \reg0|WideNor3~combout ;
wire \reg0|WideNor2~9_combout ;
wire \reg0|WideNor2~5_combout ;
wire \reg0|WideNor2~6_combout ;
wire \reg0|WideNor2~7_combout ;
wire \reg0|WideNor2~1_combout ;
wire \reg0|WideNor2~0_combout ;
wire \reg0|WideNor2~2_combout ;
wire \reg0|WideNor2~3_combout ;
wire \reg0|WideNor2~4_combout ;
wire \reg0|WideNor2~8_combout ;
wire \reg0|WideNor2~combout ;
wire \reg0|WideNor1~9_combout ;
wire \reg0|WideNor1~8_combout ;
wire \reg0|WideNor1~3_combout ;
wire \reg0|WideNor1~2_combout ;
wire \reg0|WideNor1~1_combout ;
wire \reg0|WideNor1~0_combout ;
wire \reg0|WideNor1~4_combout ;
wire \reg0|WideNor1~5_combout ;
wire \reg0|WideNor1~6_combout ;
wire \reg0|WideNor1~7_combout ;
wire \reg0|WideNor1~combout ;
wire \reg0|WideNor0~6_combout ;
wire \reg0|WideNor0~5_combout ;
wire \reg0|WideNor0~7_combout ;
wire \reg0|WideNor0~8_combout ;
wire \reg0|WideNor0~1_combout ;
wire \reg0|WideNor0~0_combout ;
wire \reg0|WideNor0~2_combout ;
wire \reg0|WideNor0~3_combout ;
wire \reg0|WideNor0~4_combout ;
wire \reg0|WideNor0~9_combout ;
wire \reg0|WideNor0~combout ;
wire \out_number|control[1]~feeder_combout ;
wire \out_number|clk_cnt[0]~32_combout ;
wire \out_number|clk_cnt[0]~33 ;
wire \out_number|clk_cnt[1]~34_combout ;
wire \out_number|clk_cnt[1]~35 ;
wire \out_number|clk_cnt[2]~36_combout ;
wire \out_number|clk_cnt[2]~37 ;
wire \out_number|clk_cnt[3]~38_combout ;
wire \out_number|clk_cnt[3]~39 ;
wire \out_number|clk_cnt[4]~40_combout ;
wire \out_number|clk_cnt[4]~41 ;
wire \out_number|clk_cnt[5]~42_combout ;
wire \out_number|clk_cnt[5]~43 ;
wire \out_number|clk_cnt[6]~44_combout ;
wire \out_number|clk_cnt[6]~45 ;
wire \out_number|clk_cnt[7]~46_combout ;
wire \out_number|clk_cnt[7]~47 ;
wire \out_number|clk_cnt[8]~48_combout ;
wire \out_number|clk_cnt[8]~49 ;
wire \out_number|clk_cnt[9]~50_combout ;
wire \out_number|clk_cnt[9]~51 ;
wire \out_number|clk_cnt[10]~52_combout ;
wire \out_number|clk_cnt[10]~53 ;
wire \out_number|clk_cnt[11]~54_combout ;
wire \out_number|clk_cnt[11]~55 ;
wire \out_number|clk_cnt[12]~56_combout ;
wire \out_number|clk_cnt[12]~57 ;
wire \out_number|clk_cnt[13]~58_combout ;
wire \out_number|clk_cnt[13]~59 ;
wire \out_number|clk_cnt[14]~60_combout ;
wire \out_number|clk_cnt[14]~61 ;
wire \out_number|clk_cnt[15]~62_combout ;
wire \out_number|clk_cnt[15]~63 ;
wire \out_number|clk_cnt[16]~64_combout ;
wire \out_number|clk_cnt[16]~65 ;
wire \out_number|clk_cnt[17]~66_combout ;
wire \out_number|clk_cnt[17]~67 ;
wire \out_number|clk_cnt[18]~68_combout ;
wire \out_number|clk_cnt[18]~69 ;
wire \out_number|clk_cnt[19]~70_combout ;
wire \out_number|clk_cnt[19]~71 ;
wire \out_number|clk_cnt[20]~72_combout ;
wire \out_number|clk_cnt[20]~73 ;
wire \out_number|clk_cnt[21]~74_combout ;
wire \out_number|clk_cnt[21]~75 ;
wire \out_number|clk_cnt[22]~76_combout ;
wire \out_number|clk_cnt[22]~77 ;
wire \out_number|clk_cnt[23]~78_combout ;
wire \out_number|clk_cnt[23]~79 ;
wire \out_number|clk_cnt[24]~80_combout ;
wire \out_number|clk_cnt[24]~81 ;
wire \out_number|clk_cnt[25]~82_combout ;
wire \out_number|clk_cnt[25]~83 ;
wire \out_number|clk_cnt[26]~84_combout ;
wire \out_number|clk_cnt[26]~85 ;
wire \out_number|clk_cnt[27]~86_combout ;
wire \out_number|clk_cnt[27]~87 ;
wire \out_number|clk_cnt[28]~88_combout ;
wire \out_number|clk_cnt[28]~89 ;
wire \out_number|clk_cnt[29]~90_combout ;
wire \out_number|clk_cnt[29]~91 ;
wire \out_number|clk_cnt[30]~92_combout ;
wire \out_number|clk_cnt[30]~93 ;
wire \out_number|clk_cnt[31]~94_combout ;
wire \out_number|LessThan4~4_combout ;
wire \out_number|LessThan4~6_combout ;
wire \out_number|LessThan4~5_combout ;
wire \out_number|LessThan4~3_combout ;
wire \out_number|LessThan4~7_combout ;
wire \out_number|LessThan4~0_combout ;
wire \out_number|LessThan4~1_combout ;
wire \out_number|LessThan4~2_combout ;
wire \out_number|LessThan4~8_combout ;
wire \out_number|oc[3]~2_combout ;
wire \out_number|control[2]~feeder_combout ;
wire \out_number|control_new[0]~0_combout ;
wire \out_number|control_new[3]~1_combout ;
wire \switch_in[1]~input_o ;
wire \switch_in[0]~input_o ;
wire \switch_in[2]~input_o ;
wire \digit_write[2]~120_combout ;
wire \digit_write[2]~121_combout ;
wire \digit_write[2]~124_combout ;
wire \digit_write[2]~125_combout ;
wire \switch_in[3]~input_o ;
wire \digit_write[2]~122_combout ;
wire \digit_write[2]~123_combout ;
wire \digit_write[2]~126_combout ;
wire \digit_write[2]~127_combout ;
wire \digit_write[2]~128_combout ;
wire \digit_write[2]~129_combout ;
wire \digit_write[1]~132_combout ;
wire \digit_write[1]~133_combout ;
wire \digit_write[1]~134_combout ;
wire \digit_write[1]~135_combout ;
wire \digit_write[1]~136_combout ;
wire \digit_write[1]~130_combout ;
wire \digit_write[1]~131_combout ;
wire \digit_write[1]~137_combout ;
wire \digit_write[1]~138_combout ;
wire \digit_write[1]~139_combout ;
wire \digit_write[3]~147_combout ;
wire \digit_write[3]~148_combout ;
wire \digit_write[3]~140_combout ;
wire \digit_write[3]~141_combout ;
wire \digit_write[3]~142_combout ;
wire \digit_write[3]~143_combout ;
wire \digit_write[3]~144_combout ;
wire \digit_write[3]~145_combout ;
wire \digit_write[3]~146_combout ;
wire \digit_write[3]~149_combout ;
wire \out_number|oc[3]~9_combout ;
wire \digit_write[7]~29_combout ;
wire \digit_write[7]~30_combout ;
wire \digit_write[7]~27_combout ;
wire \digit_write[7]~28_combout ;
wire \digit_write[7]~31_combout ;
wire \digit_write[7]~26_combout ;
wire \digit_write[7]~32_combout ;
wire \digit_write[7]~33_combout ;
wire \digit_write[7]~34_combout ;
wire \switch_in[6]~input_o ;
wire \switch_in[7]~input_o ;
wire \switch_in[5]~input_o ;
wire \digit_write[15]~112_combout ;
wire \digit_write[15]~113_combout ;
wire \digit_write[15]~114_combout ;
wire \digit_write[15]~115_combout ;
wire \switch_in[4]~input_o ;
wire \digit_write[15]~116_combout ;
wire \digit_write[15]~111_combout ;
wire \digit_write[15]~117_combout ;
wire \digit_write[15]~118_combout ;
wire \digit_write[15]~119_combout ;
wire \digit_write[13]~98_combout ;
wire \digit_write[13]~99_combout ;
wire \digit_write[13]~102_combout ;
wire \digit_write[13]~100_combout ;
wire \digit_write[13]~101_combout ;
wire \digit_write[13]~103_combout ;
wire \digit_write[13]~95_combout ;
wire \digit_write[13]~96_combout ;
wire \digit_write[13]~97_combout ;
wire \digit_write[14]~108_combout ;
wire \digit_write[14]~109_combout ;
wire \digit_write[14]~106_combout ;
wire \digit_write[14]~107_combout ;
wire \digit_write[14]~110_combout ;
wire \digit_write[14]~104_combout ;
wire \digit_write[14]~105_combout ;
wire \out_number|oc[3]~5_combout ;
wire \digit_write[11]~92_combout ;
wire \digit_write[11]~93_combout ;
wire \digit_write[11]~89_combout ;
wire \digit_write[11]~90_combout ;
wire \digit_write[11]~87_combout ;
wire \digit_write[11]~88_combout ;
wire \digit_write[11]~91_combout ;
wire \digit_write[11]~85_combout ;
wire \digit_write[11]~86_combout ;
wire \digit_write[11]~94_combout ;
wire \digit_write[10]~77_combout ;
wire \digit_write[10]~78_combout ;
wire \digit_write[10]~79_combout ;
wire \digit_write[10]~80_combout ;
wire \digit_write[10]~81_combout ;
wire \digit_write[10]~75_combout ;
wire \digit_write[10]~76_combout ;
wire \digit_write[10]~82_combout ;
wire \digit_write[10]~83_combout ;
wire \digit_write[10]~84_combout ;
wire \digit_write[9]~65_combout ;
wire \digit_write[9]~66_combout ;
wire \digit_write[9]~72_combout ;
wire \digit_write[9]~73_combout ;
wire \digit_write[9]~67_combout ;
wire \digit_write[9]~68_combout ;
wire \digit_write[9]~69_combout ;
wire \digit_write[9]~70_combout ;
wire \digit_write[9]~71_combout ;
wire \digit_write[9]~74_combout ;
wire \out_number|oc[3]~4_combout ;
wire \out_number|oc[3]~6_combout ;
wire \digit_write[5]~10_combout ;
wire \digit_write[5]~11_combout ;
wire \digit_write[5]~12_combout ;
wire \digit_write[5]~15_combout ;
wire \digit_write[5]~16_combout ;
wire \digit_write[5]~13_combout ;
wire \digit_write[5]~14_combout ;
wire \digit_write[5]~17_combout ;
wire \digit_write[5]~18_combout ;
wire \digit_write[6]~23_combout ;
wire \digit_write[6]~24_combout ;
wire \digit_write[6]~21_combout ;
wire \digit_write[6]~22_combout ;
wire \digit_write[6]~25_combout ;
wire \digit_write[6]~19_combout ;
wire \digit_write[6]~20_combout ;
wire \out_number|oc[3]~0_combout ;
wire \out_number|oc~34_combout ;
wire \out_number|oc[5]~35_combout ;
wire \out_number|oc[5]~33_combout ;
wire \digit_write[0]~7_combout ;
wire \digit_write[0]~8_combout ;
wire \digit_write[0]~4_combout ;
wire \digit_write[0]~5_combout ;
wire \digit_write[0]~2_combout ;
wire \digit_write[0]~3_combout ;
wire \digit_write[0]~6_combout ;
wire \digit_write[0]~0_combout ;
wire \digit_write[0]~1_combout ;
wire \digit_write[0]~9_combout ;
wire \out_number|Add0~3_combout ;
wire \digit_write[12]~49_combout ;
wire \digit_write[12]~50_combout ;
wire \digit_write[12]~47_combout ;
wire \digit_write[12]~48_combout ;
wire \digit_write[12]~51_combout ;
wire \digit_write[12]~45_combout ;
wire \digit_write[12]~46_combout ;
wire \digit_write[12]~52_combout ;
wire \digit_write[12]~53_combout ;
wire \digit_write[12]~54_combout ;
wire \out_number|oc~30_combout ;
wire \digit_write[8]~57_combout ;
wire \digit_write[8]~58_combout ;
wire \digit_write[8]~59_combout ;
wire \digit_write[8]~60_combout ;
wire \digit_write[8]~61_combout ;
wire \digit_write[8]~55_combout ;
wire \digit_write[8]~56_combout ;
wire \digit_write[8]~62_combout ;
wire \digit_write[8]~63_combout ;
wire \digit_write[8]~64_combout ;
wire \out_number|oc~29_combout ;
wire \out_number|oc[5]~31_combout ;
wire \digit_write[4]~39_combout ;
wire \digit_write[4]~40_combout ;
wire \digit_write[4]~37_combout ;
wire \digit_write[4]~38_combout ;
wire \digit_write[4]~41_combout ;
wire \digit_write[4]~42_combout ;
wire \digit_write[4]~43_combout ;
wire \digit_write[4]~35_combout ;
wire \digit_write[4]~36_combout ;
wire \digit_write[4]~44_combout ;
wire \out_number|oc[5]~28_combout ;
wire \out_number|oc[5]~32_combout ;
wire \out_number|oc[6]~36_combout ;
wire \out_number|oc[3]~1_combout ;
wire \out_number|Add1~1_combout ;
wire \out_number|Add3~0_combout ;
wire \out_number|Add2~0_combout ;
wire \out_number|oc[3]~23_combout ;
wire \out_number|oc[3]~24_combout ;
wire \out_number|oc[3]~25_combout ;
wire \out_number|Add0~2_combout ;
wire \out_number|oc[3]~26_combout ;
wire \out_number|comb_96|digit~39_combout ;
wire \out_number|oc[0]~7_combout ;
wire \out_number|oc[0]~8_combout ;
wire \out_number|oc[0]~3_combout ;
wire \out_number|oc[0]~10_combout ;
wire \out_number|Add0~0_combout ;
wire \out_number|Add1~0_combout ;
wire \out_number|oc[2]~11_combout ;
wire \out_number|oc[2]~12_combout ;
wire \out_number|oc[2]~13_combout ;
wire \out_number|oc[2]~14_combout ;
wire \out_number|oc[2]~15_combout ;
wire \out_number|oc[2]~16_combout ;
wire \out_number|comb_96|digit[0]~5_combout ;
wire \out_number|oc[1]~17_combout ;
wire \out_number|oc[1]~18_combout ;
wire \out_number|oc[1]~19_combout ;
wire \out_number|Add0~1_combout ;
wire \out_number|oc[1]~20_combout ;
wire \out_number|oc[1]~21_combout ;
wire \out_number|oc[1]~22_combout ;
wire \out_number|oc[3]~27_combout ;
wire \out_number|comb_96|digit[0]~3_combout ;
wire \out_number|comb_96|digit[5]~4_combout ;
wire \out_number|comb_96|digit[0]~6_combout ;
wire \out_number|comb_96|digit[0]~7_combout ;
wire \out_number|comb_96|digit[0]~2_combout ;
wire \out_number|comb_96|digit[0]~8_combout ;
wire \out_number|comb_96|digit~10_combout ;
wire \out_number|comb_96|digit[1]~15_combout ;
wire \out_number|comb_96|digit[1]~9_combout ;
wire \out_number|oc[5]~37_combout ;
wire \out_number|comb_96|digit[1]~12_combout ;
wire \out_number|comb_96|digit[1]~13_combout ;
wire \out_number|comb_96|digit[1]~11_combout ;
wire \out_number|comb_96|digit[1]~14_combout ;
wire \out_number|comb_96|digit[1]~16_combout ;
wire \out_number|comb_96|digit[1]~17_combout ;
wire \out_number|comb_96|digit[2]~18_combout ;
wire \out_number|comb_96|digit[2]~19_combout ;
wire \out_number|comb_96|digit[2]~20_combout ;
wire \out_number|comb_96|digit[2]~21_combout ;
wire \out_number|comb_96|digit[3]~25_combout ;
wire \out_number|oc[3]~38_combout ;
wire \out_number|comb_96|digit[3]~23_combout ;
wire \out_number|comb_96|digit[3]~24_combout ;
wire \out_number|comb_96|digit[3]~26_combout ;
wire \out_number|comb_96|digit[5]~22_combout ;
wire \out_number|comb_96|digit[3]~27_combout ;
wire \out_number|comb_96|digit[3]~28_combout ;
wire \out_number|comb_96|digit[4]~29_combout ;
wire \out_number|comb_96|digit[4]~30_combout ;
wire \out_number|comb_96|digit[4]~31_combout ;
wire \out_number|comb_96|digit[5]~32_combout ;
wire \out_number|comb_96|digit[5]~33_combout ;
wire \out_number|comb_96|digit[5]~34_combout ;
wire \out_number|comb_96|digit[5]~35_combout ;
wire \out_number|comb_96|digit[1]~36_combout ;
wire \out_number|comb_96|digit[6]~37_combout ;
wire \out_number|comb_96|digit[6]~38_combout ;
wire [31:0] if_pc_4;
wire [31:0] clock32;
wire [31:0] \mem0|ram0|altsyncram_component|auto_generated|q_b ;
wire [15:0] state;
wire [31:0] ex_alu_res;
wire [31:0] id_pc;
wire [31:0] \out_number|clk_cnt ;
wire [31:0] mem_pc_new;
wire [31:0] id_imm;
wire [31:0] id_pc_4;
wire [3:0] \out_number|control ;
wire [31:0] id_reg_r2;
wire [31:0] id_reg_r1;
wire [31:0] \pcreg0|pcnter ;
wire [4:0] mem_reg_rd;
wire [31:0] id_inst;
wire [31:0] mem_reg_wb;
wire [31:0] ex_inst;
wire [31:0] ex_imm;
wire [31:0] digit_write;
wire [31:0] ex_pc_4;
wire [31:0] ex_pc;
wire [31:0] ex_reg_r1;
wire [31:0] if_pc;

wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [7] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [15] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [20] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [23] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [21] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [22] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [17] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [24] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [16] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [18] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [0] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [19] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [5] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [6] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [1] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [4] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [2] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [3] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [12] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [13] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [14] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [25] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [10] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [11] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [8] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [9] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [26] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [27] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [28] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [29] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \mem0|ram0|altsyncram_component|auto_generated|q_b [30] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \mem0|ram0|altsyncram_component|auto_generated|q_b [31] = \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \led_out[0]~output (
	.i(\reg0|WideNor8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[0]~output .bus_hold = "false";
defparam \led_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \led_out[1]~output (
	.i(\reg0|WideNor7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[1]~output .bus_hold = "false";
defparam \led_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \led_out[2]~output (
	.i(\reg0|WideNor6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[2]~output .bus_hold = "false";
defparam \led_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \led_out[3]~output (
	.i(\reg0|WideNor5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[3]~output .bus_hold = "false";
defparam \led_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \led_out[4]~output (
	.i(\reg0|WideNor4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[4]~output .bus_hold = "false";
defparam \led_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \led_out[5]~output (
	.i(\reg0|WideNor3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[5]~output .bus_hold = "false";
defparam \led_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \led_out[6]~output (
	.i(\reg0|WideNor2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[6]~output .bus_hold = "false";
defparam \led_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \led_out[7]~output (
	.i(\reg0|WideNor1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[7]~output .bus_hold = "false";
defparam \led_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \led_out[8]~output (
	.i(\reg0|WideNor0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[8]~output .bus_hold = "false";
defparam \led_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \led_out[9]~output (
	.i(clock32[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \led_out[9]~output .bus_hold = "false";
defparam \led_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \cs_out[0]~output (
	.i(!\out_number|control [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cs_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cs_out[0]~output .bus_hold = "false";
defparam \cs_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \cs_out[1]~output (
	.i(!\out_number|control [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cs_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cs_out[1]~output .bus_hold = "false";
defparam \cs_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \cs_out[2]~output (
	.i(!\out_number|control [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cs_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cs_out[2]~output .bus_hold = "false";
defparam \cs_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \cs_out[3]~output (
	.i(!\out_number|control [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cs_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cs_out[3]~output .bus_hold = "false";
defparam \cs_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \decimal_out[0]~output (
	.i(state[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decimal_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \decimal_out[0]~output .bus_hold = "false";
defparam \decimal_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \decimal_out[1]~output (
	.i(state[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decimal_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \decimal_out[1]~output .bus_hold = "false";
defparam \decimal_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \decimal_out[2]~output (
	.i(state[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decimal_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \decimal_out[2]~output .bus_hold = "false";
defparam \decimal_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \decimal_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decimal_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \decimal_out[3]~output .bus_hold = "false";
defparam \decimal_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \digit_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[0]~output .bus_hold = "false";
defparam \digit_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \digit_out[1]~output (
	.i(\out_number|comb_96|digit[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[1]~output .bus_hold = "false";
defparam \digit_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \digit_out[2]~output (
	.i(\out_number|comb_96|digit[1]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[2]~output .bus_hold = "false";
defparam \digit_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \digit_out[3]~output (
	.i(\out_number|comb_96|digit[2]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[3]~output .bus_hold = "false";
defparam \digit_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \digit_out[4]~output (
	.i(\out_number|comb_96|digit[3]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[4]~output .bus_hold = "false";
defparam \digit_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \digit_out[5]~output (
	.i(\out_number|comb_96|digit[4]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[5]~output .bus_hold = "false";
defparam \digit_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \digit_out[6]~output (
	.i(\out_number|comb_96|digit[5]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[6]~output .bus_hold = "false";
defparam \digit_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \digit_out[7]~output (
	.i(\out_number|comb_96|digit[6]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\digit_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \digit_out[7]~output .bus_hold = "false";
defparam \digit_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \clock32[0]~15 (
// Equation(s):
// \clock32[0]~15_combout  = !clock32[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(clock32[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock32[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \clock32[0]~15 .lut_mask = 16'h0F0F;
defparam \clock32[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \clock32[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock32[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock32[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock32[0] .is_wysiwyg = "true";
defparam \clock32[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \clock32[1]~5 (
// Equation(s):
// \clock32[1]~5_combout  = (clock32[1] & (clock32[0] $ (VCC))) # (!clock32[1] & (clock32[0] & VCC))
// \clock32[1]~6  = CARRY((clock32[1] & clock32[0]))

	.dataa(clock32[1]),
	.datab(clock32[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock32[1]~5_combout ),
	.cout(\clock32[1]~6 ));
// synopsys translate_off
defparam \clock32[1]~5 .lut_mask = 16'h6688;
defparam \clock32[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \clock32[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock32[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock32[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock32[1] .is_wysiwyg = "true";
defparam \clock32[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \clock32[2]~7 (
// Equation(s):
// \clock32[2]~7_combout  = (clock32[2] & (!\clock32[1]~6 )) # (!clock32[2] & ((\clock32[1]~6 ) # (GND)))
// \clock32[2]~8  = CARRY((!\clock32[1]~6 ) # (!clock32[2]))

	.dataa(gnd),
	.datab(clock32[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock32[1]~6 ),
	.combout(\clock32[2]~7_combout ),
	.cout(\clock32[2]~8 ));
// synopsys translate_off
defparam \clock32[2]~7 .lut_mask = 16'h3C3F;
defparam \clock32[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \clock32[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock32[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock32[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock32[2] .is_wysiwyg = "true";
defparam \clock32[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \clock32[3]~9 (
// Equation(s):
// \clock32[3]~9_combout  = (clock32[3] & (\clock32[2]~8  $ (GND))) # (!clock32[3] & (!\clock32[2]~8  & VCC))
// \clock32[3]~10  = CARRY((clock32[3] & !\clock32[2]~8 ))

	.dataa(clock32[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock32[2]~8 ),
	.combout(\clock32[3]~9_combout ),
	.cout(\clock32[3]~10 ));
// synopsys translate_off
defparam \clock32[3]~9 .lut_mask = 16'hA50A;
defparam \clock32[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \clock32[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock32[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock32[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock32[3] .is_wysiwyg = "true";
defparam \clock32[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \clock32[4]~11 (
// Equation(s):
// \clock32[4]~11_combout  = (clock32[4] & (!\clock32[3]~10 )) # (!clock32[4] & ((\clock32[3]~10 ) # (GND)))
// \clock32[4]~12  = CARRY((!\clock32[3]~10 ) # (!clock32[4]))

	.dataa(clock32[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock32[3]~10 ),
	.combout(\clock32[4]~11_combout ),
	.cout(\clock32[4]~12 ));
// synopsys translate_off
defparam \clock32[4]~11 .lut_mask = 16'h5A5F;
defparam \clock32[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \clock32[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock32[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock32[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock32[4] .is_wysiwyg = "true";
defparam \clock32[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \clock32[5]~13 (
// Equation(s):
// \clock32[5]~13_combout  = \clock32[4]~12  $ (!clock32[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(clock32[5]),
	.cin(\clock32[4]~12 ),
	.combout(\clock32[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \clock32[5]~13 .lut_mask = 16'hF00F;
defparam \clock32[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \clock32[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock32[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clock32[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock32[5] .is_wysiwyg = "true";
defparam \clock32[5] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \clock32[5]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,clock32[5]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock32[5]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock32[5]~clkctrl .clock_type = "global clock";
defparam \clock32[5]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \button_in[0]~input (
	.i(button_in[0]),
	.ibar(gnd),
	.o(\button_in[0]~input_o ));
// synopsys translate_off
defparam \button_in[0]~input .bus_hold = "false";
defparam \button_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_combout  = state[2] $ (((state[1] & state[0])))

	.dataa(state[1]),
	.datab(gnd),
	.datac(state[0]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~1 .lut_mask = 16'h5FA0;
defparam \Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~0_combout  = state[1] $ (state[0] $ (VCC))
// \Mod0|auto_generated|divider|divider|op_6~1  = CARRY(state[1] $ (state[0]))

	.dataa(state[1]),
	.datab(state[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~0 .lut_mask = 16'h9966;
defparam \Mod0|auto_generated|divider|divider|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_6~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~2_combout  = (\Add5~1_combout  & (\Mod0|auto_generated|divider|divider|op_6~1  & VCC)) # (!\Add5~1_combout  & (!\Mod0|auto_generated|divider|divider|op_6~1 ))
// \Mod0|auto_generated|divider|divider|op_6~3  = CARRY((!\Add5~1_combout  & !\Mod0|auto_generated|divider|divider|op_6~1 ))

	.dataa(gnd),
	.datab(\Add5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_6~1 ),
	.combout(\Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~2 .lut_mask = 16'hC303;
defparam \Mod0|auto_generated|divider|divider|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_6~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~4_combout  = (\Add5~0_combout  & (\Mod0|auto_generated|divider|divider|op_6~3  $ (GND))) # (!\Add5~0_combout  & (!\Mod0|auto_generated|divider|divider|op_6~3  & VCC))
// \Mod0|auto_generated|divider|divider|op_6~5  = CARRY((\Add5~0_combout  & !\Mod0|auto_generated|divider|divider|op_6~3 ))

	.dataa(gnd),
	.datab(\Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_6~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_6~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|op_6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_6~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~7_cout  = CARRY(!\Mod0|auto_generated|divider|divider|op_6~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_6~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~7 .lut_mask = 16'h000F;
defparam \Mod0|auto_generated|divider|divider|op_6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_6~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~8_combout  = \Mod0|auto_generated|divider|divider|op_6~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|op_6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~12_combout  = (\Mod0|auto_generated|divider|divider|op_6~8_combout  & (state[2] $ (((state[1] & state[0])))))

	.dataa(state[1]),
	.datab(state[0]),
	.datac(\Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .lut_mask = 16'h7080;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~5_combout  = (\Mod0|auto_generated|divider|divider|op_6~2_combout  & !\Mod0|auto_generated|divider|divider|op_6~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|op_6~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~5 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~7_combout  = (\Mod0|auto_generated|divider|divider|op_6~0_combout  & !\Mod0|auto_generated|divider|divider|op_6~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|op_6~0_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~7 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~1_cout  = CARRY(!state[0])

	.dataa(gnd),
	.datab(state[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~1_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 16'h0033;
defparam \Mod0|auto_generated|divider|divider|op_7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_7~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~2_combout  = (\Mod0|auto_generated|divider|divider|op_7~1_cout  & (((\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~7_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_7~1_cout  & (!\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[60]~7_combout )))
// \Mod0|auto_generated|divider|divider|op_7~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[60]~7_combout  & !\Mod0|auto_generated|divider|divider|op_7~1_cout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[60]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_7~1_cout ),
	.combout(\Mod0|auto_generated|divider|divider|op_7~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_7~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~4_combout  = (\Mod0|auto_generated|divider|divider|op_7~3  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_7~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout )))))
// \Mod0|auto_generated|divider|divider|op_7~5  = CARRY((!\Mod0|auto_generated|divider|divider|op_7~3  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_7~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_7~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|op_7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[66]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[66]~10_combout  = (\Mod0|auto_generated|divider|divider|op_7~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_7~8_combout  & (((\Mod0|auto_generated|divider|divider|op_7~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[61]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_7~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_7~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[66]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~10 .lut_mask = 16'hFACC;
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \ex_reg_r1[5]~feeder (
// Equation(s):
// \ex_reg_r1[5]~feeder_combout  = id_reg_r1[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(id_reg_r1[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_reg_r1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_reg_r1[5]~feeder .lut_mask = 16'hF0F0;
defparam \ex_reg_r1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (state[1] & (!state[2] & !state[0]))

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[2]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h000C;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \ex_reg_r1[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_reg_r1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[5] .is_wysiwyg = "true";
defparam \ex_reg_r1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \pcreg0|always0~0 (
// Equation(s):
// \pcreg0|always0~0_combout  = (state[2] & (!state[1] & !state[0]))

	.dataa(state[2]),
	.datab(gnd),
	.datac(state[1]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\pcreg0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|always0~0 .lut_mask = 16'h000A;
defparam \pcreg0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \ex_imm[7]~feeder (
// Equation(s):
// \ex_imm[7]~feeder_combout  = id_imm[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[7]),
	.cin(gnd),
	.combout(\ex_imm[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[7]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \ex_imm[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[7] .is_wysiwyg = "true";
defparam \ex_imm[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \id_immc|imm32[8]~34 (
// Equation(s):
// \id_immc|imm32[8]~34_combout  = (\id_immc|imm32[7]~10_combout  & \id_imm[28]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_immc|imm32[7]~10_combout ),
	.datad(\id_imm[28]~8_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[8]~34 .lut_mask = 16'hF000;
defparam \id_immc|imm32[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!state[2] & (state[0] & !state[1]))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(gnd),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0044;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \id_imm[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[8] .is_wysiwyg = "true";
defparam \id_imm[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \ex_imm[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[8] .is_wysiwyg = "true";
defparam \ex_imm[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas ex_sig_load(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_sig_load~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_sig_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam ex_sig_load.is_wysiwyg = "true";
defparam ex_sig_load.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \mem0|q[0]~15 (
// Equation(s):
// \mem0|q[0]~15_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [0])

	.dataa(gnd),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(gnd),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\mem0|q[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[0]~15 .lut_mask = 16'hCC00;
defparam \mem0|q[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \id_inst[0]~feeder (
// Equation(s):
// \id_inst[0]~feeder_combout  = \mem0|q[0]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|q[0]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_inst[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_inst[0]~feeder .lut_mask = 16'hF0F0;
defparam \id_inst[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \id_inst[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_inst[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[0] .is_wysiwyg = "true";
defparam \id_inst[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \ex_inst[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[0] .is_wysiwyg = "true";
defparam \ex_inst[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \id_inst[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|q[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[5] .is_wysiwyg = "true";
defparam \id_inst[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \ex_inst[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[5] .is_wysiwyg = "true";
defparam \ex_inst[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneive_lcell_comb \mem0|q[1]~21 (
// Equation(s):
// \mem0|q[1]~21_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\mem0|q[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[1]~21 .lut_mask = 16'hF000;
defparam \mem0|q[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \id_inst[1]~feeder (
// Equation(s):
// \id_inst[1]~feeder_combout  = \mem0|q[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|q[1]~21_combout ),
	.cin(gnd),
	.combout(\id_inst[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_inst[1]~feeder .lut_mask = 16'hFF00;
defparam \id_inst[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \id_inst[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_inst[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[1] .is_wysiwyg = "true";
defparam \id_inst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \ex_inst[1]~feeder (
// Equation(s):
// \ex_inst[1]~feeder_combout  = id_inst[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_inst[1]),
	.cin(gnd),
	.combout(\ex_inst[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_inst[1]~feeder .lut_mask = 16'hFF00;
defparam \ex_inst[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \ex_inst[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_inst[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[1] .is_wysiwyg = "true";
defparam \ex_inst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (\Equal6~0_combout  & (ex_inst[0] & (!ex_inst[5] & ex_inst[1])))

	.dataa(\Equal6~0_combout ),
	.datab(ex_inst[0]),
	.datac(ex_inst[5]),
	.datad(ex_inst[1]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0800;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \mem_reg_wb[26]~0 (
// Equation(s):
// \mem_reg_wb[26]~0_combout  = (\Equal7~0_combout ) # ((!\ex_sig_jump~q  & \ex_sig_load~q ))

	.dataa(gnd),
	.datab(\ex_sig_jump~q ),
	.datac(\ex_sig_load~q ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\mem_reg_wb[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_reg_wb[26]~0 .lut_mask = 16'hFF30;
defparam \mem_reg_wb[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \id_inst[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|q[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[2] .is_wysiwyg = "true";
defparam \id_inst[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \alu0|Equal3~0 (
// Equation(s):
// \alu0|Equal3~0_combout  = (id_inst[1] & (!id_inst[3] & (id_inst[0] & !id_inst[2])))

	.dataa(id_inst[1]),
	.datab(id_inst[3]),
	.datac(id_inst[0]),
	.datad(id_inst[2]),
	.cin(gnd),
	.combout(\alu0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal3~0 .lut_mask = 16'h0020;
defparam \alu0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \mem0|q[6]~17 (
// Equation(s):
// \mem0|q[6]~17_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\mem0|q[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[6]~17 .lut_mask = 16'hF000;
defparam \mem0|q[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \id_inst[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|q[6]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[6] .is_wysiwyg = "true";
defparam \id_inst[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \id_inst[4]~feeder (
// Equation(s):
// \id_inst[4]~feeder_combout  = \mem0|q[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|q[4]~20_combout ),
	.cin(gnd),
	.combout(\id_inst[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_inst[4]~feeder .lut_mask = 16'hFF00;
defparam \id_inst[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N27
dffeas \id_inst[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_inst[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[4] .is_wysiwyg = "true";
defparam \id_inst[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \alu0|Equal3~1 (
// Equation(s):
// \alu0|Equal3~1_combout  = (!id_inst[5] & (\alu0|Equal3~0_combout  & (!id_inst[6] & id_inst[4])))

	.dataa(id_inst[5]),
	.datab(\alu0|Equal3~0_combout ),
	.datac(id_inst[6]),
	.datad(id_inst[4]),
	.cin(gnd),
	.combout(\alu0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal3~1 .lut_mask = 16'h0400;
defparam \alu0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \id_immc|Equal1~0 (
// Equation(s):
// \id_immc|Equal1~0_combout  = (\mem0|q[1]~21_combout  & (\mem0|q[0]~15_combout  & (!\mem0|q[3]~23_combout  & !\mem0|q[6]~17_combout )))

	.dataa(\mem0|q[1]~21_combout ),
	.datab(\mem0|q[0]~15_combout ),
	.datac(\mem0|q[3]~23_combout ),
	.datad(\mem0|q[6]~17_combout ),
	.cin(gnd),
	.combout(\id_immc|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Equal1~0 .lut_mask = 16'h0008;
defparam \id_immc|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \st0|Equal5~0 (
// Equation(s):
// \st0|Equal5~0_combout  = (\mem0|q[5]~16_combout  & (!\mem0|q[2]~22_combout  & (\mem0|q[4]~20_combout  & \id_immc|Equal1~0_combout )))

	.dataa(\mem0|q[5]~16_combout ),
	.datab(\mem0|q[2]~22_combout ),
	.datac(\mem0|q[4]~20_combout ),
	.datad(\id_immc|Equal1~0_combout ),
	.cin(gnd),
	.combout(\st0|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \st0|Equal5~0 .lut_mask = 16'h2000;
defparam \st0|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas id_Rtype(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\st0|Equal5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_Rtype~q ),
	.prn(vcc));
// synopsys translate_off
defparam id_Rtype.is_wysiwyg = "true";
defparam id_Rtype.power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas id_Btype(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|Equal4~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_Btype~q ),
	.prn(vcc));
// synopsys translate_off
defparam id_Btype.is_wysiwyg = "true";
defparam id_Btype.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \ex_wire_alu_in2[8]~31 (
// Equation(s):
// \ex_wire_alu_in2[8]~31_combout  = (\id_Rtype~q  & (id_reg_r2[8])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[8])) # (!\id_Btype~q  & ((id_imm[8])))))

	.dataa(id_reg_r2[8]),
	.datab(id_imm[8]),
	.datac(\id_Rtype~q ),
	.datad(\id_Btype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[8]~31 .lut_mask = 16'hAAAC;
defparam \ex_wire_alu_in2[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \id_immc|imm32[6]~17 (
// Equation(s):
// \id_immc|imm32[6]~17_combout  = (\id_imm[26]~6_combout  & \id_immc|imm32[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_imm[26]~6_combout ),
	.datad(\id_immc|imm32[7]~10_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[6]~17 .lut_mask = 16'hF000;
defparam \id_immc|imm32[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \id_imm[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[6] .is_wysiwyg = "true";
defparam \id_imm[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \ex_imm[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[6] .is_wysiwyg = "true";
defparam \ex_imm[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \mem_reg_wb[26]~1 (
// Equation(s):
// \mem_reg_wb[26]~1_combout  = (\ex_sig_jump~q ) # (\Equal7~0_combout )

	.dataa(gnd),
	.datab(\ex_sig_jump~q ),
	.datac(gnd),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\mem_reg_wb[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_reg_wb[26]~1 .lut_mask = 16'hFFCC;
defparam \mem_reg_wb[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!state[2] & (!state[1] & !state[0]))

	.dataa(state[2]),
	.datab(state[1]),
	.datac(gnd),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0011;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \if_pc[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[6] .is_wysiwyg = "true";
defparam \if_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \id_pc[6]~feeder (
// Equation(s):
// \id_pc[6]~feeder_combout  = if_pc[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[6]),
	.cin(gnd),
	.combout(\id_pc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[6]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \id_pc[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[6] .is_wysiwyg = "true";
defparam \id_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \ex_pc[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[6] .is_wysiwyg = "true";
defparam \ex_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \if_pc[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[5] .is_wysiwyg = "true";
defparam \if_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \id_pc[5]~feeder (
// Equation(s):
// \id_pc[5]~feeder_combout  = if_pc[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[5]),
	.cin(gnd),
	.combout(\id_pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[5]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \id_pc[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[5] .is_wysiwyg = "true";
defparam \id_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \ex_pc[5]~feeder (
// Equation(s):
// \ex_pc[5]~feeder_combout  = id_pc[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[5]),
	.cin(gnd),
	.combout(\ex_pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[5]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N21
dffeas \ex_pc[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[5] .is_wysiwyg = "true";
defparam \ex_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \ex_imm[4]~feeder (
// Equation(s):
// \ex_imm[4]~feeder_combout  = id_imm[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[4]),
	.cin(gnd),
	.combout(\ex_imm[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[4]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \ex_imm[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[4] .is_wysiwyg = "true";
defparam \ex_imm[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \ex_reg_r1[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[3] .is_wysiwyg = "true";
defparam \ex_reg_r1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \id_immc|imm32[10]~32 (
// Equation(s):
// \id_immc|imm32[10]~32_combout  = (\id_immc|imm32[7]~10_combout  & \id_imm[30]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_immc|imm32[7]~10_combout ),
	.datad(\id_imm[30]~10_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[10]~32 .lut_mask = 16'hF000;
defparam \id_immc|imm32[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \id_imm[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[10] .is_wysiwyg = "true";
defparam \id_imm[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \id_inst[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem0|q[10]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[10] .is_wysiwyg = "true";
defparam \id_inst[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \ex_inst[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[10] .is_wysiwyg = "true";
defparam \ex_inst[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (state[1] & (!state[2] & state[0]))

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[2]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0C00;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \mem_reg_rd[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ex_inst[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_rd[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_rd[3] .is_wysiwyg = "true";
defparam \mem_reg_rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \id_inst[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem0|q[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[8] .is_wysiwyg = "true";
defparam \id_inst[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \ex_inst[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[8] .is_wysiwyg = "true";
defparam \ex_inst[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \mem_reg_rd[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ex_inst[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_rd[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_rd[1] .is_wysiwyg = "true";
defparam \mem_reg_rd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \id_inst[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem0|q[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[11] .is_wysiwyg = "true";
defparam \id_inst[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \ex_inst[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[11] .is_wysiwyg = "true";
defparam \ex_inst[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \mem_reg_rd[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ex_inst[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_rd[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_rd[4] .is_wysiwyg = "true";
defparam \mem_reg_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \mem0|q[7]~19 (
// Equation(s):
// \mem0|q[7]~19_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [7])

	.dataa(gnd),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(gnd),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\mem0|q[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[7]~19 .lut_mask = 16'hCC00;
defparam \mem0|q[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \id_inst[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem0|q[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[7] .is_wysiwyg = "true";
defparam \id_inst[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \ex_inst[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[7] .is_wysiwyg = "true";
defparam \ex_inst[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \mem_reg_rd[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ex_inst[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_rd[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_rd[0] .is_wysiwyg = "true";
defparam \mem_reg_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \reg0|Decoder0~10 (
// Equation(s):
// \reg0|Decoder0~10_combout  = (mem_reg_rd[1] & (!mem_reg_rd[4] & !mem_reg_rd[0]))

	.dataa(mem_reg_rd[1]),
	.datab(mem_reg_rd[4]),
	.datac(gnd),
	.datad(mem_reg_rd[0]),
	.cin(gnd),
	.combout(\reg0|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~10 .lut_mask = 16'h0022;
defparam \reg0|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \ex_reg_r1[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[10] .is_wysiwyg = "true";
defparam \ex_reg_r1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \ex_imm[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[10] .is_wysiwyg = "true";
defparam \ex_imm[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \ex_reg_r1[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[9] .is_wysiwyg = "true";
defparam \ex_reg_r1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \id_immc|Itype~0 (
// Equation(s):
// \id_immc|Itype~0_combout  = (\mem0|ram0|altsyncram_component|auto_generated|q_b [5] & (!\mem0|ram0|altsyncram_component|auto_generated|q_b [4] & (\mem0|ram0|altsyncram_component|auto_generated|q_b [2] & \mem0|ram0|altsyncram_component|auto_generated|q_b 
// [6]))) # (!\mem0|ram0|altsyncram_component|auto_generated|q_b [5] & (((!\mem0|ram0|altsyncram_component|auto_generated|q_b [2] & !\mem0|ram0|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [5]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [4]),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [2]),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\id_immc|Itype~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Itype~0 .lut_mask = 16'h2005;
defparam \id_immc|Itype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \id_immc|Itype~1 (
// Equation(s):
// \id_immc|Itype~1_combout  = (\mem0|q[1]~21_combout  & (!\mem0|ram0|altsyncram_component|auto_generated|q_b [3] & (\id_immc|Itype~0_combout  & \mem0|ram0|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\mem0|q[1]~21_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [3]),
	.datac(\id_immc|Itype~0_combout ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\id_immc|Itype~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Itype~1 .lut_mask = 16'h2000;
defparam \id_immc|Itype~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \id_imm[4]~20 (
// Equation(s):
// \id_imm[4]~20_combout  = (((!\id_immc|Equal1~0_combout ) # (!\mem0|ram0|altsyncram_component|auto_generated|q_b [4])) # (!\mem0|buffer_sig_load~q )) # (!\mem0|ram0|altsyncram_component|auto_generated|q_b [2])

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [2]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [4]),
	.datad(\id_immc|Equal1~0_combout ),
	.cin(gnd),
	.combout(\id_imm[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[4]~20 .lut_mask = 16'h7FFF;
defparam \id_imm[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \id_immc|Utype~0 (
// Equation(s):
// \id_immc|Utype~0_combout  = (\id_imm[4]~20_combout  & (((!\mem0|q[3]~23_combout ) # (!\id_immc|Equal4~17_combout )) # (!\mem0|q[2]~22_combout )))

	.dataa(\mem0|q[2]~22_combout ),
	.datab(\id_immc|Equal4~17_combout ),
	.datac(\mem0|q[3]~23_combout ),
	.datad(\id_imm[4]~20_combout ),
	.cin(gnd),
	.combout(\id_immc|Utype~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Utype~0 .lut_mask = 16'h7F00;
defparam \id_immc|Utype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \id_immc|imm32[12]~36 (
// Equation(s):
// \id_immc|imm32[12]~36_combout  = (\id_immc|Itype~1_combout ) # ((\id_immc|Utype~0_combout ) # ((\id_immc|Equal3~0_combout ) # (\id_immc|Equal4~18_combout )))

	.dataa(\id_immc|Itype~1_combout ),
	.datab(\id_immc|Utype~0_combout ),
	.datac(\id_immc|Equal3~0_combout ),
	.datad(\id_immc|Equal4~18_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[12]~36 .lut_mask = 16'hFFFE;
defparam \id_immc|imm32[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \id_immc|imm32[11]~9 (
// Equation(s):
// \id_immc|imm32[11]~9_combout  = (!\id_immc|Equal3~0_combout  & !\id_immc|Itype~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_immc|Equal3~0_combout ),
	.datad(\id_immc|Itype~1_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[11]~9 .lut_mask = 16'h000F;
defparam \id_immc|imm32[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \id_immc|imm32[12]~35 (
// Equation(s):
// \id_immc|imm32[12]~35_combout  = (\id_imm[20]~0_combout  & (\mem0|buffer_sig_load~q  & ((\id_immc|Equal4~18_combout ) # (!\id_immc|imm32[11]~9_combout ))))

	.dataa(\id_immc|imm32[11]~9_combout ),
	.datab(\id_imm[20]~0_combout ),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\id_immc|Equal4~18_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[12]~35 .lut_mask = 16'hC040;
defparam \id_immc|imm32[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \id_immc|imm32[12]~29 (
// Equation(s):
// \id_immc|imm32[12]~29_combout  = (\id_immc|imm32[12]~35_combout ) # ((\mem0|q[12]~25_combout  & !\id_immc|imm32[12]~36_combout ))

	.dataa(gnd),
	.datab(\mem0|q[12]~25_combout ),
	.datac(\id_immc|imm32[12]~36_combout ),
	.datad(\id_immc|imm32[12]~35_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[12]~29 .lut_mask = 16'hFF0C;
defparam \id_immc|imm32[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \id_imm[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[12] .is_wysiwyg = "true";
defparam \id_imm[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \ex_imm[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[12] .is_wysiwyg = "true";
defparam \ex_imm[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \if_pc_4[11]~45 (
// Equation(s):
// \if_pc_4[11]~45_combout  = (\pcreg0|pcnter [11] & (\if_pc_4[10]~44  $ (GND))) # (!\pcreg0|pcnter [11] & (!\if_pc_4[10]~44  & VCC))
// \if_pc_4[11]~46  = CARRY((\pcreg0|pcnter [11] & !\if_pc_4[10]~44 ))

	.dataa(\pcreg0|pcnter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[10]~44 ),
	.combout(\if_pc_4[11]~45_combout ),
	.cout(\if_pc_4[11]~46 ));
// synopsys translate_off
defparam \if_pc_4[11]~45 .lut_mask = 16'hA50A;
defparam \if_pc_4[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \if_pc_4[12]~47 (
// Equation(s):
// \if_pc_4[12]~47_combout  = (\pcreg0|pcnter [12] & (!\if_pc_4[11]~46 )) # (!\pcreg0|pcnter [12] & ((\if_pc_4[11]~46 ) # (GND)))
// \if_pc_4[12]~48  = CARRY((!\if_pc_4[11]~46 ) # (!\pcreg0|pcnter [12]))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[11]~46 ),
	.combout(\if_pc_4[12]~47_combout ),
	.cout(\if_pc_4[12]~48 ));
// synopsys translate_off
defparam \if_pc_4[12]~47 .lut_mask = 16'h3C3F;
defparam \if_pc_4[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \if_pc_4[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[12]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[12] .is_wysiwyg = "true";
defparam \if_pc_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \id_pc_4[12]~feeder (
// Equation(s):
// \id_pc_4[12]~feeder_combout  = if_pc_4[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[12]),
	.cin(gnd),
	.combout(\id_pc_4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[12]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N11
dffeas \id_pc_4[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[12] .is_wysiwyg = "true";
defparam \id_pc_4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \ex_pc_4[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[12] .is_wysiwyg = "true";
defparam \ex_pc_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \reg0|Decoder0~15 (
// Equation(s):
// \reg0|Decoder0~15_combout  = (mem_reg_rd[4] & (\reg0|Decoder0~4_combout  & mem_reg_rd[3]))

	.dataa(gnd),
	.datab(mem_reg_rd[4]),
	.datac(\reg0|Decoder0~4_combout ),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\reg0|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~15 .lut_mask = 16'hC000;
defparam \reg0|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \reg0|xx[31][22]~119 (
// Equation(s):
// \reg0|xx[31][22]~119_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[1] & (mem_reg_rd[0] & \reg0|Decoder0~15_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[1]),
	.datac(mem_reg_rd[0]),
	.datad(\reg0|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\reg0|xx[31][22]~119_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][22]~119 .lut_mask = 16'hEAAA;
defparam \reg0|xx[31][22]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y11_N27
dffeas \reg0|xx[31][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][12] .is_wysiwyg = "true";
defparam \reg0|xx[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \reg0|Decoder0~2 (
// Equation(s):
// \reg0|Decoder0~2_combout  = (mem_reg_rd[0] & mem_reg_rd[1])

	.dataa(mem_reg_rd[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_rd[1]),
	.cin(gnd),
	.combout(\reg0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~2 .lut_mask = 16'hAA00;
defparam \reg0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \reg0|Decoder0~3 (
// Equation(s):
// \reg0|Decoder0~3_combout  = (!mem_reg_rd[0] & !mem_reg_rd[4])

	.dataa(mem_reg_rd[0]),
	.datab(gnd),
	.datac(mem_reg_rd[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~3 .lut_mask = 16'h0505;
defparam \reg0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \reg0|WideOr2 (
// Equation(s):
// \reg0|WideOr2~combout  = (mem_reg_rd[2]) # (((mem_reg_rd[1]) # (mem_reg_rd[3])) # (!\reg0|Decoder0~3_combout ))

	.dataa(mem_reg_rd[2]),
	.datab(\reg0|Decoder0~3_combout ),
	.datac(mem_reg_rd[1]),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\reg0|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideOr2 .lut_mask = 16'hFFFB;
defparam \reg0|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \st0|sig_wb~0 (
// Equation(s):
// \st0|sig_wb~0_combout  = (\id_immc|Itype~1_combout ) # ((\st0|Equal5~0_combout ) # (!\id_immc|Utype~0_combout ))

	.dataa(\id_immc|Itype~1_combout ),
	.datab(gnd),
	.datac(\id_immc|Utype~0_combout ),
	.datad(\st0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\st0|sig_wb~0_combout ),
	.cout());
// synopsys translate_off
defparam \st0|sig_wb~0 .lut_mask = 16'hFFAF;
defparam \st0|sig_wb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas id_sig_wb(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\st0|sig_wb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_sig_wb~q ),
	.prn(vcc));
// synopsys translate_off
defparam id_sig_wb.is_wysiwyg = "true";
defparam id_sig_wb.power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas ex_sig_wb(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_sig_wb~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_sig_wb~q ),
	.prn(vcc));
// synopsys translate_off
defparam ex_sig_wb.is_wysiwyg = "true";
defparam ex_sig_wb.power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas mem_reg_sig_wb(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_sig_wb~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_reg_sig_wb~q ),
	.prn(vcc));
// synopsys translate_off
defparam mem_reg_sig_wb.is_wysiwyg = "true";
defparam mem_reg_sig_wb.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \reg0|Decoder0~7 (
// Equation(s):
// \reg0|Decoder0~7_combout  = (!mem_reg_rd[2] & (\reg0|WideOr2~combout  & (\pcreg0|always0~0_combout  & \mem_reg_sig_wb~q )))

	.dataa(mem_reg_rd[2]),
	.datab(\reg0|WideOr2~combout ),
	.datac(\pcreg0|always0~0_combout ),
	.datad(\mem_reg_sig_wb~q ),
	.cin(gnd),
	.combout(\reg0|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~7 .lut_mask = 16'h4000;
defparam \reg0|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \reg0|Decoder0~11 (
// Equation(s):
// \reg0|Decoder0~11_combout  = (\reg0|Decoder0~7_combout  & mem_reg_rd[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|Decoder0~7_combout ),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\reg0|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~11 .lut_mask = 16'hF000;
defparam \reg0|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \reg0|xx[27][20]~78 (
// Equation(s):
// \reg0|xx[27][20]~78_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~2_combout  & (mem_reg_rd[4] & \reg0|Decoder0~11_combout )))

	.dataa(\reg0|Decoder0~2_combout ),
	.datab(mem_reg_rd[4]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\reg0|xx[27][20]~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[27][20]~78 .lut_mask = 16'hF8F0;
defparam \reg0|xx[27][20]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y11_N21
dffeas \reg0|xx[27][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][12] .is_wysiwyg = "true";
defparam \reg0|xx[27][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \reg0|Decoder0~14 (
// Equation(s):
// \reg0|Decoder0~14_combout  = (mem_reg_rd[4] & (\reg0|Decoder0~7_combout  & !mem_reg_rd[3]))

	.dataa(mem_reg_rd[4]),
	.datab(gnd),
	.datac(\reg0|Decoder0~7_combout ),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\reg0|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~14 .lut_mask = 16'h00A0;
defparam \reg0|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \reg0|xx[19][28]~118 (
// Equation(s):
// \reg0|xx[19][28]~118_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[0] & (mem_reg_rd[1] & \reg0|Decoder0~14_combout )))

	.dataa(mem_reg_rd[0]),
	.datab(mem_reg_rd[1]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\reg0|xx[19][28]~118_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[19][28]~118 .lut_mask = 16'hF8F0;
defparam \reg0|xx[19][28]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y11_N13
dffeas \reg0|xx[19][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][12] .is_wysiwyg = "true";
defparam \reg0|xx[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \reg0|Decoder0~13 (
// Equation(s):
// \reg0|Decoder0~13_combout  = (!mem_reg_rd[3] & (mem_reg_rd[4] & \reg0|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(mem_reg_rd[3]),
	.datac(mem_reg_rd[4]),
	.datad(\reg0|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg0|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~13 .lut_mask = 16'h3000;
defparam \reg0|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \reg0|xx[23][6]~117 (
// Equation(s):
// \reg0|xx[23][6]~117_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[0] & (mem_reg_rd[1] & \reg0|Decoder0~13_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[0]),
	.datac(mem_reg_rd[1]),
	.datad(\reg0|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\reg0|xx[23][6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[23][6]~117 .lut_mask = 16'hEAAA;
defparam \reg0|xx[23][6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y11_N19
dffeas \reg0|xx[23][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][12] .is_wysiwyg = "true";
defparam \reg0|xx[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N18
cycloneive_lcell_comb \reg0|r1[12]~574 (
// Equation(s):
// \reg0|r1[12]~574_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[23][12]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][12]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[19][12]~q ),
	.datac(\reg0|xx[23][12]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~574_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~574 .lut_mask = 16'hAAE4;
defparam \reg0|r1[12]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N20
cycloneive_lcell_comb \reg0|r1[12]~575 (
// Equation(s):
// \reg0|r1[12]~575_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[12]~574_combout  & (\reg0|xx[31][12]~q )) # (!\reg0|r1[12]~574_combout  & ((\reg0|xx[27][12]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[12]~574_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[31][12]~q ),
	.datac(\reg0|xx[27][12]~q ),
	.datad(\reg0|r1[12]~574_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~575_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~575 .lut_mask = 16'hDDA0;
defparam \reg0|r1[12]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \reg0|xx[29][18]~116 (
// Equation(s):
// \reg0|xx[29][18]~116_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[1] & (mem_reg_rd[0] & \reg0|Decoder0~15_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[1]),
	.datac(mem_reg_rd[0]),
	.datad(\reg0|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\reg0|xx[29][18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[29][18]~116 .lut_mask = 16'hBAAA;
defparam \reg0|xx[29][18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \reg0|xx[29][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][12] .is_wysiwyg = "true";
defparam \reg0|xx[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \reg0|xx[17][19]~115 (
// Equation(s):
// \reg0|xx[17][19]~115_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[0] & (!mem_reg_rd[1] & \reg0|Decoder0~14_combout )))

	.dataa(mem_reg_rd[0]),
	.datab(mem_reg_rd[1]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\reg0|xx[17][19]~115_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[17][19]~115 .lut_mask = 16'hF2F0;
defparam \reg0|xx[17][19]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \reg0|xx[17][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][12] .is_wysiwyg = "true";
defparam \reg0|xx[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \reg0|xx[21][2]~114 (
// Equation(s):
// \reg0|xx[21][2]~114_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[0] & (!mem_reg_rd[1] & \reg0|Decoder0~13_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[0]),
	.datac(mem_reg_rd[1]),
	.datad(\reg0|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\reg0|xx[21][2]~114_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[21][2]~114 .lut_mask = 16'hAEAA;
defparam \reg0|xx[21][2]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \reg0|xx[21][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][12] .is_wysiwyg = "true";
defparam \reg0|xx[21][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \reg0|r1[12]~567 (
// Equation(s):
// \reg0|r1[12]~567_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[21][12]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][12]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[17][12]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][12]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~567_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~567 .lut_mask = 16'hCCE2;
defparam \reg0|r1[12]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \reg0|Decoder0~6 (
// Equation(s):
// \reg0|Decoder0~6_combout  = (mem_reg_rd[0] & !mem_reg_rd[1])

	.dataa(mem_reg_rd[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_rd[1]),
	.cin(gnd),
	.combout(\reg0|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~6 .lut_mask = 16'h00AA;
defparam \reg0|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \reg0|xx[25][21]~73 (
// Equation(s):
// \reg0|xx[25][21]~73_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~11_combout  & (mem_reg_rd[4] & \reg0|Decoder0~6_combout )))

	.dataa(\reg0|Decoder0~11_combout ),
	.datab(mem_reg_rd[4]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\reg0|xx[25][21]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[25][21]~73 .lut_mask = 16'hF8F0;
defparam \reg0|xx[25][21]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \reg0|xx[25][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][12] .is_wysiwyg = "true";
defparam \reg0|xx[25][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \reg0|r1[12]~568 (
// Equation(s):
// \reg0|r1[12]~568_combout  = (\reg0|r1[12]~567_combout  & ((\reg0|xx[29][12]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[12]~567_combout  & (((\reg0|xx[25][12]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[29][12]~q ),
	.datab(\reg0|r1[12]~567_combout ),
	.datac(\reg0|xx[25][12]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~568_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~568 .lut_mask = 16'hB8CC;
defparam \reg0|r1[12]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \mem0|q[20]~18 (
// Equation(s):
// \mem0|q[20]~18_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [20]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [20]),
	.datab(gnd),
	.datac(\mem0|q[20]~2_combout ),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mem0|q[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[20]~18 .lut_mask = 16'hF0AA;
defparam \mem0|q[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \id_immc|imm32[11]~30 (
// Equation(s):
// \id_immc|imm32[11]~30_combout  = (\id_immc|imm32[7]~8_combout  & ((\mem0|q[20]~18_combout ) # ((\mem0|ram0|altsyncram_component|auto_generated|q_b [7] & \id_immc|Equal4~18_combout )))) # (!\id_immc|imm32[7]~8_combout  & 
// (\mem0|ram0|altsyncram_component|auto_generated|q_b [7] & ((\id_immc|Equal4~18_combout ))))

	.dataa(\id_immc|imm32[7]~8_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [7]),
	.datac(\mem0|q[20]~18_combout ),
	.datad(\id_immc|Equal4~18_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[11]~30 .lut_mask = 16'hECA0;
defparam \id_immc|imm32[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \id_immc|imm32[11]~31 (
// Equation(s):
// \id_immc|imm32[11]~31_combout  = (\mem0|buffer_sig_load~q  & ((\id_immc|imm32[11]~9_combout  & (\id_immc|imm32[11]~30_combout )) # (!\id_immc|imm32[11]~9_combout  & ((\id_imm[20]~0_combout )))))

	.dataa(\id_immc|imm32[11]~9_combout ),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\id_immc|imm32[11]~30_combout ),
	.datad(\id_imm[20]~0_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[11]~31 .lut_mask = 16'hC480;
defparam \id_immc|imm32[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \id_imm[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[11]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[11] .is_wysiwyg = "true";
defparam \id_imm[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \ex_imm[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[11] .is_wysiwyg = "true";
defparam \ex_imm[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \reg0|xx[23][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][11] .is_wysiwyg = "true";
defparam \reg0|xx[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \reg0|xx[31][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][11] .is_wysiwyg = "true";
defparam \reg0|xx[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \reg0|xx[27][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][11] .is_wysiwyg = "true";
defparam \reg0|xx[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \reg0|xx[19][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][11] .is_wysiwyg = "true";
defparam \reg0|xx[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \reg0|r2[11]~595 (
// Equation(s):
// \reg0|r2[11]~595_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[27][11]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[19][11]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][11]~q ),
	.datac(\reg0|xx[19][11]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~595_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~595 .lut_mask = 16'hAAD8;
defparam \reg0|r2[11]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \reg0|r2[11]~596 (
// Equation(s):
// \reg0|r2[11]~596_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[11]~595_combout  & ((\reg0|xx[31][11]~q ))) # (!\reg0|r2[11]~595_combout  & (\reg0|xx[23][11]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[11]~595_combout ))))

	.dataa(\reg0|xx[23][11]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[31][11]~q ),
	.datad(\reg0|r2[11]~595_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~596_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~596 .lut_mask = 16'hF388;
defparam \reg0|r2[11]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \reg0|xx[30][20]~113 (
// Equation(s):
// \reg0|xx[30][20]~113_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[1] & (!mem_reg_rd[0] & \reg0|Decoder0~15_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[1]),
	.datac(mem_reg_rd[0]),
	.datad(\reg0|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\reg0|xx[30][20]~113_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[30][20]~113 .lut_mask = 16'hAEAA;
defparam \reg0|xx[30][20]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N25
dffeas \reg0|xx[30][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][11] .is_wysiwyg = "true";
defparam \reg0|xx[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \reg0|Decoder0~12 (
// Equation(s):
// \reg0|Decoder0~12_combout  = (!mem_reg_rd[0] & mem_reg_rd[1])

	.dataa(mem_reg_rd[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_rd[1]),
	.cin(gnd),
	.combout(\reg0|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~12 .lut_mask = 16'h5500;
defparam \reg0|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \reg0|xx[26][11]~72 (
// Equation(s):
// \reg0|xx[26][11]~72_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~11_combout  & (\reg0|Decoder0~12_combout  & mem_reg_rd[4])))

	.dataa(\reg0|Decoder0~11_combout ),
	.datab(\reg0|Decoder0~12_combout ),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_rd[4]),
	.cin(gnd),
	.combout(\reg0|xx[26][11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][11]~72 .lut_mask = 16'hF8F0;
defparam \reg0|xx[26][11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \reg0|xx[26][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][11] .is_wysiwyg = "true";
defparam \reg0|xx[26][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \reg0|xx[18][29]~112 (
// Equation(s):
// \reg0|xx[18][29]~112_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[0] & (mem_reg_rd[1] & \reg0|Decoder0~14_combout )))

	.dataa(mem_reg_rd[0]),
	.datab(mem_reg_rd[1]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\reg0|xx[18][29]~112_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][29]~112 .lut_mask = 16'hF4F0;
defparam \reg0|xx[18][29]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N29
dffeas \reg0|xx[18][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][11] .is_wysiwyg = "true";
defparam \reg0|xx[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \reg0|xx[22][13]~111 (
// Equation(s):
// \reg0|xx[22][13]~111_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[1] & (\reg0|Decoder0~13_combout  & !mem_reg_rd[0])))

	.dataa(mem_reg_rd[1]),
	.datab(\button_in[0]~input_o ),
	.datac(\reg0|Decoder0~13_combout ),
	.datad(mem_reg_rd[0]),
	.cin(gnd),
	.combout(\reg0|xx[22][13]~111_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][13]~111 .lut_mask = 16'hCCEC;
defparam \reg0|xx[22][13]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \reg0|xx[22][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][11] .is_wysiwyg = "true";
defparam \reg0|xx[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \reg0|r2[11]~588 (
// Equation(s):
// \reg0|r2[11]~588_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][11]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][11]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[18][11]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[22][11]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~588_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~588 .lut_mask = 16'hCCE2;
defparam \reg0|r2[11]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \reg0|r2[11]~589 (
// Equation(s):
// \reg0|r2[11]~589_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[11]~588_combout  & (\reg0|xx[30][11]~q )) # (!\reg0|r2[11]~588_combout  & ((\reg0|xx[26][11]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[11]~588_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[30][11]~q ),
	.datac(\reg0|xx[26][11]~q ),
	.datad(\reg0|r2[11]~588_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~589_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~589 .lut_mask = 16'hDDA0;
defparam \reg0|r2[11]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \reg0|Decoder0~16 (
// Equation(s):
// \reg0|Decoder0~16_combout  = (!mem_reg_rd[0] & mem_reg_rd[4])

	.dataa(mem_reg_rd[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_rd[4]),
	.cin(gnd),
	.combout(\reg0|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~16 .lut_mask = 16'h5500;
defparam \reg0|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \reg0|xx[24][28]~74 (
// Equation(s):
// \reg0|xx[24][28]~74_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[1] & (\reg0|Decoder0~16_combout  & \reg0|Decoder0~11_combout )))

	.dataa(mem_reg_rd[1]),
	.datab(\button_in[0]~input_o ),
	.datac(\reg0|Decoder0~16_combout ),
	.datad(\reg0|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\reg0|xx[24][28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[24][28]~74 .lut_mask = 16'hDCCC;
defparam \reg0|xx[24][28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N19
dffeas \reg0|xx[24][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][11] .is_wysiwyg = "true";
defparam \reg0|xx[24][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \reg0|xx[28][11]~feeder (
// Equation(s):
// \reg0|xx[28][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[28][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[28][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[28][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \reg0|xx[28][29]~77 (
// Equation(s):
// \reg0|xx[28][29]~77_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[1] & (!mem_reg_rd[0] & \reg0|Decoder0~15_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[1]),
	.datac(mem_reg_rd[0]),
	.datad(\reg0|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\reg0|xx[28][29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[28][29]~77 .lut_mask = 16'hABAA;
defparam \reg0|xx[28][29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N7
dffeas \reg0|xx[28][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[28][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][11] .is_wysiwyg = "true";
defparam \reg0|xx[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \reg0|xx[20][12]~75 (
// Equation(s):
// \reg0|xx[20][12]~75_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[1] & (!mem_reg_rd[0] & \reg0|Decoder0~13_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[1]),
	.datac(mem_reg_rd[0]),
	.datad(\reg0|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\reg0|xx[20][12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[20][12]~75 .lut_mask = 16'hABAA;
defparam \reg0|xx[20][12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \reg0|xx[20][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][11] .is_wysiwyg = "true";
defparam \reg0|xx[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \reg0|xx[16][11]~feeder (
// Equation(s):
// \reg0|xx[16][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \reg0|xx[16][2]~76 (
// Equation(s):
// \reg0|xx[16][2]~76_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[0] & (!mem_reg_rd[1] & \reg0|Decoder0~14_combout )))

	.dataa(mem_reg_rd[0]),
	.datab(mem_reg_rd[1]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\reg0|xx[16][2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][2]~76 .lut_mask = 16'hF1F0;
defparam \reg0|xx[16][2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \reg0|xx[16][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][11] .is_wysiwyg = "true";
defparam \reg0|xx[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \reg0|r2[11]~592 (
// Equation(s):
// \reg0|r2[11]~592_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[20][11]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[16][11]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[20][11]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[16][11]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~592_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~592 .lut_mask = 16'hCCB8;
defparam \reg0|r2[11]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \reg0|r2[11]~593 (
// Equation(s):
// \reg0|r2[11]~593_combout  = (\reg0|r2[11]~592_combout  & (((\reg0|xx[28][11]~q ) # (!\mem0|q[23]~7_combout )))) # (!\reg0|r2[11]~592_combout  & (\reg0|xx[24][11]~q  & ((\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[24][11]~q ),
	.datab(\reg0|xx[28][11]~q ),
	.datac(\reg0|r2[11]~592_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~593_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~593 .lut_mask = 16'hCAF0;
defparam \reg0|r2[11]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \reg0|xx[21][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][11] .is_wysiwyg = "true";
defparam \reg0|xx[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \reg0|xx[25][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][11] .is_wysiwyg = "true";
defparam \reg0|xx[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \reg0|xx[17][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][11] .is_wysiwyg = "true";
defparam \reg0|xx[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \reg0|r2[11]~590 (
// Equation(s):
// \reg0|r2[11]~590_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][11]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][11]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][11]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][11]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~590_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~590 .lut_mask = 16'hCCB8;
defparam \reg0|r2[11]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \reg0|r2[11]~591 (
// Equation(s):
// \reg0|r2[11]~591_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[11]~590_combout  & ((\reg0|xx[29][11]~q ))) # (!\reg0|r2[11]~590_combout  & (\reg0|xx[21][11]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[11]~590_combout ))))

	.dataa(\reg0|xx[21][11]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[29][11]~q ),
	.datad(\reg0|r2[11]~590_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~591_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~591 .lut_mask = 16'hF388;
defparam \reg0|r2[11]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \reg0|r2[11]~594 (
// Equation(s):
// \reg0|r2[11]~594_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout ) # (\reg0|r2[11]~591_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[11]~593_combout  & (!\mem0|q[21]~9_combout )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|r2[11]~593_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[11]~591_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~594_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~594 .lut_mask = 16'hAEA4;
defparam \reg0|r2[11]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \reg0|r2[11]~597 (
// Equation(s):
// \reg0|r2[11]~597_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[11]~594_combout  & (\reg0|r2[11]~596_combout )) # (!\reg0|r2[11]~594_combout  & ((\reg0|r2[11]~589_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[11]~594_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[11]~596_combout ),
	.datac(\reg0|r2[11]~589_combout ),
	.datad(\reg0|r2[11]~594_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~597_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~597 .lut_mask = 16'hDDA0;
defparam \reg0|r2[11]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
cycloneive_lcell_comb \reg0|xx[7][11]~feeder (
// Equation(s):
// \reg0|xx[7][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \reg0|Decoder0~5 (
// Equation(s):
// \reg0|Decoder0~5_combout  = (!mem_reg_rd[3] & (!mem_reg_rd[4] & \reg0|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(mem_reg_rd[3]),
	.datac(mem_reg_rd[4]),
	.datad(\reg0|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg0|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~5 .lut_mask = 16'h0300;
defparam \reg0|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \reg0|xx[7][2]~108 (
// Equation(s):
// \reg0|xx[7][2]~108_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[0] & (mem_reg_rd[1] & \reg0|Decoder0~5_combout )))

	.dataa(mem_reg_rd[0]),
	.datab(\button_in[0]~input_o ),
	.datac(mem_reg_rd[1]),
	.datad(\reg0|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][2]~108_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][2]~108 .lut_mask = 16'hECCC;
defparam \reg0|xx[7][2]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N11
dffeas \reg0|xx[7][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][11] .is_wysiwyg = "true";
defparam \reg0|xx[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \reg0|xx[5][19]~109 (
// Equation(s):
// \reg0|xx[5][19]~109_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[1] & (mem_reg_rd[0] & \reg0|Decoder0~5_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[1]),
	.datac(mem_reg_rd[0]),
	.datad(\reg0|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\reg0|xx[5][19]~109_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[5][19]~109 .lut_mask = 16'hBAAA;
defparam \reg0|xx[5][19]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N11
dffeas \reg0|xx[5][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][11] .is_wysiwyg = "true";
defparam \reg0|xx[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N26
cycloneive_lcell_comb \reg0|xx[4][11]~feeder (
// Equation(s):
// \reg0|xx[4][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \reg0|Decoder0~18 (
// Equation(s):
// \reg0|Decoder0~18_combout  = (!mem_reg_rd[0] & (!mem_reg_rd[3] & (!mem_reg_rd[4] & \reg0|Decoder0~4_combout )))

	.dataa(mem_reg_rd[0]),
	.datab(mem_reg_rd[3]),
	.datac(mem_reg_rd[4]),
	.datad(\reg0|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg0|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~18 .lut_mask = 16'h0100;
defparam \reg0|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \reg0|xx[4][7]~59 (
// Equation(s):
// \reg0|xx[4][7]~59_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[1] & \reg0|Decoder0~18_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[1]),
	.datac(gnd),
	.datad(\reg0|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\reg0|xx[4][7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][7]~59 .lut_mask = 16'hBBAA;
defparam \reg0|xx[4][7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N27
dffeas \reg0|xx[4][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][11] .is_wysiwyg = "true";
defparam \reg0|xx[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneive_lcell_comb \reg0|xx[6][11]~feeder (
// Equation(s):
// \reg0|xx[6][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \reg0|xx[6][0]~58 (
// Equation(s):
// \reg0|xx[6][0]~58_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[1] & \reg0|Decoder0~18_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(mem_reg_rd[1]),
	.datad(\reg0|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\reg0|xx[6][0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][0]~58 .lut_mask = 16'hFAAA;
defparam \reg0|xx[6][0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N5
dffeas \reg0|xx[6][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][11] .is_wysiwyg = "true";
defparam \reg0|xx[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneive_lcell_comb \reg0|r2[11]~598 (
// Equation(s):
// \reg0|r2[11]~598_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[6][11]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][11]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[4][11]~q ),
	.datac(\reg0|xx[6][11]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~598_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~598 .lut_mask = 16'hAAE4;
defparam \reg0|r2[11]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneive_lcell_comb \reg0|r2[11]~599 (
// Equation(s):
// \reg0|r2[11]~599_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[11]~598_combout  & (\reg0|xx[7][11]~q )) # (!\reg0|r2[11]~598_combout  & ((\reg0|xx[5][11]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[11]~598_combout ))))

	.dataa(\reg0|xx[7][11]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][11]~q ),
	.datad(\reg0|r2[11]~598_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~599_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~599 .lut_mask = 16'hBBC0;
defparam \reg0|r2[11]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \reg0|Decoder0~9 (
// Equation(s):
// \reg0|Decoder0~9_combout  = (mem_reg_rd[3] & (!mem_reg_rd[4] & \reg0|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(mem_reg_rd[3]),
	.datac(mem_reg_rd[4]),
	.datad(\reg0|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg0|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~9 .lut_mask = 16'h0C00;
defparam \reg0|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneive_lcell_comb \reg0|xx[13][12]~120 (
// Equation(s):
// \reg0|xx[13][12]~120_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[0] & (!mem_reg_rd[1] & \reg0|Decoder0~9_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[0]),
	.datac(mem_reg_rd[1]),
	.datad(\reg0|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\reg0|xx[13][12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[13][12]~120 .lut_mask = 16'hAEAA;
defparam \reg0|xx[13][12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N5
dffeas \reg0|xx[13][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][11] .is_wysiwyg = "true";
defparam \reg0|xx[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N16
cycloneive_lcell_comb \reg0|xx[14][11]~feeder (
// Equation(s):
// \reg0|xx[14][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~37_combout ),
	.cin(gnd),
	.combout(\reg0|xx[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][11]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N17
dffeas \reg0|xx[14][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][11] .is_wysiwyg = "true";
defparam \reg0|xx[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \reg0|Decoder0~17 (
// Equation(s):
// \reg0|Decoder0~17_combout  = (!mem_reg_rd[0] & (!mem_reg_rd[1] & !mem_reg_rd[4]))

	.dataa(mem_reg_rd[0]),
	.datab(mem_reg_rd[1]),
	.datac(gnd),
	.datad(mem_reg_rd[4]),
	.cin(gnd),
	.combout(\reg0|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~17 .lut_mask = 16'h0011;
defparam \reg0|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \reg0|xx[12][26]~84 (
// Equation(s):
// \reg0|xx[12][26]~84_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[3] & (\reg0|Decoder0~17_combout  & \reg0|Decoder0~4_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[3]),
	.datac(\reg0|Decoder0~17_combout ),
	.datad(\reg0|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][26]~84_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][26]~84 .lut_mask = 16'hEAAA;
defparam \reg0|xx[12][26]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N25
dffeas \reg0|xx[12][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][11] .is_wysiwyg = "true";
defparam \reg0|xx[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N4
cycloneive_lcell_comb \reg0|r2[11]~605 (
// Equation(s):
// \reg0|r2[11]~605_combout  = (\mem0|q[21]~9_combout  & ((\reg0|xx[14][11]~q ) # ((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[12][11]~q  & !\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[14][11]~q ),
	.datab(\reg0|xx[12][11]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~605_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~605 .lut_mask = 16'hF0AC;
defparam \reg0|r2[11]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
cycloneive_lcell_comb \reg0|xx[15][11]~feeder (
// Equation(s):
// \reg0|xx[15][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~37_combout ),
	.cin(gnd),
	.combout(\reg0|xx[15][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][11]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[15][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \reg0|xx[15][7]~110 (
// Equation(s):
// \reg0|xx[15][7]~110_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[0] & (\reg0|Decoder0~9_combout  & mem_reg_rd[1])))

	.dataa(mem_reg_rd[0]),
	.datab(\reg0|Decoder0~9_combout ),
	.datac(mem_reg_rd[1]),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\reg0|xx[15][7]~110_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][7]~110 .lut_mask = 16'hFF80;
defparam \reg0|xx[15][7]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N1
dffeas \reg0|xx[15][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][11] .is_wysiwyg = "true";
defparam \reg0|xx[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cycloneive_lcell_comb \reg0|r2[11]~606 (
// Equation(s):
// \reg0|r2[11]~606_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[11]~605_combout  & ((\reg0|xx[15][11]~q ))) # (!\reg0|r2[11]~605_combout  & (\reg0|xx[13][11]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[11]~605_combout ))))

	.dataa(\reg0|xx[13][11]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[11]~605_combout ),
	.datad(\reg0|xx[15][11]~q ),
	.cin(gnd),
	.combout(\reg0|r2[11]~606_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~606 .lut_mask = 16'hF838;
defparam \reg0|r2[11]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N20
cycloneive_lcell_comb \reg0|xx~71 (
// Equation(s):
// \reg0|xx~71_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[11])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(mem_reg_wb[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~71 .lut_mask = 16'hFCFC;
defparam \reg0|xx~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \reg0|Decoder0~8 (
// Equation(s):
// \reg0|Decoder0~8_combout  = (!mem_reg_rd[4] & (mem_reg_rd[0] & (\reg0|Decoder0~7_combout  & !mem_reg_rd[3])))

	.dataa(mem_reg_rd[4]),
	.datab(mem_reg_rd[0]),
	.datac(\reg0|Decoder0~7_combout ),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\reg0|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~8 .lut_mask = 16'h0040;
defparam \reg0|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \reg0|xx[1][21]~83 (
// Equation(s):
// \reg0|xx[1][21]~83_combout  = (\button_in[0]~input_o ) # ((!mem_reg_rd[1] & \reg0|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(mem_reg_rd[1]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\reg0|xx[1][21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[1][21]~83 .lut_mask = 16'hF3F0;
defparam \reg0|xx[1][21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N21
dffeas \reg0|xx[1][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][11] .is_wysiwyg = "true";
defparam \reg0|xx[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N30
cycloneive_lcell_comb \reg0|xx[3][11]~feeder (
// Equation(s):
// \reg0|xx[3][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \reg0|xx[3][0]~60 (
// Equation(s):
// \reg0|xx[3][0]~60_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[1] & \reg0|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(mem_reg_rd[1]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][0]~60 .lut_mask = 16'hFCF0;
defparam \reg0|xx[3][0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N31
dffeas \reg0|xx[3][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][11] .is_wysiwyg = "true";
defparam \reg0|xx[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N0
cycloneive_lcell_comb \reg0|xx[2][11]~feeder (
// Equation(s):
// \reg0|xx[2][11]~feeder_combout  = \reg0|xx~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~71_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][11]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \reg0|xx[2][3]~63 (
// Equation(s):
// \reg0|xx[2][3]~63_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~7_combout  & (!mem_reg_rd[3] & \reg0|Decoder0~10_combout )))

	.dataa(\reg0|Decoder0~7_combout ),
	.datab(mem_reg_rd[3]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][3]~63 .lut_mask = 16'hF2F0;
defparam \reg0|xx[2][3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N1
dffeas \reg0|xx[2][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][11] .is_wysiwyg = "true";
defparam \reg0|xx[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N10
cycloneive_lcell_comb \reg0|r2[11]~602 (
// Equation(s):
// \reg0|r2[11]~602_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][11]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][11]~q )))

	.dataa(\reg0|xx[3][11]~q ),
	.datab(gnd),
	.datac(\reg0|xx[2][11]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~602_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~602 .lut_mask = 16'hAAF0;
defparam \reg0|r2[11]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneive_lcell_comb \reg0|r2[11]~603 (
// Equation(s):
// \reg0|r2[11]~603_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[11]~602_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][11]~q )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[1][11]~q ),
	.datad(\reg0|r2[11]~602_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~603_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~603 .lut_mask = 16'hEA40;
defparam \reg0|r2[11]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \reg0|xx[10][10]~79 (
// Equation(s):
// \reg0|xx[10][10]~79_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~10_combout  & (\reg0|Decoder0~7_combout  & mem_reg_rd[3])))

	.dataa(\reg0|Decoder0~10_combout ),
	.datab(\button_in[0]~input_o ),
	.datac(\reg0|Decoder0~7_combout ),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\reg0|xx[10][10]~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[10][10]~79 .lut_mask = 16'hECCC;
defparam \reg0|xx[10][10]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N3
dffeas \reg0|xx[10][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][11] .is_wysiwyg = "true";
defparam \reg0|xx[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \reg0|xx[11][29]~81 (
// Equation(s):
// \reg0|xx[11][29]~81_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~2_combout  & (!mem_reg_rd[4] & \reg0|Decoder0~11_combout )))

	.dataa(\reg0|Decoder0~2_combout ),
	.datab(mem_reg_rd[4]),
	.datac(\button_in[0]~input_o ),
	.datad(\reg0|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\reg0|xx[11][29]~81_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[11][29]~81 .lut_mask = 16'hF2F0;
defparam \reg0|xx[11][29]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N19
dffeas \reg0|xx[11][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][11] .is_wysiwyg = "true";
defparam \reg0|xx[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
cycloneive_lcell_comb \reg0|xx[8][11]~feeder (
// Equation(s):
// \reg0|xx[8][11]~feeder_combout  = \reg0|xx~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \reg0|xx[8][21]~62 (
// Equation(s):
// \reg0|xx[8][21]~62_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~3_combout  & (!mem_reg_rd[1] & \reg0|Decoder0~11_combout )))

	.dataa(\reg0|Decoder0~3_combout ),
	.datab(\button_in[0]~input_o ),
	.datac(mem_reg_rd[1]),
	.datad(\reg0|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\reg0|xx[8][21]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][21]~62 .lut_mask = 16'hCECC;
defparam \reg0|xx[8][21]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N7
dffeas \reg0|xx[8][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][11] .is_wysiwyg = "true";
defparam \reg0|xx[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \reg0|xx[9][8]~80 (
// Equation(s):
// \reg0|xx[9][8]~80_combout  = (\button_in[0]~input_o ) # ((\reg0|Decoder0~11_combout  & (\reg0|Decoder0~6_combout  & !mem_reg_rd[4])))

	.dataa(\reg0|Decoder0~11_combout ),
	.datab(\reg0|Decoder0~6_combout ),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_rd[4]),
	.cin(gnd),
	.combout(\reg0|xx[9][8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[9][8]~80 .lut_mask = 16'hF0F8;
defparam \reg0|xx[9][8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N25
dffeas \reg0|xx[9][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][11] .is_wysiwyg = "true";
defparam \reg0|xx[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
cycloneive_lcell_comb \reg0|r2[11]~600 (
// Equation(s):
// \reg0|r2[11]~600_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|xx[9][11]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][11]~q ))))

	.dataa(\reg0|xx[8][11]~q ),
	.datab(\reg0|xx[9][11]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~600_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~600 .lut_mask = 16'hFC0A;
defparam \reg0|r2[11]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N18
cycloneive_lcell_comb \reg0|r2[11]~601 (
// Equation(s):
// \reg0|r2[11]~601_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[11]~600_combout  & ((\reg0|xx[11][11]~q ))) # (!\reg0|r2[11]~600_combout  & (\reg0|xx[10][11]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[11]~600_combout ))))

	.dataa(\reg0|xx[10][11]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][11]~q ),
	.datad(\reg0|r2[11]~600_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~601_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~601 .lut_mask = 16'hF388;
defparam \reg0|r2[11]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneive_lcell_comb \reg0|r2[11]~604 (
// Equation(s):
// \reg0|r2[11]~604_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|r2[11]~601_combout ))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[11]~603_combout ))))

	.dataa(\reg0|r2[11]~603_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[11]~601_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~604_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~604 .lut_mask = 16'hF2C2;
defparam \reg0|r2[11]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \reg0|r2[11]~607 (
// Equation(s):
// \reg0|r2[11]~607_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[11]~604_combout  & ((\reg0|r2[11]~606_combout ))) # (!\reg0|r2[11]~604_combout  & (\reg0|r2[11]~599_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[11]~604_combout ))))

	.dataa(\reg0|r2[11]~599_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[11]~606_combout ),
	.datad(\reg0|r2[11]~604_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~607_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~607 .lut_mask = 16'hF388;
defparam \reg0|r2[11]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \reg0|r2[11]~608 (
// Equation(s):
// \reg0|r2[11]~608_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[11]~597_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[11]~607_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|r2[11]~597_combout ),
	.datac(\reg0|WideOr1~combout ),
	.datad(\reg0|r2[11]~607_combout ),
	.cin(gnd),
	.combout(\reg0|r2[11]~608_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[11]~608 .lut_mask = 16'hD080;
defparam \reg0|r2[11]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \id_reg_r2[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[11]~608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[11] .is_wysiwyg = "true";
defparam \id_reg_r2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \ex_wire_alu_in2[11]~28 (
// Equation(s):
// \ex_wire_alu_in2[11]~28_combout  = (\id_Btype~q  & (((id_reg_r2[11])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[11]))) # (!\id_Rtype~q  & (id_imm[11]))))

	.dataa(id_imm[11]),
	.datab(\id_Btype~q ),
	.datac(\id_Rtype~q ),
	.datad(id_reg_r2[11]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[11]~28 .lut_mask = 16'hFE02;
defparam \ex_wire_alu_in2[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \ex_wire_alu_in2[10]~29 (
// Equation(s):
// \ex_wire_alu_in2[10]~29_combout  = (\id_Rtype~q  & (id_reg_r2[10])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[10])) # (!\id_Btype~q  & ((id_imm[10])))))

	.dataa(id_reg_r2[10]),
	.datab(\id_Rtype~q ),
	.datac(id_imm[10]),
	.datad(\id_Btype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[10]~29 .lut_mask = 16'hAAB8;
defparam \ex_wire_alu_in2[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \if_pc_4[8]~39 (
// Equation(s):
// \if_pc_4[8]~39_combout  = (\pcreg0|pcnter [8] & (!\if_pc_4[7]~38 )) # (!\pcreg0|pcnter [8] & ((\if_pc_4[7]~38 ) # (GND)))
// \if_pc_4[8]~40  = CARRY((!\if_pc_4[7]~38 ) # (!\pcreg0|pcnter [8]))

	.dataa(\pcreg0|pcnter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[7]~38 ),
	.combout(\if_pc_4[8]~39_combout ),
	.cout(\if_pc_4[8]~40 ));
// synopsys translate_off
defparam \if_pc_4[8]~39 .lut_mask = 16'h5A5F;
defparam \if_pc_4[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \if_pc_4[9]~41 (
// Equation(s):
// \if_pc_4[9]~41_combout  = (\pcreg0|pcnter [9] & (\if_pc_4[8]~40  $ (GND))) # (!\pcreg0|pcnter [9] & (!\if_pc_4[8]~40  & VCC))
// \if_pc_4[9]~42  = CARRY((\pcreg0|pcnter [9] & !\if_pc_4[8]~40 ))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[8]~40 ),
	.combout(\if_pc_4[9]~41_combout ),
	.cout(\if_pc_4[9]~42 ));
// synopsys translate_off
defparam \if_pc_4[9]~41 .lut_mask = 16'hC30C;
defparam \if_pc_4[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \if_pc_4[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[9]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[9] .is_wysiwyg = "true";
defparam \if_pc_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \id_pc_4[9]~feeder (
// Equation(s):
// \id_pc_4[9]~feeder_combout  = if_pc_4[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[9]),
	.cin(gnd),
	.combout(\id_pc_4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[9]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N3
dffeas \id_pc_4[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[9] .is_wysiwyg = "true";
defparam \id_pc_4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \ex_pc_4[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[9] .is_wysiwyg = "true";
defparam \ex_pc_4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y11_N29
dffeas \reg0|xx[19][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][8] .is_wysiwyg = "true";
defparam \reg0|xx[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y11_N31
dffeas \reg0|xx[23][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][8] .is_wysiwyg = "true";
defparam \reg0|xx[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N30
cycloneive_lcell_comb \reg0|r1[8]~658 (
// Equation(s):
// \reg0|r1[8]~658_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[23][8]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][8]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[19][8]~q ),
	.datac(\reg0|xx[23][8]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~658_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~658 .lut_mask = 16'hAAE4;
defparam \reg0|r1[8]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y11_N23
dffeas \reg0|xx[31][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][8] .is_wysiwyg = "true";
defparam \reg0|xx[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y11_N25
dffeas \reg0|xx[27][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][8] .is_wysiwyg = "true";
defparam \reg0|xx[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N24
cycloneive_lcell_comb \reg0|r1[8]~659 (
// Equation(s):
// \reg0|r1[8]~659_combout  = (\reg0|r1[8]~658_combout  & ((\reg0|xx[31][8]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[8]~658_combout  & (((\reg0|xx[27][8]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[8]~658_combout ),
	.datab(\reg0|xx[31][8]~q ),
	.datac(\reg0|xx[27][8]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~659_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~659 .lut_mask = 16'hD8AA;
defparam \reg0|r1[8]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \reg0|xx[29][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][8] .is_wysiwyg = "true";
defparam \reg0|xx[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \reg0|xx[17][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][8] .is_wysiwyg = "true";
defparam \reg0|xx[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N3
dffeas \reg0|xx[21][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][8] .is_wysiwyg = "true";
defparam \reg0|xx[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \reg0|r1[8]~651 (
// Equation(s):
// \reg0|r1[8]~651_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][8]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][8]~q ))))

	.dataa(\reg0|xx[17][8]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[21][8]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~651_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~651 .lut_mask = 16'hFC22;
defparam \reg0|r1[8]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \reg0|xx[25][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][8] .is_wysiwyg = "true";
defparam \reg0|xx[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \reg0|r1[8]~652 (
// Equation(s):
// \reg0|r1[8]~652_combout  = (\reg0|r1[8]~651_combout  & ((\reg0|xx[29][8]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[8]~651_combout  & (((\reg0|xx[25][8]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[29][8]~q ),
	.datab(\reg0|r1[8]~651_combout ),
	.datac(\reg0|xx[25][8]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~652_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~652 .lut_mask = 16'hB8CC;
defparam \reg0|r1[8]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N19
dffeas \reg0|xx[28][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][8] .is_wysiwyg = "true";
defparam \reg0|xx[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N1
dffeas \reg0|xx[16][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][8] .is_wysiwyg = "true";
defparam \reg0|xx[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \reg0|xx[24][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][8] .is_wysiwyg = "true";
defparam \reg0|xx[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \reg0|r1[8]~655 (
// Equation(s):
// \reg0|r1[8]~655_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][8]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][8]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[16][8]~q ),
	.datac(\reg0|xx[24][8]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~655_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~655 .lut_mask = 16'hAAE4;
defparam \reg0|r1[8]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \reg0|xx[20][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][8] .is_wysiwyg = "true";
defparam \reg0|xx[20][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \reg0|r1[8]~656 (
// Equation(s):
// \reg0|r1[8]~656_combout  = (\reg0|r1[8]~655_combout  & ((\reg0|xx[28][8]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[8]~655_combout  & (((\reg0|xx[20][8]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[28][8]~q ),
	.datab(\reg0|r1[8]~655_combout ),
	.datac(\reg0|xx[20][8]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~656_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~656 .lut_mask = 16'hB8CC;
defparam \reg0|r1[8]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \reg0|xx[22][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][8] .is_wysiwyg = "true";
defparam \reg0|xx[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \reg0|xx[26][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][8] .is_wysiwyg = "true";
defparam \reg0|xx[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \reg0|xx[18][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][8] .is_wysiwyg = "true";
defparam \reg0|xx[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \reg0|r1[8]~653 (
// Equation(s):
// \reg0|r1[8]~653_combout  = (\mem0|q[18]~12_combout  & ((\reg0|xx[26][8]~q ) # ((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|xx[18][8]~q  & !\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[26][8]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][8]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~653_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~653 .lut_mask = 16'hCCB8;
defparam \reg0|r1[8]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \reg0|xx[30][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][8] .is_wysiwyg = "true";
defparam \reg0|xx[30][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \reg0|r1[8]~654 (
// Equation(s):
// \reg0|r1[8]~654_combout  = (\reg0|r1[8]~653_combout  & (((\reg0|xx[30][8]~q ) # (!\mem0|q[17]~11_combout )))) # (!\reg0|r1[8]~653_combout  & (\reg0|xx[22][8]~q  & ((\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[22][8]~q ),
	.datab(\reg0|r1[8]~653_combout ),
	.datac(\reg0|xx[30][8]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~654_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~654 .lut_mask = 16'hE2CC;
defparam \reg0|r1[8]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N20
cycloneive_lcell_comb \reg0|r1[8]~657 (
// Equation(s):
// \reg0|r1[8]~657_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|r1[8]~654_combout ))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[8]~656_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[8]~656_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[8]~654_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~657_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~657 .lut_mask = 16'hF4A4;
defparam \reg0|r1[8]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N22
cycloneive_lcell_comb \reg0|r1[8]~660 (
// Equation(s):
// \reg0|r1[8]~660_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[8]~657_combout  & (\reg0|r1[8]~659_combout )) # (!\reg0|r1[8]~657_combout  & ((\reg0|r1[8]~652_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[8]~657_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[8]~659_combout ),
	.datac(\reg0|r1[8]~652_combout ),
	.datad(\reg0|r1[8]~657_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~660_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~660 .lut_mask = 16'hDDA0;
defparam \reg0|r1[8]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N18
cycloneive_lcell_comb \reg0|xx[15][8]~feeder (
// Equation(s):
// \reg0|xx[15][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N19
dffeas \reg0|xx[15][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][8] .is_wysiwyg = "true";
defparam \reg0|xx[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N15
dffeas \reg0|xx[13][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][8] .is_wysiwyg = "true";
defparam \reg0|xx[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N25
dffeas \reg0|xx[12][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][8] .is_wysiwyg = "true";
defparam \reg0|xx[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
cycloneive_lcell_comb \reg0|r1[8]~668 (
// Equation(s):
// \reg0|r1[8]~668_combout  = (\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout )) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[13][8]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[12][8]~q )))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][8]~q ),
	.datad(\reg0|xx[12][8]~q ),
	.cin(gnd),
	.combout(\reg0|r1[8]~668_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~668 .lut_mask = 16'hD9C8;
defparam \reg0|r1[8]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N10
cycloneive_lcell_comb \reg0|xx[14][8]~feeder (
// Equation(s):
// \reg0|xx[14][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N11
dffeas \reg0|xx[14][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][8] .is_wysiwyg = "true";
defparam \reg0|xx[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneive_lcell_comb \reg0|r1[8]~669 (
// Equation(s):
// \reg0|r1[8]~669_combout  = (\reg0|r1[8]~668_combout  & ((\reg0|xx[15][8]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[8]~668_combout  & (((\mem0|q[16]~13_combout  & \reg0|xx[14][8]~q ))))

	.dataa(\reg0|xx[15][8]~q ),
	.datab(\reg0|r1[8]~668_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|xx[14][8]~q ),
	.cin(gnd),
	.combout(\reg0|r1[8]~669_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~669 .lut_mask = 16'hBC8C;
defparam \reg0|r1[8]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N20
cycloneive_lcell_comb \reg0|xx[8][8]~feeder (
// Equation(s):
// \reg0|xx[8][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~34_combout ),
	.cin(gnd),
	.combout(\reg0|xx[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][8]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N21
dffeas \reg0|xx[8][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][8] .is_wysiwyg = "true";
defparam \reg0|xx[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N22
cycloneive_lcell_comb \reg0|r1[8]~661 (
// Equation(s):
// \reg0|r1[8]~661_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][8]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][8]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][8]~q ),
	.datac(\reg0|xx[10][8]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~661_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~661 .lut_mask = 16'hAAE4;
defparam \reg0|r1[8]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
cycloneive_lcell_comb \reg0|xx[11][8]~feeder (
// Equation(s):
// \reg0|xx[11][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~34_combout ),
	.cin(gnd),
	.combout(\reg0|xx[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[11][8]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N23
dffeas \reg0|xx[11][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][8] .is_wysiwyg = "true";
defparam \reg0|xx[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N13
dffeas \reg0|xx[9][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][8] .is_wysiwyg = "true";
defparam \reg0|xx[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneive_lcell_comb \reg0|r1[8]~662 (
// Equation(s):
// \reg0|r1[8]~662_combout  = (\reg0|r1[8]~661_combout  & ((\reg0|xx[11][8]~q ) # ((!\mem0|q[15]~6_combout )))) # (!\reg0|r1[8]~661_combout  & (((\reg0|xx[9][8]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\reg0|r1[8]~661_combout ),
	.datab(\reg0|xx[11][8]~q ),
	.datac(\reg0|xx[9][8]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~662_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~662 .lut_mask = 16'hD8AA;
defparam \reg0|r1[8]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \reg0|xx[7][8]~feeder (
// Equation(s):
// \reg0|xx[7][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \reg0|xx[7][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][8] .is_wysiwyg = "true";
defparam \reg0|xx[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneive_lcell_comb \reg0|xx[6][8]~feeder (
// Equation(s):
// \reg0|xx[6][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N31
dffeas \reg0|xx[6][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][8] .is_wysiwyg = "true";
defparam \reg0|xx[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \reg0|xx[4][8]~feeder (
// Equation(s):
// \reg0|xx[4][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \reg0|xx[4][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][8] .is_wysiwyg = "true";
defparam \reg0|xx[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N21
dffeas \reg0|xx[5][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][8] .is_wysiwyg = "true";
defparam \reg0|xx[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneive_lcell_comb \reg0|r1[8]~663 (
// Equation(s):
// \reg0|r1[8]~663_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[5][8]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][8]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[4][8]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[5][8]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~663_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~663 .lut_mask = 16'hCCE2;
defparam \reg0|r1[8]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneive_lcell_comb \reg0|r1[8]~664 (
// Equation(s):
// \reg0|r1[8]~664_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[8]~663_combout  & (\reg0|xx[7][8]~q )) # (!\reg0|r1[8]~663_combout  & ((\reg0|xx[6][8]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[8]~663_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[7][8]~q ),
	.datac(\reg0|xx[6][8]~q ),
	.datad(\reg0|r1[8]~663_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~664_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~664 .lut_mask = 16'hDDA0;
defparam \reg0|r1[8]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_lcell_comb \reg0|xx[3][8]~feeder (
// Equation(s):
// \reg0|xx[3][8]~feeder_combout  = \reg0|xx~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~34_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][8]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N5
dffeas \reg0|xx[3][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][8] .is_wysiwyg = "true";
defparam \reg0|xx[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N4
cycloneive_lcell_comb \reg0|xx~68 (
// Equation(s):
// \reg0|xx~68_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[8]),
	.cin(gnd),
	.combout(\reg0|xx~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~68 .lut_mask = 16'hFFF0;
defparam \reg0|xx~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
cycloneive_lcell_comb \reg0|xx[2][8]~feeder (
// Equation(s):
// \reg0|xx[2][8]~feeder_combout  = \reg0|xx~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N15
dffeas \reg0|xx[2][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][8] .is_wysiwyg = "true";
defparam \reg0|xx[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N12
cycloneive_lcell_comb \reg0|r1[8]~665 (
// Equation(s):
// \reg0|r1[8]~665_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[3][8]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][8]~q )))))

	.dataa(\reg0|xx[3][8]~q ),
	.datab(\reg0|xx[2][8]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~665_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~665 .lut_mask = 16'hA0C0;
defparam \reg0|r1[8]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N5
dffeas \reg0|xx[1][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][8] .is_wysiwyg = "true";
defparam \reg0|xx[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
cycloneive_lcell_comb \reg0|r1[8]~666 (
// Equation(s):
// \reg0|r1[8]~666_combout  = (\reg0|r1[8]~665_combout ) # ((!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & \reg0|xx[1][8]~q )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[8]~665_combout ),
	.datad(\reg0|xx[1][8]~q ),
	.cin(gnd),
	.combout(\reg0|r1[8]~666_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~666 .lut_mask = 16'hF4F0;
defparam \reg0|r1[8]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
cycloneive_lcell_comb \reg0|r1[8]~667 (
// Equation(s):
// \reg0|r1[8]~667_combout  = (\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout ) # ((\reg0|r1[8]~664_combout )))) # (!\mem0|q[17]~11_combout  & (!\mem0|q[18]~12_combout  & ((\reg0|r1[8]~666_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[8]~664_combout ),
	.datad(\reg0|r1[8]~666_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~667_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~667 .lut_mask = 16'hB9A8;
defparam \reg0|r1[8]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneive_lcell_comb \reg0|r1[8]~670 (
// Equation(s):
// \reg0|r1[8]~670_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[8]~667_combout  & (\reg0|r1[8]~669_combout )) # (!\reg0|r1[8]~667_combout  & ((\reg0|r1[8]~662_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[8]~667_combout ))))

	.dataa(\reg0|r1[8]~669_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[8]~662_combout ),
	.datad(\reg0|r1[8]~667_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~670_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~670 .lut_mask = 16'hBBC0;
defparam \reg0|r1[8]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N4
cycloneive_lcell_comb \reg0|r1[8]~671 (
// Equation(s):
// \reg0|r1[8]~671_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[8]~660_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[8]~670_combout )))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[8]~660_combout ),
	.datad(\reg0|r1[8]~670_combout ),
	.cin(gnd),
	.combout(\reg0|r1[8]~671_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[8]~671 .lut_mask = 16'hC480;
defparam \reg0|r1[8]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N5
dffeas \id_reg_r1[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[8]~671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[8] .is_wysiwyg = "true";
defparam \id_reg_r1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \ex_reg_r1[8]~feeder (
// Equation(s):
// \ex_reg_r1[8]~feeder_combout  = id_reg_r1[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_reg_r1[8]),
	.cin(gnd),
	.combout(\ex_reg_r1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_reg_r1[8]~feeder .lut_mask = 16'hFF00;
defparam \ex_reg_r1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \ex_reg_r1[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_reg_r1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[8] .is_wysiwyg = "true";
defparam \ex_reg_r1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \reg0|xx[9][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][6] .is_wysiwyg = "true";
defparam \reg0|xx[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N27
dffeas \reg0|xx[11][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][6] .is_wysiwyg = "true";
defparam \reg0|xx[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \reg0|xx[10][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][6] .is_wysiwyg = "true";
defparam \reg0|xx[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N1
dffeas \reg0|xx[8][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][6] .is_wysiwyg = "true";
defparam \reg0|xx[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \reg0|r1[6]~52 (
// Equation(s):
// \reg0|r1[6]~52_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|xx[10][6]~q )) # (!\mem0|q[16]~13_combout  & ((\reg0|xx[8][6]~q )))))

	.dataa(\reg0|xx[10][6]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[8][6]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~52 .lut_mask = 16'hEE30;
defparam \reg0|r1[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneive_lcell_comb \reg0|r1[6]~53 (
// Equation(s):
// \reg0|r1[6]~53_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[6]~52_combout  & ((\reg0|xx[11][6]~q ))) # (!\reg0|r1[6]~52_combout  & (\reg0|xx[9][6]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[6]~52_combout ))))

	.dataa(\reg0|xx[9][6]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[11][6]~q ),
	.datad(\reg0|r1[6]~52_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~53 .lut_mask = 16'hF388;
defparam \reg0|r1[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N25
dffeas \reg0|xx[15][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][6] .is_wysiwyg = "true";
defparam \reg0|xx[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \reg0|xx[14][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][6] .is_wysiwyg = "true";
defparam \reg0|xx[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \reg0|xx[12][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][6] .is_wysiwyg = "true";
defparam \reg0|xx[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \reg0|xx[13][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][6] .is_wysiwyg = "true";
defparam \reg0|xx[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \reg0|r1[6]~59 (
// Equation(s):
// \reg0|r1[6]~59_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][6]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][6]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][6]~q ),
	.datac(\reg0|xx[13][6]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~59 .lut_mask = 16'hFA44;
defparam \reg0|r1[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \reg0|r1[6]~60 (
// Equation(s):
// \reg0|r1[6]~60_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[6]~59_combout  & (\reg0|xx[15][6]~q )) # (!\reg0|r1[6]~59_combout  & ((\reg0|xx[14][6]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[6]~59_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[15][6]~q ),
	.datac(\reg0|xx[14][6]~q ),
	.datad(\reg0|r1[6]~59_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~60 .lut_mask = 16'hDDA0;
defparam \reg0|r1[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \reg0|xx[6][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][6] .is_wysiwyg = "true";
defparam \reg0|xx[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \reg0|xx[5][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][6] .is_wysiwyg = "true";
defparam \reg0|xx[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \reg0|xx[4][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][6] .is_wysiwyg = "true";
defparam \reg0|xx[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \reg0|r1[6]~54 (
// Equation(s):
// \reg0|r1[6]~54_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][6]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][6]~q )))))

	.dataa(\reg0|xx[5][6]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[4][6]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~54 .lut_mask = 16'hEE30;
defparam \reg0|r1[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \reg0|xx[7][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][6] .is_wysiwyg = "true";
defparam \reg0|xx[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \reg0|r1[6]~55 (
// Equation(s):
// \reg0|r1[6]~55_combout  = (\reg0|r1[6]~54_combout  & (((\reg0|xx[7][6]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[6]~54_combout  & (\reg0|xx[6][6]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[6][6]~q ),
	.datab(\reg0|r1[6]~54_combout ),
	.datac(\reg0|xx[7][6]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~55 .lut_mask = 16'hE2CC;
defparam \reg0|r1[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \reg0|xx~66 (
// Equation(s):
// \reg0|xx~66_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[6]),
	.cin(gnd),
	.combout(\reg0|xx~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~66 .lut_mask = 16'hFFF0;
defparam \reg0|xx~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \reg0|xx[1][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][6] .is_wysiwyg = "true";
defparam \reg0|xx[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \reg0|xx[3][6]~feeder (
// Equation(s):
// \reg0|xx[3][6]~feeder_combout  = \reg0|xx~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~32_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][6]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \reg0|xx[3][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][6] .is_wysiwyg = "true";
defparam \reg0|xx[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \reg0|xx[2][6]~feeder (
// Equation(s):
// \reg0|xx[2][6]~feeder_combout  = \reg0|xx~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~66_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][6]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \reg0|xx[2][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][6] .is_wysiwyg = "true";
defparam \reg0|xx[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \reg0|r1[6]~56 (
// Equation(s):
// \reg0|r1[6]~56_combout  = (\mem0|q[15]~6_combout  & (\reg0|xx[3][6]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][6]~q )))

	.dataa(\reg0|xx[3][6]~q ),
	.datab(gnd),
	.datac(\reg0|xx[2][6]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~56 .lut_mask = 16'hAAF0;
defparam \reg0|r1[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \reg0|r1[6]~57 (
// Equation(s):
// \reg0|r1[6]~57_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[6]~56_combout )))) # (!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & (\reg0|xx[1][6]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[1][6]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[6]~56_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~57 .lut_mask = 16'hF808;
defparam \reg0|r1[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \reg0|r1[6]~58 (
// Equation(s):
// \reg0|r1[6]~58_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[6]~55_combout ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((!\mem0|q[18]~12_combout  & \reg0|r1[6]~57_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[6]~55_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[6]~57_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~58 .lut_mask = 16'hADA8;
defparam \reg0|r1[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \reg0|r1[6]~61 (
// Equation(s):
// \reg0|r1[6]~61_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[6]~58_combout  & ((\reg0|r1[6]~60_combout ))) # (!\reg0|r1[6]~58_combout  & (\reg0|r1[6]~53_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[6]~58_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|r1[6]~53_combout ),
	.datac(\reg0|r1[6]~60_combout ),
	.datad(\reg0|r1[6]~58_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~61 .lut_mask = 16'hF588;
defparam \reg0|r1[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \reg0|xx[27][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][6] .is_wysiwyg = "true";
defparam \reg0|xx[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \reg0|xx[31][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][6] .is_wysiwyg = "true";
defparam \reg0|xx[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \reg0|xx[23][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][6] .is_wysiwyg = "true";
defparam \reg0|xx[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \reg0|xx[19][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][6] .is_wysiwyg = "true";
defparam \reg0|xx[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \reg0|r1[6]~49 (
// Equation(s):
// \reg0|r1[6]~49_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[23][6]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[19][6]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[23][6]~q ),
	.datac(\reg0|xx[19][6]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~49 .lut_mask = 16'hAAD8;
defparam \reg0|r1[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \reg0|r1[6]~50 (
// Equation(s):
// \reg0|r1[6]~50_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[6]~49_combout  & ((\reg0|xx[31][6]~q ))) # (!\reg0|r1[6]~49_combout  & (\reg0|xx[27][6]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[6]~49_combout ))))

	.dataa(\reg0|xx[27][6]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[31][6]~q ),
	.datad(\reg0|r1[6]~49_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~50 .lut_mask = 16'hF388;
defparam \reg0|r1[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \reg0|xx[29][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][6] .is_wysiwyg = "true";
defparam \reg0|xx[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \reg0|xx[25][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][6] .is_wysiwyg = "true";
defparam \reg0|xx[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \reg0|xx[17][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][6] .is_wysiwyg = "true";
defparam \reg0|xx[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \reg0|xx[21][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][6] .is_wysiwyg = "true";
defparam \reg0|xx[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \reg0|r1[6]~42 (
// Equation(s):
// \reg0|r1[6]~42_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][6]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][6]~q ))))

	.dataa(\reg0|xx[17][6]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[21][6]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~42 .lut_mask = 16'hFC22;
defparam \reg0|r1[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \reg0|r1[6]~43 (
// Equation(s):
// \reg0|r1[6]~43_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[6]~42_combout  & (\reg0|xx[29][6]~q )) # (!\reg0|r1[6]~42_combout  & ((\reg0|xx[25][6]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[6]~42_combout ))))

	.dataa(\reg0|xx[29][6]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][6]~q ),
	.datad(\reg0|r1[6]~42_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~43 .lut_mask = 16'hBBC0;
defparam \reg0|r1[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \reg0|xx[22][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][6] .is_wysiwyg = "true";
defparam \reg0|xx[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \reg0|xx[18][6]~feeder (
// Equation(s):
// \reg0|xx[18][6]~feeder_combout  = \reg0|xx~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[18][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[18][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \reg0|xx[18][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][6] .is_wysiwyg = "true";
defparam \reg0|xx[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \reg0|xx[26][6]~feeder (
// Equation(s):
// \reg0|xx[26][6]~feeder_combout  = \reg0|xx~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \reg0|xx[26][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][6] .is_wysiwyg = "true";
defparam \reg0|xx[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \reg0|r1[6]~44 (
// Equation(s):
// \reg0|r1[6]~44_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[26][6]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[18][6]~q ))))

	.dataa(\reg0|xx[18][6]~q ),
	.datab(\reg0|xx[26][6]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~44 .lut_mask = 16'hFC0A;
defparam \reg0|r1[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \reg0|r1[6]~45 (
// Equation(s):
// \reg0|r1[6]~45_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[6]~44_combout  & ((\reg0|xx[30][6]~q ))) # (!\reg0|r1[6]~44_combout  & (\reg0|xx[22][6]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[6]~44_combout ))))

	.dataa(\reg0|xx[22][6]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[30][6]~q ),
	.datad(\reg0|r1[6]~44_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~45 .lut_mask = 16'hF388;
defparam \reg0|r1[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \reg0|xx[20][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][6] .is_wysiwyg = "true";
defparam \reg0|xx[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \reg0|xx[28][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][6] .is_wysiwyg = "true";
defparam \reg0|xx[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \reg0|xx[24][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][6] .is_wysiwyg = "true";
defparam \reg0|xx[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \reg0|xx[16][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][6] .is_wysiwyg = "true";
defparam \reg0|xx[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \reg0|r1[6]~46 (
// Equation(s):
// \reg0|r1[6]~46_combout  = (\mem0|q[18]~12_combout  & ((\reg0|xx[24][6]~q ) # ((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|xx[16][6]~q  & !\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[24][6]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[16][6]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~46 .lut_mask = 16'hCCB8;
defparam \reg0|r1[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \reg0|r1[6]~47 (
// Equation(s):
// \reg0|r1[6]~47_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[6]~46_combout  & ((\reg0|xx[28][6]~q ))) # (!\reg0|r1[6]~46_combout  & (\reg0|xx[20][6]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[6]~46_combout ))))

	.dataa(\reg0|xx[20][6]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[28][6]~q ),
	.datad(\reg0|r1[6]~46_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~47 .lut_mask = 16'hF388;
defparam \reg0|r1[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \reg0|r1[6]~48 (
// Equation(s):
// \reg0|r1[6]~48_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[6]~45_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & ((\reg0|r1[6]~47_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[6]~45_combout ),
	.datad(\reg0|r1[6]~47_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~48 .lut_mask = 16'hB9A8;
defparam \reg0|r1[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \reg0|r1[6]~51 (
// Equation(s):
// \reg0|r1[6]~51_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[6]~48_combout  & (\reg0|r1[6]~50_combout )) # (!\reg0|r1[6]~48_combout  & ((\reg0|r1[6]~43_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[6]~48_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[6]~50_combout ),
	.datac(\reg0|r1[6]~43_combout ),
	.datad(\reg0|r1[6]~48_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~51 .lut_mask = 16'hDDA0;
defparam \reg0|r1[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \reg0|r1[6]~62 (
// Equation(s):
// \reg0|r1[6]~62_combout  = (\mem0|q[19]~14_combout  & (((\reg0|r1[6]~51_combout )))) # (!\mem0|q[19]~14_combout  & (\reg0|WideOr0~combout  & (\reg0|r1[6]~61_combout )))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[6]~61_combout ),
	.datad(\reg0|r1[6]~51_combout ),
	.cin(gnd),
	.combout(\reg0|r1[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[6]~62 .lut_mask = 16'hEA40;
defparam \reg0|r1[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \id_reg_r1[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[6]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[6] .is_wysiwyg = "true";
defparam \id_reg_r1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \ex_reg_r1[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[6] .is_wysiwyg = "true";
defparam \ex_reg_r1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \if_pc[3]~feeder (
// Equation(s):
// \if_pc[3]~feeder_combout  = \pcreg0|pcnter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [3]),
	.cin(gnd),
	.combout(\if_pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[3]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \if_pc[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[3] .is_wysiwyg = "true";
defparam \if_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \id_pc[3]~feeder (
// Equation(s):
// \id_pc[3]~feeder_combout  = if_pc[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[3]),
	.cin(gnd),
	.combout(\id_pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[3]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \id_pc[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[3] .is_wysiwyg = "true";
defparam \id_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \ex_pc[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[3] .is_wysiwyg = "true";
defparam \ex_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \if_pc_4[2]~87 (
// Equation(s):
// \if_pc_4[2]~87_combout  = !\pcreg0|pcnter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcreg0|pcnter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_pc_4[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc_4[2]~87 .lut_mask = 16'h0F0F;
defparam \if_pc_4[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \if_pc_4[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[2]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[2] .is_wysiwyg = "true";
defparam \if_pc_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \id_pc_4[2]~feeder (
// Equation(s):
// \id_pc_4[2]~feeder_combout  = if_pc_4[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[2]),
	.cin(gnd),
	.combout(\id_pc_4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[2]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \id_pc_4[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[2] .is_wysiwyg = "true";
defparam \id_pc_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \ex_pc[2]~0 (
// Equation(s):
// \ex_pc[2]~0_combout  = !id_pc_4[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc_4[2]),
	.cin(gnd),
	.combout(\ex_pc[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[2]~0 .lut_mask = 16'h00FF;
defparam \ex_pc[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \ex_pc[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[2] .is_wysiwyg = "true";
defparam \ex_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \reg0|xx[27][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][1] .is_wysiwyg = "true";
defparam \reg0|xx[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \reg0|xx[19][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][1] .is_wysiwyg = "true";
defparam \reg0|xx[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \reg0|r1[1]~112 (
// Equation(s):
// \reg0|r1[1]~112_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[27][1]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[19][1]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[27][1]~q ),
	.datac(\reg0|xx[19][1]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~112_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~112 .lut_mask = 16'hEE50;
defparam \reg0|r1[1]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \reg0|xx[31][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][1] .is_wysiwyg = "true";
defparam \reg0|xx[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \reg0|xx[23][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][1] .is_wysiwyg = "true";
defparam \reg0|xx[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \reg0|r1[1]~113 (
// Equation(s):
// \reg0|r1[1]~113_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[1]~112_combout  & (\reg0|xx[31][1]~q )) # (!\reg0|r1[1]~112_combout  & ((\reg0|xx[23][1]~q ))))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[1]~112_combout ))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[1]~112_combout ),
	.datac(\reg0|xx[31][1]~q ),
	.datad(\reg0|xx[23][1]~q ),
	.cin(gnd),
	.combout(\reg0|r1[1]~113_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~113 .lut_mask = 16'hE6C4;
defparam \reg0|r1[1]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \reg0|xx[29][1]~feeder (
// Equation(s):
// \reg0|xx[29][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[29][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[29][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[29][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \reg0|xx[29][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][1] .is_wysiwyg = "true";
defparam \reg0|xx[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \reg0|xx[21][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][1] .is_wysiwyg = "true";
defparam \reg0|xx[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \reg0|xx[17][1]~feeder (
// Equation(s):
// \reg0|xx[17][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[17][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[17][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[17][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \reg0|xx[17][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][1] .is_wysiwyg = "true";
defparam \reg0|xx[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \reg0|xx[25][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][1] .is_wysiwyg = "true";
defparam \reg0|xx[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \reg0|r1[1]~105 (
// Equation(s):
// \reg0|r1[1]~105_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][1]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][1]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[17][1]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][1]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~105 .lut_mask = 16'hCCE2;
defparam \reg0|r1[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \reg0|r1[1]~106 (
// Equation(s):
// \reg0|r1[1]~106_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[1]~105_combout  & (\reg0|xx[29][1]~q )) # (!\reg0|r1[1]~105_combout  & ((\reg0|xx[21][1]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[1]~105_combout ))))

	.dataa(\reg0|xx[29][1]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][1]~q ),
	.datad(\reg0|r1[1]~105_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~106_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~106 .lut_mask = 16'hBBC0;
defparam \reg0|r1[1]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \reg0|xx[26][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][1] .is_wysiwyg = "true";
defparam \reg0|xx[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \reg0|xx[30][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][1] .is_wysiwyg = "true";
defparam \reg0|xx[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \reg0|xx[22][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][1] .is_wysiwyg = "true";
defparam \reg0|xx[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \reg0|xx[18][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][1] .is_wysiwyg = "true";
defparam \reg0|xx[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \reg0|r1[1]~107 (
// Equation(s):
// \reg0|r1[1]~107_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][1]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][1]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][1]~q ),
	.datac(\reg0|xx[18][1]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~107_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~107 .lut_mask = 16'hAAD8;
defparam \reg0|r1[1]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \reg0|r1[1]~108 (
// Equation(s):
// \reg0|r1[1]~108_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[1]~107_combout  & ((\reg0|xx[30][1]~q ))) # (!\reg0|r1[1]~107_combout  & (\reg0|xx[26][1]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[1]~107_combout ))))

	.dataa(\reg0|xx[26][1]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[30][1]~q ),
	.datad(\reg0|r1[1]~107_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~108 .lut_mask = 16'hF388;
defparam \reg0|r1[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \reg0|xx[24][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][1] .is_wysiwyg = "true";
defparam \reg0|xx[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \reg0|xx[28][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][1] .is_wysiwyg = "true";
defparam \reg0|xx[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \reg0|xx[20][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][1] .is_wysiwyg = "true";
defparam \reg0|xx[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N21
dffeas \reg0|xx[16][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][1] .is_wysiwyg = "true";
defparam \reg0|xx[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \reg0|r1[1]~109 (
// Equation(s):
// \reg0|r1[1]~109_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[20][1]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[16][1]~q )))))

	.dataa(\reg0|xx[20][1]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[16][1]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~109 .lut_mask = 16'hEE30;
defparam \reg0|r1[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \reg0|r1[1]~110 (
// Equation(s):
// \reg0|r1[1]~110_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[1]~109_combout  & ((\reg0|xx[28][1]~q ))) # (!\reg0|r1[1]~109_combout  & (\reg0|xx[24][1]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[1]~109_combout ))))

	.dataa(\reg0|xx[24][1]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[28][1]~q ),
	.datad(\reg0|r1[1]~109_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~110 .lut_mask = 16'hF388;
defparam \reg0|r1[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \reg0|r1[1]~111 (
// Equation(s):
// \reg0|r1[1]~111_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[1]~108_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[1]~110_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[1]~108_combout ),
	.datad(\reg0|r1[1]~110_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~111_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~111 .lut_mask = 16'hD9C8;
defparam \reg0|r1[1]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \reg0|r1[1]~114 (
// Equation(s):
// \reg0|r1[1]~114_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[1]~111_combout  & (\reg0|r1[1]~113_combout )) # (!\reg0|r1[1]~111_combout  & ((\reg0|r1[1]~106_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[1]~111_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[1]~113_combout ),
	.datac(\reg0|r1[1]~106_combout ),
	.datad(\reg0|r1[1]~111_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~114_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~114 .lut_mask = 16'hDDA0;
defparam \reg0|r1[1]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N4
cycloneive_lcell_comb \reg0|xx[15][1]~feeder (
// Equation(s):
// \reg0|xx[15][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~27_combout ),
	.cin(gnd),
	.combout(\reg0|xx[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][1]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \reg0|xx[15][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][1] .is_wysiwyg = "true";
defparam \reg0|xx[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \reg0|xx[12][1]~feeder (
// Equation(s):
// \reg0|xx[12][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~27_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][1]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \reg0|xx[12][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][1] .is_wysiwyg = "true";
defparam \reg0|xx[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \reg0|xx[13][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][1] .is_wysiwyg = "true";
defparam \reg0|xx[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \reg0|r1[1]~122 (
// Equation(s):
// \reg0|r1[1]~122_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][1]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][1]~q ))))

	.dataa(\reg0|xx[12][1]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][1]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~122_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~122 .lut_mask = 16'hFC22;
defparam \reg0|r1[1]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \reg0|xx[14][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][1] .is_wysiwyg = "true";
defparam \reg0|xx[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
cycloneive_lcell_comb \reg0|r1[1]~123 (
// Equation(s):
// \reg0|r1[1]~123_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[1]~122_combout  & (\reg0|xx[15][1]~q )) # (!\reg0|r1[1]~122_combout  & ((\reg0|xx[14][1]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[1]~122_combout ))))

	.dataa(\reg0|xx[15][1]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[1]~122_combout ),
	.datad(\reg0|xx[14][1]~q ),
	.cin(gnd),
	.combout(\reg0|r1[1]~123_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~123 .lut_mask = 16'hBCB0;
defparam \reg0|r1[1]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \reg0|xx[6][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][1] .is_wysiwyg = "true";
defparam \reg0|xx[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N12
cycloneive_lcell_comb \reg0|xx[7][1]~feeder (
// Equation(s):
// \reg0|xx[7][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~27_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][1]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \reg0|xx[7][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][1] .is_wysiwyg = "true";
defparam \reg0|xx[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N21
dffeas \reg0|xx[5][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][1] .is_wysiwyg = "true";
defparam \reg0|xx[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \reg0|xx[4][1]~feeder (
// Equation(s):
// \reg0|xx[4][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \reg0|xx[4][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][1] .is_wysiwyg = "true";
defparam \reg0|xx[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
cycloneive_lcell_comb \reg0|r1[1]~115 (
// Equation(s):
// \reg0|r1[1]~115_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][1]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][1]~q )))))

	.dataa(\reg0|xx[5][1]~q ),
	.datab(\reg0|xx[4][1]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~115_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~115 .lut_mask = 16'hFA0C;
defparam \reg0|r1[1]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N22
cycloneive_lcell_comb \reg0|r1[1]~116 (
// Equation(s):
// \reg0|r1[1]~116_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[1]~115_combout  & ((\reg0|xx[7][1]~q ))) # (!\reg0|r1[1]~115_combout  & (\reg0|xx[6][1]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[1]~115_combout ))))

	.dataa(\reg0|xx[6][1]~q ),
	.datab(\reg0|xx[7][1]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[1]~115_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~116_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~116 .lut_mask = 16'hCFA0;
defparam \reg0|r1[1]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \reg0|xx~85 (
// Equation(s):
// \reg0|xx~85_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[1])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[1]),
	.cin(gnd),
	.combout(\reg0|xx~85_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~85 .lut_mask = 16'hFFAA;
defparam \reg0|xx~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \reg0|xx[1][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][1] .is_wysiwyg = "true";
defparam \reg0|xx[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \reg0|xx[2][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][1] .is_wysiwyg = "true";
defparam \reg0|xx[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
cycloneive_lcell_comb \reg0|r1[1]~119 (
// Equation(s):
// \reg0|r1[1]~119_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][1]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][1]~q ))))

	.dataa(\reg0|xx[2][1]~q ),
	.datab(\reg0|xx[3][1]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~119_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~119 .lut_mask = 16'hC0A0;
defparam \reg0|r1[1]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N14
cycloneive_lcell_comb \reg0|r1[1]~120 (
// Equation(s):
// \reg0|r1[1]~120_combout  = (\reg0|r1[1]~119_combout ) # ((\reg0|xx[1][1]~q  & (\mem0|q[15]~6_combout  & !\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[1][1]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[1]~119_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~120_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~120 .lut_mask = 16'hFF08;
defparam \reg0|r1[1]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \reg0|xx[9][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][1] .is_wysiwyg = "true";
defparam \reg0|xx[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \reg0|xx[11][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][1] .is_wysiwyg = "true";
defparam \reg0|xx[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneive_lcell_comb \reg0|xx[8][1]~feeder (
// Equation(s):
// \reg0|xx[8][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N31
dffeas \reg0|xx[8][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][1] .is_wysiwyg = "true";
defparam \reg0|xx[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \reg0|xx[10][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][1] .is_wysiwyg = "true";
defparam \reg0|xx[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneive_lcell_comb \reg0|r1[1]~117 (
// Equation(s):
// \reg0|r1[1]~117_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|xx[10][1]~q ))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][1]~q ))))

	.dataa(\reg0|xx[8][1]~q ),
	.datab(\reg0|xx[10][1]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~117_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~117 .lut_mask = 16'hFC0A;
defparam \reg0|r1[1]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
cycloneive_lcell_comb \reg0|r1[1]~118 (
// Equation(s):
// \reg0|r1[1]~118_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[1]~117_combout  & ((\reg0|xx[11][1]~q ))) # (!\reg0|r1[1]~117_combout  & (\reg0|xx[9][1]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[1]~117_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][1]~q ),
	.datac(\reg0|xx[11][1]~q ),
	.datad(\reg0|r1[1]~117_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~118_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~118 .lut_mask = 16'hF588;
defparam \reg0|r1[1]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
cycloneive_lcell_comb \reg0|r1[1]~121 (
// Equation(s):
// \reg0|r1[1]~121_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[1]~118_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & (\reg0|r1[1]~120_combout )))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[1]~120_combout ),
	.datad(\reg0|r1[1]~118_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~121_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~121 .lut_mask = 16'hBA98;
defparam \reg0|r1[1]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
cycloneive_lcell_comb \reg0|r1[1]~124 (
// Equation(s):
// \reg0|r1[1]~124_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[1]~121_combout  & (\reg0|r1[1]~123_combout )) # (!\reg0|r1[1]~121_combout  & ((\reg0|r1[1]~116_combout ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[1]~121_combout ))))

	.dataa(\reg0|r1[1]~123_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[1]~116_combout ),
	.datad(\reg0|r1[1]~121_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~124_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~124 .lut_mask = 16'hBBC0;
defparam \reg0|r1[1]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \reg0|r1[1]~125 (
// Equation(s):
// \reg0|r1[1]~125_combout  = (\mem0|q[19]~14_combout  & (((\reg0|r1[1]~114_combout )))) # (!\mem0|q[19]~14_combout  & (\reg0|WideOr0~combout  & ((\reg0|r1[1]~124_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[1]~114_combout ),
	.datad(\reg0|r1[1]~124_combout ),
	.cin(gnd),
	.combout(\reg0|r1[1]~125_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[1]~125 .lut_mask = 16'hE4A0;
defparam \reg0|r1[1]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \id_reg_r1[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|r1[1]~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[1] .is_wysiwyg = "true";
defparam \id_reg_r1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \ex_reg_r1[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[1] .is_wysiwyg = "true";
defparam \ex_reg_r1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \id_immc|imm32[0]~6 (
// Equation(s):
// \id_immc|imm32[0]~6_combout  = (\id_immc|Itype~1_combout  & (\mem0|q[20]~18_combout )) # (!\id_immc|Itype~1_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [7] & \id_immc|Equal3~0_combout ))))

	.dataa(\mem0|q[20]~18_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [7]),
	.datac(\id_immc|Equal3~0_combout ),
	.datad(\id_immc|Itype~1_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[0]~6 .lut_mask = 16'hAAC0;
defparam \id_immc|imm32[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \id_immc|imm32[0]~7 (
// Equation(s):
// \id_immc|imm32[0]~7_combout  = (\mem0|buffer_sig_load~q  & \id_immc|imm32[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\id_immc|imm32[0]~6_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[0]~7 .lut_mask = 16'hF000;
defparam \id_immc|imm32[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \id_imm[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[0] .is_wysiwyg = "true";
defparam \id_imm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \ex_imm[0]~feeder (
// Equation(s):
// \ex_imm[0]~feeder_combout  = id_imm[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(id_imm[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_imm[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[0]~feeder .lut_mask = 16'hF0F0;
defparam \ex_imm[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \ex_imm[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[0] .is_wysiwyg = "true";
defparam \ex_imm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \if_pc_4[0]~feeder (
// Equation(s):
// \if_pc_4[0]~feeder_combout  = \pcreg0|pcnter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [0]),
	.cin(gnd),
	.combout(\if_pc_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc_4[0]~feeder .lut_mask = 16'hFF00;
defparam \if_pc_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \if_pc_4[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[0] .is_wysiwyg = "true";
defparam \if_pc_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \id_pc_4[0]~feeder (
// Equation(s):
// \id_pc_4[0]~feeder_combout  = if_pc_4[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[0]),
	.cin(gnd),
	.combout(\id_pc_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[0]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \id_pc_4[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[0] .is_wysiwyg = "true";
defparam \id_pc_4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \ex_pc_4[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[0] .is_wysiwyg = "true";
defparam \ex_pc_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (ex_imm[0] & (ex_pc_4[0] $ (VCC))) # (!ex_imm[0] & (ex_pc_4[0] & VCC))
// \Add4~1  = CARRY((ex_imm[0] & ex_pc_4[0]))

	.dataa(ex_imm[0]),
	.datab(ex_pc_4[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (ex_pc[3] & ((ex_imm[3] & (\Add4~5  & VCC)) # (!ex_imm[3] & (!\Add4~5 )))) # (!ex_pc[3] & ((ex_imm[3] & (!\Add4~5 )) # (!ex_imm[3] & ((\Add4~5 ) # (GND)))))
// \Add4~7  = CARRY((ex_pc[3] & (!ex_imm[3] & !\Add4~5 )) # (!ex_pc[3] & ((!\Add4~5 ) # (!ex_imm[3]))))

	.dataa(ex_pc[3]),
	.datab(ex_imm[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h9617;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \alu0|Equal4~0 (
// Equation(s):
// \alu0|Equal4~0_combout  = (!id_inst[6] & (id_inst[4] & (\alu0|Equal3~0_combout  & id_inst[5])))

	.dataa(id_inst[6]),
	.datab(id_inst[4]),
	.datac(\alu0|Equal3~0_combout ),
	.datad(id_inst[5]),
	.cin(gnd),
	.combout(\alu0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal4~0 .lut_mask = 16'h4000;
defparam \alu0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \ex_alu_res[7]~12 (
// Equation(s):
// \ex_alu_res[7]~12_combout  = (!id_inst[13] & (id_inst[12] & ((\alu0|Equal3~1_combout ) # (\alu0|Equal4~0_combout ))))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(id_inst[13]),
	.datac(id_inst[12]),
	.datad(\alu0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~12 .lut_mask = 16'h3020;
defparam \ex_alu_res[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \mem0|q[30]~36 (
// Equation(s):
// \mem0|q[30]~36_combout  = (\mem0|buffer_sig_load~q  & \id_imm[30]~10_combout )

	.dataa(gnd),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(gnd),
	.datad(\id_imm[30]~10_combout ),
	.cin(gnd),
	.combout(\mem0|q[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[30]~36 .lut_mask = 16'hCC00;
defparam \mem0|q[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \id_inst[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem0|q[30]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[30] .is_wysiwyg = "true";
defparam \id_inst[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \ex_alu_res[7]~13 (
// Equation(s):
// \ex_alu_res[7]~13_combout  = (id_inst[13]) # ((!\alu0|Equal3~1_combout  & ((id_inst[30]) # (!\alu0|Equal4~0_combout ))))

	.dataa(id_inst[30]),
	.datab(id_inst[13]),
	.datac(\alu0|Equal3~1_combout ),
	.datad(\alu0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~13 .lut_mask = 16'hCECF;
defparam \ex_alu_res[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \alu0|Equal1~0 (
// Equation(s):
// \alu0|Equal1~0_combout  = (!id_inst[4] & (!id_inst[6] & \alu0|Equal3~0_combout ))

	.dataa(gnd),
	.datab(id_inst[4]),
	.datac(id_inst[6]),
	.datad(\alu0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\alu0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal1~0 .lut_mask = 16'h0300;
defparam \alu0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \ex_alu_res[23]~28 (
// Equation(s):
// \ex_alu_res[23]~28_combout  = (\alu0|Equal1~0_combout ) # ((!id_inst[14] & (!\ex_alu_res[7]~12_combout  & !\ex_alu_res[7]~13_combout )))

	.dataa(id_inst[14]),
	.datab(\ex_alu_res[7]~12_combout ),
	.datac(\ex_alu_res[7]~13_combout ),
	.datad(\alu0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[23]~28 .lut_mask = 16'hFF01;
defparam \ex_alu_res[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((ex_pc[2] $ (ex_imm[2] $ (!\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((ex_pc[2] & ((ex_imm[2]) # (!\Add4~3 ))) # (!ex_pc[2] & (ex_imm[2] & !\Add4~3 )))

	.dataa(ex_pc[2]),
	.datab(ex_imm[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h698E;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \ex_wire_alu_in2[2]~6 (
// Equation(s):
// \ex_wire_alu_in2[2]~6_combout  = (\id_Rtype~q  & (id_reg_r2[2])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[2])) # (!\id_Btype~q  & ((id_imm[2])))))

	.dataa(id_reg_r2[2]),
	.datab(\id_Rtype~q ),
	.datac(\id_Btype~q ),
	.datad(id_imm[2]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[2]~6 .lut_mask = 16'hABA8;
defparam \ex_wire_alu_in2[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \ex_wire_alu_in2[1]~5 (
// Equation(s):
// \ex_wire_alu_in2[1]~5_combout  = (\id_Btype~q  & (((id_reg_r2[1])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[1]))) # (!\id_Rtype~q  & (id_imm[1]))))

	.dataa(\id_Btype~q ),
	.datab(id_imm[1]),
	.datac(id_reg_r2[1]),
	.datad(\id_Rtype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[1]~5 .lut_mask = 16'hF0E4;
defparam \ex_wire_alu_in2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \reg0|xx[18][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][0] .is_wysiwyg = "true";
defparam \reg0|xx[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \reg0|xx[22][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][0] .is_wysiwyg = "true";
defparam \reg0|xx[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \reg0|r2[0]~0 (
// Equation(s):
// \reg0|r2[0]~0_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[22][0]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][0]~q ))))

	.dataa(\reg0|xx[18][0]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[22][0]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~0 .lut_mask = 16'hFC22;
defparam \reg0|r2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \reg0|xx[30][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][0] .is_wysiwyg = "true";
defparam \reg0|xx[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \reg0|xx[26][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][0] .is_wysiwyg = "true";
defparam \reg0|xx[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \reg0|r2[0]~1 (
// Equation(s):
// \reg0|r2[0]~1_combout  = (\reg0|r2[0]~0_combout  & ((\reg0|xx[30][0]~q ) # ((!\mem0|q[23]~7_combout )))) # (!\reg0|r2[0]~0_combout  & (((\reg0|xx[26][0]~q  & \mem0|q[23]~7_combout ))))

	.dataa(\reg0|r2[0]~0_combout ),
	.datab(\reg0|xx[30][0]~q ),
	.datac(\reg0|xx[26][0]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~1 .lut_mask = 16'hD8AA;
defparam \reg0|r2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \reg0|xx[21][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][0] .is_wysiwyg = "true";
defparam \reg0|xx[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \reg0|xx[29][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][0] .is_wysiwyg = "true";
defparam \reg0|xx[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \reg0|xx[25][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][0] .is_wysiwyg = "true";
defparam \reg0|xx[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \reg0|xx[17][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][0] .is_wysiwyg = "true";
defparam \reg0|xx[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \reg0|r2[0]~2 (
// Equation(s):
// \reg0|r2[0]~2_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][0]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][0]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][0]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][0]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~2 .lut_mask = 16'hCCB8;
defparam \reg0|r2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \reg0|r2[0]~3 (
// Equation(s):
// \reg0|r2[0]~3_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[0]~2_combout  & ((\reg0|xx[29][0]~q ))) # (!\reg0|r2[0]~2_combout  & (\reg0|xx[21][0]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[0]~2_combout ))))

	.dataa(\reg0|xx[21][0]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[29][0]~q ),
	.datad(\reg0|r2[0]~2_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~3 .lut_mask = 16'hF388;
defparam \reg0|r2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \reg0|xx[24][0]~feeder (
// Equation(s):
// \reg0|xx[24][0]~feeder_combout  = \reg0|xx~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~26_combout ),
	.cin(gnd),
	.combout(\reg0|xx[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[24][0]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \reg0|xx[24][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][0] .is_wysiwyg = "true";
defparam \reg0|xx[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \reg0|xx[28][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][0] .is_wysiwyg = "true";
defparam \reg0|xx[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \reg0|xx[16][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][0] .is_wysiwyg = "true";
defparam \reg0|xx[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \reg0|xx[20][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][0] .is_wysiwyg = "true";
defparam \reg0|xx[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \reg0|r2[0]~4 (
// Equation(s):
// \reg0|r2[0]~4_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[20][0]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[16][0]~q ))))

	.dataa(\reg0|xx[16][0]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[20][0]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~4 .lut_mask = 16'hFC22;
defparam \reg0|r2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \reg0|r2[0]~5 (
// Equation(s):
// \reg0|r2[0]~5_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[0]~4_combout  & ((\reg0|xx[28][0]~q ))) # (!\reg0|r2[0]~4_combout  & (\reg0|xx[24][0]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[0]~4_combout ))))

	.dataa(\reg0|xx[24][0]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[28][0]~q ),
	.datad(\reg0|r2[0]~4_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~5 .lut_mask = 16'hF388;
defparam \reg0|r2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \reg0|r2[0]~6 (
// Equation(s):
// \reg0|r2[0]~6_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|r2[0]~3_combout )) # (!\mem0|q[20]~3_combout  & ((\reg0|r2[0]~5_combout )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[0]~3_combout ),
	.datad(\reg0|r2[0]~5_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~6 .lut_mask = 16'hD9C8;
defparam \reg0|r2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \reg0|xx[19][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][0] .is_wysiwyg = "true";
defparam \reg0|xx[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \reg0|xx[27][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][0] .is_wysiwyg = "true";
defparam \reg0|xx[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneive_lcell_comb \reg0|r2[0]~7 (
// Equation(s):
// \reg0|r2[0]~7_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[27][0]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[19][0]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[19][0]~q ),
	.datac(\reg0|xx[27][0]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~7 .lut_mask = 16'hAAE4;
defparam \reg0|r2[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \reg0|xx[31][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][0] .is_wysiwyg = "true";
defparam \reg0|xx[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \reg0|r2[0]~8 (
// Equation(s):
// \reg0|r2[0]~8_combout  = (\reg0|r2[0]~7_combout  & ((\reg0|xx[31][0]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[0]~7_combout  & (((\reg0|xx[23][0]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|r2[0]~7_combout ),
	.datab(\reg0|xx[31][0]~q ),
	.datac(\reg0|xx[23][0]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~8 .lut_mask = 16'hD8AA;
defparam \reg0|r2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \reg0|r2[0]~9 (
// Equation(s):
// \reg0|r2[0]~9_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[0]~6_combout  & ((\reg0|r2[0]~8_combout ))) # (!\reg0|r2[0]~6_combout  & (\reg0|r2[0]~1_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[0]~6_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[0]~1_combout ),
	.datac(\reg0|r2[0]~6_combout ),
	.datad(\reg0|r2[0]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~9 .lut_mask = 16'hF858;
defparam \reg0|r2[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \reg0|xx[15][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][0] .is_wysiwyg = "true";
defparam \reg0|xx[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \reg0|xx[13][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][0] .is_wysiwyg = "true";
defparam \reg0|xx[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \reg0|xx[12][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][0] .is_wysiwyg = "true";
defparam \reg0|xx[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \reg0|xx[14][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][0] .is_wysiwyg = "true";
defparam \reg0|xx[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \reg0|r2[0]~17 (
// Equation(s):
// \reg0|r2[0]~17_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][0]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][0]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][0]~q ),
	.datab(\reg0|xx[14][0]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~17 .lut_mask = 16'hF0CA;
defparam \reg0|r2[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \reg0|r2[0]~18 (
// Equation(s):
// \reg0|r2[0]~18_combout  = (\reg0|r2[0]~17_combout  & ((\reg0|xx[15][0]~q ) # ((!\mem0|q[20]~3_combout )))) # (!\reg0|r2[0]~17_combout  & (((\reg0|xx[13][0]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[15][0]~q ),
	.datab(\reg0|xx[13][0]~q ),
	.datac(\reg0|r2[0]~17_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~18 .lut_mask = 16'hACF0;
defparam \reg0|r2[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N15
dffeas \reg0|xx[5][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][0] .is_wysiwyg = "true";
defparam \reg0|xx[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \reg0|xx[7][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][0] .is_wysiwyg = "true";
defparam \reg0|xx[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \reg0|xx[4][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][0] .is_wysiwyg = "true";
defparam \reg0|xx[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N9
dffeas \reg0|xx[6][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][0] .is_wysiwyg = "true";
defparam \reg0|xx[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
cycloneive_lcell_comb \reg0|r2[0]~10 (
// Equation(s):
// \reg0|r2[0]~10_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][0]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][0]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[4][0]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|xx[6][0]~q ),
	.cin(gnd),
	.combout(\reg0|r2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~10 .lut_mask = 16'hF4A4;
defparam \reg0|r2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
cycloneive_lcell_comb \reg0|r2[0]~11 (
// Equation(s):
// \reg0|r2[0]~11_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[0]~10_combout  & ((\reg0|xx[7][0]~q ))) # (!\reg0|r2[0]~10_combout  & (\reg0|xx[5][0]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[0]~10_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[5][0]~q ),
	.datac(\reg0|xx[7][0]~q ),
	.datad(\reg0|r2[0]~10_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~11 .lut_mask = 16'hF588;
defparam \reg0|r2[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \reg0|xx~82 (
// Equation(s):
// \reg0|xx~82_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[0])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(mem_reg_wb[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~82_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~82 .lut_mask = 16'hFAFA;
defparam \reg0|xx~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \reg0|xx[1][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][0] .is_wysiwyg = "true";
defparam \reg0|xx[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \reg0|xx[2][0]~feeder (
// Equation(s):
// \reg0|xx[2][0]~feeder_combout  = \reg0|xx~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~26_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][0]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \reg0|xx[2][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][0] .is_wysiwyg = "true";
defparam \reg0|xx[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cycloneive_lcell_comb \reg0|xx[3][0]~feeder (
// Equation(s):
// \reg0|xx[3][0]~feeder_combout  = \reg0|xx~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \reg0|xx[3][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][0] .is_wysiwyg = "true";
defparam \reg0|xx[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \reg0|r2[0]~14 (
// Equation(s):
// \reg0|r2[0]~14_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][0]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][0]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][0]~q ),
	.datac(\reg0|xx[3][0]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~14 .lut_mask = 16'hF0CC;
defparam \reg0|r2[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \reg0|r2[0]~15 (
// Equation(s):
// \reg0|r2[0]~15_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[0]~14_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][0]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[1][0]~q ),
	.datab(\reg0|r2[0]~14_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~15 .lut_mask = 16'hCAC0;
defparam \reg0|r2[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N3
dffeas \reg0|xx[11][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][0] .is_wysiwyg = "true";
defparam \reg0|xx[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \reg0|xx[10][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][0] .is_wysiwyg = "true";
defparam \reg0|xx[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneive_lcell_comb \reg0|xx[8][0]~feeder (
// Equation(s):
// \reg0|xx[8][0]~feeder_combout  = \reg0|xx~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \reg0|xx[8][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][0] .is_wysiwyg = "true";
defparam \reg0|xx[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N7
dffeas \reg0|xx[9][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][0] .is_wysiwyg = "true";
defparam \reg0|xx[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \reg0|r2[0]~12 (
// Equation(s):
// \reg0|r2[0]~12_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][0]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][0]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[8][0]~q ),
	.datac(\reg0|xx[9][0]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~12 .lut_mask = 16'hAAE4;
defparam \reg0|r2[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \reg0|r2[0]~13 (
// Equation(s):
// \reg0|r2[0]~13_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[0]~12_combout  & (\reg0|xx[11][0]~q )) # (!\reg0|r2[0]~12_combout  & ((\reg0|xx[10][0]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[0]~12_combout ))))

	.dataa(\reg0|xx[11][0]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[10][0]~q ),
	.datad(\reg0|r2[0]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~13 .lut_mask = 16'hBBC0;
defparam \reg0|r2[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \reg0|r2[0]~16 (
// Equation(s):
// \reg0|r2[0]~16_combout  = (\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout ) # ((\reg0|r2[0]~13_combout )))) # (!\mem0|q[23]~7_combout  & (!\mem0|q[22]~8_combout  & (\reg0|r2[0]~15_combout )))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[0]~15_combout ),
	.datad(\reg0|r2[0]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~16 .lut_mask = 16'hBA98;
defparam \reg0|r2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \reg0|r2[0]~19 (
// Equation(s):
// \reg0|r2[0]~19_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[0]~16_combout  & (\reg0|r2[0]~18_combout )) # (!\reg0|r2[0]~16_combout  & ((\reg0|r2[0]~11_combout ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[0]~16_combout ))))

	.dataa(\reg0|r2[0]~18_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[0]~11_combout ),
	.datad(\reg0|r2[0]~16_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~19 .lut_mask = 16'hBBC0;
defparam \reg0|r2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \reg0|r2[0]~20 (
// Equation(s):
// \reg0|r2[0]~20_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[0]~9_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & ((\reg0|r2[0]~19_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[0]~9_combout ),
	.datad(\reg0|r2[0]~19_combout ),
	.cin(gnd),
	.combout(\reg0|r2[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[0]~20 .lut_mask = 16'hE4A0;
defparam \reg0|r2[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \id_reg_r2[0]~feeder (
// Equation(s):
// \id_reg_r2[0]~feeder_combout  = \reg0|r2[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r2[0]~20_combout ),
	.cin(gnd),
	.combout(\id_reg_r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r2[0]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \id_reg_r2[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[0] .is_wysiwyg = "true";
defparam \id_reg_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \ex_wire_alu_in2[0]~0 (
// Equation(s):
// \ex_wire_alu_in2[0]~0_combout  = (\id_Btype~q  & (id_reg_r2[0])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[0])) # (!\id_Rtype~q  & ((id_imm[0])))))

	.dataa(id_reg_r2[0]),
	.datab(\id_Btype~q ),
	.datac(\id_Rtype~q ),
	.datad(id_imm[0]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[0]~0 .lut_mask = 16'hABA8;
defparam \ex_wire_alu_in2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \alu0|Ires[0][0]~0 (
// Equation(s):
// \alu0|Ires[0][0]~0_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[0] $ (VCC))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[0] & VCC))
// \alu0|Ires[0][0]~1  = CARRY((\ex_wire_alu_in2[0]~0_combout  & id_reg_r1[0]))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(id_reg_r1[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu0|Ires[0][0]~0_combout ),
	.cout(\alu0|Ires[0][0]~1 ));
// synopsys translate_off
defparam \alu0|Ires[0][0]~0 .lut_mask = 16'h6688;
defparam \alu0|Ires[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \alu0|Ires[0][1]~2 (
// Equation(s):
// \alu0|Ires[0][1]~2_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((id_reg_r1[1] & (\alu0|Ires[0][0]~1  & VCC)) # (!id_reg_r1[1] & (!\alu0|Ires[0][0]~1 )))) # (!\ex_wire_alu_in2[1]~5_combout  & ((id_reg_r1[1] & (!\alu0|Ires[0][0]~1 )) # (!id_reg_r1[1] & 
// ((\alu0|Ires[0][0]~1 ) # (GND)))))
// \alu0|Ires[0][1]~3  = CARRY((\ex_wire_alu_in2[1]~5_combout  & (!id_reg_r1[1] & !\alu0|Ires[0][0]~1 )) # (!\ex_wire_alu_in2[1]~5_combout  & ((!\alu0|Ires[0][0]~1 ) # (!id_reg_r1[1]))))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(id_reg_r1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][0]~1 ),
	.combout(\alu0|Ires[0][1]~2_combout ),
	.cout(\alu0|Ires[0][1]~3 ));
// synopsys translate_off
defparam \alu0|Ires[0][1]~2 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \alu0|Ires[0][2]~4 (
// Equation(s):
// \alu0|Ires[0][2]~4_combout  = ((id_reg_r1[2] $ (\ex_wire_alu_in2[2]~6_combout  $ (!\alu0|Ires[0][1]~3 )))) # (GND)
// \alu0|Ires[0][2]~5  = CARRY((id_reg_r1[2] & ((\ex_wire_alu_in2[2]~6_combout ) # (!\alu0|Ires[0][1]~3 ))) # (!id_reg_r1[2] & (\ex_wire_alu_in2[2]~6_combout  & !\alu0|Ires[0][1]~3 )))

	.dataa(id_reg_r1[2]),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][1]~3 ),
	.combout(\alu0|Ires[0][2]~4_combout ),
	.cout(\alu0|Ires[0][2]~5 ));
// synopsys translate_off
defparam \alu0|Ires[0][2]~4 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \id_immc|imm32[18]~23 (
// Equation(s):
// \id_immc|imm32[18]~23_combout  = (\id_immc|imm32[12]~35_combout ) # ((\mem0|q[18]~12_combout  & !\id_immc|imm32[12]~36_combout ))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(gnd),
	.datac(\id_immc|imm32[12]~35_combout ),
	.datad(\id_immc|imm32[12]~36_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[18]~23 .lut_mask = 16'hF0FA;
defparam \id_immc|imm32[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \id_imm[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[18]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[18] .is_wysiwyg = "true";
defparam \id_imm[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \ex_imm[18]~feeder (
// Equation(s):
// \ex_imm[18]~feeder_combout  = id_imm[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[18]),
	.cin(gnd),
	.combout(\ex_imm[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[18]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \ex_imm[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[18] .is_wysiwyg = "true";
defparam \ex_imm[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \id_immc|imm32[16]~25 (
// Equation(s):
// \id_immc|imm32[16]~25_combout  = (\id_immc|imm32[12]~35_combout ) # ((\mem0|q[16]~13_combout  & !\id_immc|imm32[12]~36_combout ))

	.dataa(gnd),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\id_immc|imm32[12]~36_combout ),
	.datad(\id_immc|imm32[12]~35_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[16]~25 .lut_mask = 16'hFF0C;
defparam \id_immc|imm32[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \id_imm[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[16]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[16] .is_wysiwyg = "true";
defparam \id_imm[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \ex_imm[16]~feeder (
// Equation(s):
// \ex_imm[16]~feeder_combout  = id_imm[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[16]),
	.cin(gnd),
	.combout(\ex_imm[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[16]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \ex_imm[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[16] .is_wysiwyg = "true";
defparam \ex_imm[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \if_pc[16]~feeder (
// Equation(s):
// \if_pc[16]~feeder_combout  = \pcreg0|pcnter [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [16]),
	.cin(gnd),
	.combout(\if_pc[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[16]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \if_pc[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[16] .is_wysiwyg = "true";
defparam \if_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \id_pc[16]~feeder (
// Equation(s):
// \id_pc[16]~feeder_combout  = if_pc[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[16]),
	.cin(gnd),
	.combout(\id_pc[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[16]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \id_pc[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[16] .is_wysiwyg = "true";
defparam \id_pc[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \ex_pc[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[16] .is_wysiwyg = "true";
defparam \ex_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \reg0|xx[15][4]~feeder (
// Equation(s):
// \reg0|xx[15][4]~feeder_combout  = \reg0|xx~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~30_combout ),
	.cin(gnd),
	.combout(\reg0|xx[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][4]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \reg0|xx[15][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][4] .is_wysiwyg = "true";
defparam \reg0|xx[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \reg0|xx[13][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][4] .is_wysiwyg = "true";
defparam \reg0|xx[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \reg0|xx[12][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][4] .is_wysiwyg = "true";
defparam \reg0|xx[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \reg0|r2[4]~101 (
// Equation(s):
// \reg0|r2[4]~101_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][4]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][4]~q ))))

	.dataa(\reg0|xx[12][4]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][4]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~101 .lut_mask = 16'hFC22;
defparam \reg0|r2[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \reg0|r2[4]~102 (
// Equation(s):
// \reg0|r2[4]~102_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[4]~101_combout  & (\reg0|xx[15][4]~q )) # (!\reg0|r2[4]~101_combout  & ((\reg0|xx[13][4]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[4]~101_combout ))))

	.dataa(\reg0|xx[15][4]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[13][4]~q ),
	.datad(\reg0|r2[4]~101_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~102 .lut_mask = 16'hBBC0;
defparam \reg0|r2[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N21
dffeas \reg0|xx[11][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][4] .is_wysiwyg = "true";
defparam \reg0|xx[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \reg0|xx[10][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][4] .is_wysiwyg = "true";
defparam \reg0|xx[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneive_lcell_comb \reg0|xx[8][4]~feeder (
// Equation(s):
// \reg0|xx[8][4]~feeder_combout  = \reg0|xx~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][4]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \reg0|xx[8][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][4] .is_wysiwyg = "true";
defparam \reg0|xx[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \reg0|xx[9][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][4] .is_wysiwyg = "true";
defparam \reg0|xx[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \reg0|r2[4]~94 (
// Equation(s):
// \reg0|r2[4]~94_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][4]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][4]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[8][4]~q ),
	.datac(\reg0|xx[9][4]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~94 .lut_mask = 16'hAAE4;
defparam \reg0|r2[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \reg0|r2[4]~95 (
// Equation(s):
// \reg0|r2[4]~95_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[4]~94_combout  & (\reg0|xx[11][4]~q )) # (!\reg0|r2[4]~94_combout  & ((\reg0|xx[10][4]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[4]~94_combout ))))

	.dataa(\reg0|xx[11][4]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[10][4]~q ),
	.datad(\reg0|r2[4]~94_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~95 .lut_mask = 16'hBBC0;
defparam \reg0|r2[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \reg0|xx[3][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][4] .is_wysiwyg = "true";
defparam \reg0|xx[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \reg0|xx~64 (
// Equation(s):
// \reg0|xx~64_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[4]),
	.cin(gnd),
	.combout(\reg0|xx~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~64 .lut_mask = 16'hFFF0;
defparam \reg0|xx~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \reg0|xx[2][4]~feeder (
// Equation(s):
// \reg0|xx[2][4]~feeder_combout  = \reg0|xx~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][4]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \reg0|xx[2][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][4] .is_wysiwyg = "true";
defparam \reg0|xx[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \reg0|r2[4]~98 (
// Equation(s):
// \reg0|r2[4]~98_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][4]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][4]~q )))

	.dataa(\reg0|xx[3][4]~q ),
	.datab(\reg0|xx[2][4]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~98 .lut_mask = 16'hAACC;
defparam \reg0|r2[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \reg0|xx[1][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][4] .is_wysiwyg = "true";
defparam \reg0|xx[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
cycloneive_lcell_comb \reg0|r2[4]~99 (
// Equation(s):
// \reg0|r2[4]~99_combout  = (\mem0|q[21]~9_combout  & (\reg0|r2[4]~98_combout )) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[1][4]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[4]~98_combout ),
	.datab(\reg0|xx[1][4]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~99 .lut_mask = 16'hACA0;
defparam \reg0|r2[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \reg0|xx[7][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][4] .is_wysiwyg = "true";
defparam \reg0|xx[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \reg0|xx[5][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][4] .is_wysiwyg = "true";
defparam \reg0|xx[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N15
dffeas \reg0|xx[6][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][4] .is_wysiwyg = "true";
defparam \reg0|xx[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \reg0|xx[4][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][4] .is_wysiwyg = "true";
defparam \reg0|xx[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \reg0|r2[4]~96 (
// Equation(s):
// \reg0|r2[4]~96_combout  = (\mem0|q[21]~9_combout  & ((\reg0|xx[6][4]~q ) # ((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[4][4]~q  & !\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[6][4]~q ),
	.datab(\reg0|xx[4][4]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~96 .lut_mask = 16'hF0AC;
defparam \reg0|r2[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \reg0|r2[4]~97 (
// Equation(s):
// \reg0|r2[4]~97_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[4]~96_combout  & (\reg0|xx[7][4]~q )) # (!\reg0|r2[4]~96_combout  & ((\reg0|xx[5][4]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[4]~96_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[7][4]~q ),
	.datac(\reg0|xx[5][4]~q ),
	.datad(\reg0|r2[4]~96_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~97 .lut_mask = 16'hDDA0;
defparam \reg0|r2[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \reg0|r2[4]~100 (
// Equation(s):
// \reg0|r2[4]~100_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|r2[4]~97_combout ))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[4]~99_combout ))))

	.dataa(\reg0|r2[4]~99_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[4]~97_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~100 .lut_mask = 16'hFC22;
defparam \reg0|r2[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \reg0|r2[4]~103 (
// Equation(s):
// \reg0|r2[4]~103_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[4]~100_combout  & (\reg0|r2[4]~102_combout )) # (!\reg0|r2[4]~100_combout  & ((\reg0|r2[4]~95_combout ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[4]~100_combout ))))

	.dataa(\reg0|r2[4]~102_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[4]~95_combout ),
	.datad(\reg0|r2[4]~100_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~103 .lut_mask = 16'hBBC0;
defparam \reg0|r2[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \reg0|xx[31][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][4] .is_wysiwyg = "true";
defparam \reg0|xx[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \reg0|xx[27][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][4] .is_wysiwyg = "true";
defparam \reg0|xx[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \reg0|xx[19][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][4] .is_wysiwyg = "true";
defparam \reg0|xx[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \reg0|xx[23][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][4] .is_wysiwyg = "true";
defparam \reg0|xx[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \reg0|r2[4]~91 (
// Equation(s):
// \reg0|r2[4]~91_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[23][4]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[19][4]~q ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[19][4]~q ),
	.datac(\reg0|xx[23][4]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~91 .lut_mask = 16'hFA44;
defparam \reg0|r2[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \reg0|r2[4]~92 (
// Equation(s):
// \reg0|r2[4]~92_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[4]~91_combout  & (\reg0|xx[31][4]~q )) # (!\reg0|r2[4]~91_combout  & ((\reg0|xx[27][4]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[4]~91_combout ))))

	.dataa(\reg0|xx[31][4]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[27][4]~q ),
	.datad(\reg0|r2[4]~91_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~92 .lut_mask = 16'hBBC0;
defparam \reg0|r2[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \reg0|xx[25][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][4] .is_wysiwyg = "true";
defparam \reg0|xx[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \reg0|xx[29][4]~feeder (
// Equation(s):
// \reg0|xx[29][4]~feeder_combout  = \reg0|xx~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~30_combout ),
	.cin(gnd),
	.combout(\reg0|xx[29][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[29][4]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[29][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \reg0|xx[29][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][4] .is_wysiwyg = "true";
defparam \reg0|xx[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \reg0|xx[17][4]~feeder (
// Equation(s):
// \reg0|xx[17][4]~feeder_combout  = \reg0|xx~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~30_combout ),
	.cin(gnd),
	.combout(\reg0|xx[17][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[17][4]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[17][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \reg0|xx[17][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][4] .is_wysiwyg = "true";
defparam \reg0|xx[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \reg0|xx[21][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][4] .is_wysiwyg = "true";
defparam \reg0|xx[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \reg0|r2[4]~86 (
// Equation(s):
// \reg0|r2[4]~86_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[21][4]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[17][4]~q ))))

	.dataa(\reg0|xx[17][4]~q ),
	.datab(\reg0|xx[21][4]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~86 .lut_mask = 16'hFC0A;
defparam \reg0|r2[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \reg0|r2[4]~87 (
// Equation(s):
// \reg0|r2[4]~87_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[4]~86_combout  & ((\reg0|xx[29][4]~q ))) # (!\reg0|r2[4]~86_combout  & (\reg0|xx[25][4]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[4]~86_combout ))))

	.dataa(\reg0|xx[25][4]~q ),
	.datab(\reg0|xx[29][4]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[4]~86_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~87 .lut_mask = 16'hCFA0;
defparam \reg0|r2[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N11
dffeas \reg0|xx[28][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][4] .is_wysiwyg = "true";
defparam \reg0|xx[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \reg0|xx[20][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][4] .is_wysiwyg = "true";
defparam \reg0|xx[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \reg0|xx[16][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][4] .is_wysiwyg = "true";
defparam \reg0|xx[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \reg0|xx[24][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][4] .is_wysiwyg = "true";
defparam \reg0|xx[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \reg0|r2[4]~88 (
// Equation(s):
// \reg0|r2[4]~88_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[24][4]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[16][4]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[16][4]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[24][4]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~88 .lut_mask = 16'hCCE2;
defparam \reg0|r2[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \reg0|r2[4]~89 (
// Equation(s):
// \reg0|r2[4]~89_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[4]~88_combout  & (\reg0|xx[28][4]~q )) # (!\reg0|r2[4]~88_combout  & ((\reg0|xx[20][4]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[4]~88_combout ))))

	.dataa(\reg0|xx[28][4]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[20][4]~q ),
	.datad(\reg0|r2[4]~88_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~89 .lut_mask = 16'hBBC0;
defparam \reg0|r2[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \reg0|r2[4]~90 (
// Equation(s):
// \reg0|r2[4]~90_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|r2[4]~87_combout )) # (!\mem0|q[20]~3_combout  & ((\reg0|r2[4]~89_combout )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[4]~87_combout ),
	.datad(\reg0|r2[4]~89_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~90 .lut_mask = 16'hD9C8;
defparam \reg0|r2[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \reg0|xx[30][4]~feeder (
// Equation(s):
// \reg0|xx[30][4]~feeder_combout  = \reg0|xx~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[30][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[30][4]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[30][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \reg0|xx[30][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][4] .is_wysiwyg = "true";
defparam \reg0|xx[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \reg0|xx[22][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][4] .is_wysiwyg = "true";
defparam \reg0|xx[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \reg0|xx[18][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][4] .is_wysiwyg = "true";
defparam \reg0|xx[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \reg0|xx[26][4]~feeder (
// Equation(s):
// \reg0|xx[26][4]~feeder_combout  = \reg0|xx~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][4]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \reg0|xx[26][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][4] .is_wysiwyg = "true";
defparam \reg0|xx[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \reg0|r2[4]~84 (
// Equation(s):
// \reg0|r2[4]~84_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[26][4]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][4]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[18][4]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[26][4]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~84 .lut_mask = 16'hCCE2;
defparam \reg0|r2[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \reg0|r2[4]~85 (
// Equation(s):
// \reg0|r2[4]~85_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[4]~84_combout  & (\reg0|xx[30][4]~q )) # (!\reg0|r2[4]~84_combout  & ((\reg0|xx[22][4]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[4]~84_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[30][4]~q ),
	.datac(\reg0|xx[22][4]~q ),
	.datad(\reg0|r2[4]~84_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~85 .lut_mask = 16'hDDA0;
defparam \reg0|r2[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \reg0|r2[4]~93 (
// Equation(s):
// \reg0|r2[4]~93_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[4]~90_combout  & (\reg0|r2[4]~92_combout )) # (!\reg0|r2[4]~90_combout  & ((\reg0|r2[4]~85_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[4]~90_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[4]~92_combout ),
	.datac(\reg0|r2[4]~90_combout ),
	.datad(\reg0|r2[4]~85_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~93 .lut_mask = 16'hDAD0;
defparam \reg0|r2[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \reg0|r2[4]~104 (
// Equation(s):
// \reg0|r2[4]~104_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[4]~93_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & (\reg0|r2[4]~103_combout )))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[4]~103_combout ),
	.datad(\reg0|r2[4]~93_combout ),
	.cin(gnd),
	.combout(\reg0|r2[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[4]~104 .lut_mask = 16'hEC20;
defparam \reg0|r2[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \id_reg_r2[4]~feeder (
// Equation(s):
// \id_reg_r2[4]~feeder_combout  = \reg0|r2[4]~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r2[4]~104_combout ),
	.cin(gnd),
	.combout(\id_reg_r2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r2[4]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N27
dffeas \id_reg_r2[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[4] .is_wysiwyg = "true";
defparam \id_reg_r2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \ex_wire_alu_in2[4]~4 (
// Equation(s):
// \ex_wire_alu_in2[4]~4_combout  = (\id_Rtype~q  & (id_reg_r2[4])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[4])) # (!\id_Btype~q  & ((id_imm[4])))))

	.dataa(\id_Rtype~q ),
	.datab(id_reg_r2[4]),
	.datac(\id_Btype~q ),
	.datad(id_imm[4]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[4]~4 .lut_mask = 16'hCDC8;
defparam \ex_wire_alu_in2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \ex_alu_res[11]~30 (
// Equation(s):
// \ex_alu_res[11]~30_combout  = (id_inst[14] & ((\ex_wire_alu_in2[4]~4_combout ) # (\ex_wire_alu_in2[3]~7_combout )))

	.dataa(gnd),
	.datab(id_inst[14]),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\ex_wire_alu_in2[3]~7_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[11]~30 .lut_mask = 16'hCCC0;
defparam \ex_alu_res[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \ex_alu_res[11]~29 (
// Equation(s):
// \ex_alu_res[11]~29_combout  = (\ex_wire_alu_in2[4]~4_combout ) # (!id_inst[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\ex_alu_res[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[11]~29 .lut_mask = 16'hF0FF;
defparam \ex_alu_res[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \id_immc|imm32[30]~20 (
// Equation(s):
// \id_immc|imm32[30]~20_combout  = ((\id_immc|imm32[11]~9_combout  & (\id_immc|Utype~0_combout  & !\id_immc|Equal4~18_combout ))) # (!\mem0|buffer_sig_load~q )

	.dataa(\id_immc|imm32[11]~9_combout ),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\id_immc|Utype~0_combout ),
	.datad(\id_immc|Equal4~18_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[30]~20 .lut_mask = 16'h33B3;
defparam \id_immc|imm32[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \id_immc|imm32[30]~21 (
// Equation(s):
// \id_immc|imm32[30]~21_combout  = (!\id_immc|Itype~1_combout  & (!\id_imm[4]~20_combout  & (!\id_immc|Equal3~0_combout  & !\id_immc|Equal4~18_combout )))

	.dataa(\id_immc|Itype~1_combout ),
	.datab(\id_imm[4]~20_combout ),
	.datac(\id_immc|Equal3~0_combout ),
	.datad(\id_immc|Equal4~18_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[30]~21 .lut_mask = 16'h0001;
defparam \id_immc|imm32[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \id_imm[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[21]~1_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[21] .is_wysiwyg = "true";
defparam \id_imm[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \ex_imm[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[21] .is_wysiwyg = "true";
defparam \ex_imm[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \ex_alu_res[7]~33 (
// Equation(s):
// \ex_alu_res[7]~33_combout  = (\ex_alu_res[7]~12_combout  & (((id_inst[4]) # (id_inst[6])) # (!\alu0|Equal3~0_combout )))

	.dataa(\alu0|Equal3~0_combout ),
	.datab(id_inst[4]),
	.datac(id_inst[6]),
	.datad(\ex_alu_res[7]~12_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~33 .lut_mask = 16'hFD00;
defparam \ex_alu_res[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \ex_alu_res[23]~31 (
// Equation(s):
// \ex_alu_res[23]~31_combout  = (\ex_alu_res[23]~28_combout ) # ((id_inst[14] & (\ex_wire_alu_in2[4]~4_combout  & \ex_alu_res[7]~12_combout )))

	.dataa(id_inst[14]),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\ex_alu_res[7]~12_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[23]~31 .lut_mask = 16'hF8F0;
defparam \ex_alu_res[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \ex_alu_res[7]~16 (
// Equation(s):
// \ex_alu_res[7]~16_combout  = (id_inst[13] & ((\alu0|Equal3~1_combout ) # (\alu0|Equal4~0_combout )))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(gnd),
	.datac(id_inst[13]),
	.datad(\alu0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~16 .lut_mask = 16'hF0A0;
defparam \ex_alu_res[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \ex_alu_res[7]~15 (
// Equation(s):
// \ex_alu_res[7]~15_combout  = (!id_inst[13] & ((\alu0|Equal3~1_combout ) # ((id_inst[14] & \alu0|Equal4~0_combout ))))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(id_inst[13]),
	.datac(id_inst[14]),
	.datad(\alu0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~15 .lut_mask = 16'h3222;
defparam \ex_alu_res[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \ex_alu_res[7]~17 (
// Equation(s):
// \ex_alu_res[7]~17_combout  = (\ex_alu_res[7]~15_combout ) # ((\ex_alu_res[7]~16_combout  & id_inst[12]))

	.dataa(gnd),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(id_inst[12]),
	.datad(\ex_alu_res[7]~15_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~17 .lut_mask = 16'hFFC0;
defparam \ex_alu_res[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \ex_alu_res[7]~20 (
// Equation(s):
// \ex_alu_res[7]~20_combout  = (\ex_alu_res[7]~16_combout  & (((id_inst[14])))) # (!\ex_alu_res[7]~16_combout  & ((\alu0|Equal4~0_combout ) # ((\ex_alu_res[7]~17_combout ))))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\alu0|Equal4~0_combout ),
	.datac(id_inst[14]),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~20 .lut_mask = 16'hF5E4;
defparam \ex_alu_res[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \ex_wire_alu_in2[21]~18 (
// Equation(s):
// \ex_wire_alu_in2[21]~18_combout  = (\id_Btype~q  & (id_reg_r2[21])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[21])) # (!\id_Rtype~q  & ((id_imm[21])))))

	.dataa(id_reg_r2[21]),
	.datab(id_imm[21]),
	.datac(\id_Btype~q ),
	.datad(\id_Rtype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[21]~18 .lut_mask = 16'hAAAC;
defparam \ex_wire_alu_in2[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \ex_wire_alu_in2[20]~19 (
// Equation(s):
// \ex_wire_alu_in2[20]~19_combout  = (\id_Btype~q  & (id_reg_r2[20])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[20])) # (!\id_Rtype~q  & ((id_imm[20])))))

	.dataa(id_reg_r2[20]),
	.datab(id_imm[20]),
	.datac(\id_Btype~q ),
	.datad(\id_Rtype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[20]~19 .lut_mask = 16'hAAAC;
defparam \ex_wire_alu_in2[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \reg0|xx[14][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][20] .is_wysiwyg = "true";
defparam \reg0|xx[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneive_lcell_comb \reg0|xx[12][20]~feeder (
// Equation(s):
// \reg0|xx[12][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~46_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][20]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N21
dffeas \reg0|xx[12][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][20] .is_wysiwyg = "true";
defparam \reg0|xx[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \reg0|xx[13][20]~feeder (
// Equation(s):
// \reg0|xx[13][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~46_combout ),
	.cin(gnd),
	.combout(\reg0|xx[13][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[13][20]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[13][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \reg0|xx[13][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][20] .is_wysiwyg = "true";
defparam \reg0|xx[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \reg0|r1[20]~416 (
// Equation(s):
// \reg0|r1[20]~416_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[13][20]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][20]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[12][20]~q ),
	.datab(\reg0|xx[13][20]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~416_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~416 .lut_mask = 16'hF0CA;
defparam \reg0|r1[20]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \reg0|xx[15][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][20] .is_wysiwyg = "true";
defparam \reg0|xx[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \reg0|r1[20]~417 (
// Equation(s):
// \reg0|r1[20]~417_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[20]~416_combout  & ((\reg0|xx[15][20]~q ))) # (!\reg0|r1[20]~416_combout  & (\reg0|xx[14][20]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[20]~416_combout ))))

	.dataa(\reg0|xx[14][20]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[20]~416_combout ),
	.datad(\reg0|xx[15][20]~q ),
	.cin(gnd),
	.combout(\reg0|r1[20]~417_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~417 .lut_mask = 16'hF838;
defparam \reg0|r1[20]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneive_lcell_comb \reg0|xx[6][20]~feeder (
// Equation(s):
// \reg0|xx[6][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N9
dffeas \reg0|xx[6][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][20] .is_wysiwyg = "true";
defparam \reg0|xx[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N21
dffeas \reg0|xx[5][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][20] .is_wysiwyg = "true";
defparam \reg0|xx[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \reg0|xx[4][20]~feeder (
// Equation(s):
// \reg0|xx[4][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~46_combout ),
	.cin(gnd),
	.combout(\reg0|xx[4][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][20]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[4][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N21
dffeas \reg0|xx[4][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][20] .is_wysiwyg = "true";
defparam \reg0|xx[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \reg0|r1[20]~409 (
// Equation(s):
// \reg0|r1[20]~409_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][20]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][20]~q )))))

	.dataa(\reg0|xx[5][20]~q ),
	.datab(\reg0|xx[4][20]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~409_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~409 .lut_mask = 16'hFA0C;
defparam \reg0|r1[20]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \reg0|r1[20]~410 (
// Equation(s):
// \reg0|r1[20]~410_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[20]~409_combout  & (\reg0|xx[7][20]~q )) # (!\reg0|r1[20]~409_combout  & ((\reg0|xx[6][20]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[20]~409_combout ))))

	.dataa(\reg0|xx[7][20]~q ),
	.datab(\reg0|xx[6][20]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[20]~409_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~410_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~410 .lut_mask = 16'hAFC0;
defparam \reg0|r1[20]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \reg0|xx[11][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][20] .is_wysiwyg = "true";
defparam \reg0|xx[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \reg0|xx[9][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][20] .is_wysiwyg = "true";
defparam \reg0|xx[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \reg0|xx[8][20]~feeder (
// Equation(s):
// \reg0|xx[8][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \reg0|xx[8][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][20] .is_wysiwyg = "true";
defparam \reg0|xx[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \reg0|xx[10][20]~feeder (
// Equation(s):
// \reg0|xx[10][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~46_combout ),
	.cin(gnd),
	.combout(\reg0|xx[10][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[10][20]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[10][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N27
dffeas \reg0|xx[10][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[10][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][20] .is_wysiwyg = "true";
defparam \reg0|xx[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \reg0|r1[20]~411 (
// Equation(s):
// \reg0|r1[20]~411_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|xx[10][20]~q ))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][20]~q ))))

	.dataa(\reg0|xx[8][20]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[10][20]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~411_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~411 .lut_mask = 16'hFC22;
defparam \reg0|r1[20]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \reg0|r1[20]~412 (
// Equation(s):
// \reg0|r1[20]~412_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[20]~411_combout  & (\reg0|xx[11][20]~q )) # (!\reg0|r1[20]~411_combout  & ((\reg0|xx[9][20]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[20]~411_combout ))))

	.dataa(\reg0|xx[11][20]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[9][20]~q ),
	.datad(\reg0|r1[20]~411_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~412_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~412 .lut_mask = 16'hBBC0;
defparam \reg0|r1[20]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \reg0|xx~99 (
// Equation(s):
// \reg0|xx~99_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[20]),
	.cin(gnd),
	.combout(\reg0|xx~99_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~99 .lut_mask = 16'hFFF0;
defparam \reg0|xx~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \reg0|xx[1][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][20] .is_wysiwyg = "true";
defparam \reg0|xx[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \reg0|xx[2][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][20] .is_wysiwyg = "true";
defparam \reg0|xx[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
cycloneive_lcell_comb \reg0|xx[3][20]~feeder (
// Equation(s):
// \reg0|xx[3][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \reg0|xx[3][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][20] .is_wysiwyg = "true";
defparam \reg0|xx[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \reg0|r1[20]~413 (
// Equation(s):
// \reg0|r1[20]~413_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][20]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][20]~q ))))

	.dataa(\reg0|xx[2][20]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|xx[3][20]~q ),
	.cin(gnd),
	.combout(\reg0|r1[20]~413_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~413 .lut_mask = 16'hC808;
defparam \reg0|r1[20]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \reg0|r1[20]~414 (
// Equation(s):
// \reg0|r1[20]~414_combout  = (\reg0|r1[20]~413_combout ) # ((\reg0|xx[1][20]~q  & (\mem0|q[15]~6_combout  & !\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[1][20]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[20]~413_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~414_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~414 .lut_mask = 16'hF0F8;
defparam \reg0|r1[20]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \reg0|r1[20]~415 (
// Equation(s):
// \reg0|r1[20]~415_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[20]~412_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|r1[20]~414_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[20]~412_combout ),
	.datad(\reg0|r1[20]~414_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~415_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~415 .lut_mask = 16'hB9A8;
defparam \reg0|r1[20]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \reg0|r1[20]~418 (
// Equation(s):
// \reg0|r1[20]~418_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[20]~415_combout  & (\reg0|r1[20]~417_combout )) # (!\reg0|r1[20]~415_combout  & ((\reg0|r1[20]~410_combout ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[20]~415_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[20]~417_combout ),
	.datac(\reg0|r1[20]~410_combout ),
	.datad(\reg0|r1[20]~415_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~418_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~418 .lut_mask = 16'hDDA0;
defparam \reg0|r1[20]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \reg0|xx[31][20]~feeder (
// Equation(s):
// \reg0|xx[31][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[31][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[31][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \reg0|xx[31][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][20] .is_wysiwyg = "true";
defparam \reg0|xx[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \reg0|xx[23][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][20] .is_wysiwyg = "true";
defparam \reg0|xx[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N31
dffeas \reg0|xx[19][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][20] .is_wysiwyg = "true";
defparam \reg0|xx[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N25
dffeas \reg0|xx[27][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][20] .is_wysiwyg = "true";
defparam \reg0|xx[27][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N24
cycloneive_lcell_comb \reg0|r1[20]~406 (
// Equation(s):
// \reg0|r1[20]~406_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[27][20]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[19][20]~q ))))

	.dataa(\reg0|xx[19][20]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[27][20]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~406_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~406 .lut_mask = 16'hFC22;
defparam \reg0|r1[20]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \reg0|r1[20]~407 (
// Equation(s):
// \reg0|r1[20]~407_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[20]~406_combout  & (\reg0|xx[31][20]~q )) # (!\reg0|r1[20]~406_combout  & ((\reg0|xx[23][20]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[20]~406_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[31][20]~q ),
	.datac(\reg0|xx[23][20]~q ),
	.datad(\reg0|r1[20]~406_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~407_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~407 .lut_mask = 16'hDDA0;
defparam \reg0|r1[20]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \reg0|xx[17][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][20] .is_wysiwyg = "true";
defparam \reg0|xx[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \reg0|xx[25][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][20] .is_wysiwyg = "true";
defparam \reg0|xx[25][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \reg0|r1[20]~399 (
// Equation(s):
// \reg0|r1[20]~399_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][20]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][20]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[17][20]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][20]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~399_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~399 .lut_mask = 16'hCCE2;
defparam \reg0|r1[20]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \reg0|xx[29][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][20] .is_wysiwyg = "true";
defparam \reg0|xx[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \reg0|xx[21][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][20] .is_wysiwyg = "true";
defparam \reg0|xx[21][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \reg0|r1[20]~400 (
// Equation(s):
// \reg0|r1[20]~400_combout  = (\reg0|r1[20]~399_combout  & ((\reg0|xx[29][20]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[20]~399_combout  & (((\reg0|xx[21][20]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[20]~399_combout ),
	.datab(\reg0|xx[29][20]~q ),
	.datac(\reg0|xx[21][20]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~400_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~400 .lut_mask = 16'hD8AA;
defparam \reg0|r1[20]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \reg0|xx[26][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][20] .is_wysiwyg = "true";
defparam \reg0|xx[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \reg0|xx[22][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][20] .is_wysiwyg = "true";
defparam \reg0|xx[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \reg0|xx[18][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][20] .is_wysiwyg = "true";
defparam \reg0|xx[18][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \reg0|r1[20]~401 (
// Equation(s):
// \reg0|r1[20]~401_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][20]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][20]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][20]~q ),
	.datac(\reg0|xx[18][20]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~401_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~401 .lut_mask = 16'hAAD8;
defparam \reg0|r1[20]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \reg0|xx[30][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][20] .is_wysiwyg = "true";
defparam \reg0|xx[30][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \reg0|r1[20]~402 (
// Equation(s):
// \reg0|r1[20]~402_combout  = (\reg0|r1[20]~401_combout  & (((\reg0|xx[30][20]~q ) # (!\mem0|q[18]~12_combout )))) # (!\reg0|r1[20]~401_combout  & (\reg0|xx[26][20]~q  & ((\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[26][20]~q ),
	.datab(\reg0|r1[20]~401_combout ),
	.datac(\reg0|xx[30][20]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~402_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~402 .lut_mask = 16'hE2CC;
defparam \reg0|r1[20]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \reg0|xx[28][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][20] .is_wysiwyg = "true";
defparam \reg0|xx[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N11
dffeas \reg0|xx[16][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][20] .is_wysiwyg = "true";
defparam \reg0|xx[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \reg0|xx[20][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][20] .is_wysiwyg = "true";
defparam \reg0|xx[20][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \reg0|r1[20]~403 (
// Equation(s):
// \reg0|r1[20]~403_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][20]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][20]~q ))))

	.dataa(\reg0|xx[16][20]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[20][20]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~403_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~403 .lut_mask = 16'hFC22;
defparam \reg0|r1[20]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \reg0|xx[24][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][20] .is_wysiwyg = "true";
defparam \reg0|xx[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \reg0|r1[20]~404 (
// Equation(s):
// \reg0|r1[20]~404_combout  = (\reg0|r1[20]~403_combout  & ((\reg0|xx[28][20]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[20]~403_combout  & (((\reg0|xx[24][20]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[28][20]~q ),
	.datab(\reg0|r1[20]~403_combout ),
	.datac(\reg0|xx[24][20]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~404_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~404 .lut_mask = 16'hB8CC;
defparam \reg0|r1[20]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \reg0|r1[20]~405 (
// Equation(s):
// \reg0|r1[20]~405_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[20]~402_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[20]~404_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[20]~402_combout ),
	.datad(\reg0|r1[20]~404_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~405_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~405 .lut_mask = 16'hD9C8;
defparam \reg0|r1[20]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \reg0|r1[20]~408 (
// Equation(s):
// \reg0|r1[20]~408_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[20]~405_combout  & (\reg0|r1[20]~407_combout )) # (!\reg0|r1[20]~405_combout  & ((\reg0|r1[20]~400_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[20]~405_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[20]~407_combout ),
	.datac(\reg0|r1[20]~400_combout ),
	.datad(\reg0|r1[20]~405_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~408_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~408 .lut_mask = 16'hDDA0;
defparam \reg0|r1[20]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \reg0|r1[20]~419 (
// Equation(s):
// \reg0|r1[20]~419_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[20]~408_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[20]~418_combout ))))

	.dataa(\reg0|r1[20]~418_combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[20]~408_combout ),
	.cin(gnd),
	.combout(\reg0|r1[20]~419_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[20]~419 .lut_mask = 16'hE020;
defparam \reg0|r1[20]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \id_reg_r1[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[20]~419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[20] .is_wysiwyg = "true";
defparam \id_reg_r1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \id_immc|imm32[19]~22 (
// Equation(s):
// \id_immc|imm32[19]~22_combout  = (\id_immc|imm32[12]~35_combout ) # ((\mem0|q[19]~14_combout  & !\id_immc|imm32[12]~36_combout ))

	.dataa(\id_immc|imm32[12]~35_combout ),
	.datab(gnd),
	.datac(\mem0|q[19]~14_combout ),
	.datad(\id_immc|imm32[12]~36_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[19]~22 .lut_mask = 16'hAAFA;
defparam \id_immc|imm32[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \id_imm[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[19]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[19] .is_wysiwyg = "true";
defparam \id_imm[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \ex_imm[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[19] .is_wysiwyg = "true";
defparam \ex_imm[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N2
cycloneive_lcell_comb \if_pc_4[18]~59 (
// Equation(s):
// \if_pc_4[18]~59_combout  = (\pcreg0|pcnter [18] & (!\if_pc_4[17]~58 )) # (!\pcreg0|pcnter [18] & ((\if_pc_4[17]~58 ) # (GND)))
// \if_pc_4[18]~60  = CARRY((!\if_pc_4[17]~58 ) # (!\pcreg0|pcnter [18]))

	.dataa(\pcreg0|pcnter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[17]~58 ),
	.combout(\if_pc_4[18]~59_combout ),
	.cout(\if_pc_4[18]~60 ));
// synopsys translate_off
defparam \if_pc_4[18]~59 .lut_mask = 16'h5A5F;
defparam \if_pc_4[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N4
cycloneive_lcell_comb \if_pc_4[19]~61 (
// Equation(s):
// \if_pc_4[19]~61_combout  = (\pcreg0|pcnter [19] & (\if_pc_4[18]~60  $ (GND))) # (!\pcreg0|pcnter [19] & (!\if_pc_4[18]~60  & VCC))
// \if_pc_4[19]~62  = CARRY((\pcreg0|pcnter [19] & !\if_pc_4[18]~60 ))

	.dataa(\pcreg0|pcnter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[18]~60 ),
	.combout(\if_pc_4[19]~61_combout ),
	.cout(\if_pc_4[19]~62 ));
// synopsys translate_off
defparam \if_pc_4[19]~61 .lut_mask = 16'hA50A;
defparam \if_pc_4[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \if_pc_4[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[19]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[19]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[19] .is_wysiwyg = "true";
defparam \if_pc_4[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \id_pc_4[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[19] .is_wysiwyg = "true";
defparam \id_pc_4[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \ex_pc_4[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[19] .is_wysiwyg = "true";
defparam \ex_pc_4[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \reg0|xx[15][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][19] .is_wysiwyg = "true";
defparam \reg0|xx[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \reg0|xx[14][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][19] .is_wysiwyg = "true";
defparam \reg0|xx[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N8
cycloneive_lcell_comb \reg0|xx[12][19]~feeder (
// Equation(s):
// \reg0|xx[12][19]~feeder_combout  = \reg0|xx~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~45_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][19]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N9
dffeas \reg0|xx[12][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][19] .is_wysiwyg = "true";
defparam \reg0|xx[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \reg0|xx[13][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][19] .is_wysiwyg = "true";
defparam \reg0|xx[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \reg0|r1[19]~437 (
// Equation(s):
// \reg0|r1[19]~437_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][19]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][19]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][19]~q ),
	.datac(\reg0|xx[13][19]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~437_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~437 .lut_mask = 16'hFA44;
defparam \reg0|r1[19]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \reg0|r1[19]~438 (
// Equation(s):
// \reg0|r1[19]~438_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[19]~437_combout  & (\reg0|xx[15][19]~q )) # (!\reg0|r1[19]~437_combout  & ((\reg0|xx[14][19]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[19]~437_combout ))))

	.dataa(\reg0|xx[15][19]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[14][19]~q ),
	.datad(\reg0|r1[19]~437_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~438 .lut_mask = 16'hBBC0;
defparam \reg0|r1[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \reg0|xx[11][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][19] .is_wysiwyg = "true";
defparam \reg0|xx[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N5
dffeas \reg0|xx[9][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][19] .is_wysiwyg = "true";
defparam \reg0|xx[9][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \reg0|xx[8][19]~feeder (
// Equation(s):
// \reg0|xx[8][19]~feeder_combout  = \reg0|xx~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \reg0|xx[8][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][19] .is_wysiwyg = "true";
defparam \reg0|xx[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N19
dffeas \reg0|xx[10][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][19] .is_wysiwyg = "true";
defparam \reg0|xx[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneive_lcell_comb \reg0|r1[19]~430 (
// Equation(s):
// \reg0|r1[19]~430_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][19]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][19]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][19]~q ),
	.datac(\reg0|xx[10][19]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~430_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~430 .lut_mask = 16'hAAE4;
defparam \reg0|r1[19]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N4
cycloneive_lcell_comb \reg0|r1[19]~431 (
// Equation(s):
// \reg0|r1[19]~431_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[19]~430_combout  & (\reg0|xx[11][19]~q )) # (!\reg0|r1[19]~430_combout  & ((\reg0|xx[9][19]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[19]~430_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][19]~q ),
	.datac(\reg0|xx[9][19]~q ),
	.datad(\reg0|r1[19]~430_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~431_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~431 .lut_mask = 16'hDDA0;
defparam \reg0|r1[19]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \reg0|xx~100 (
// Equation(s):
// \reg0|xx~100_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[19]),
	.cin(gnd),
	.combout(\reg0|xx~100_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~100 .lut_mask = 16'hFFF0;
defparam \reg0|xx~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \reg0|xx[1][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][19] .is_wysiwyg = "true";
defparam \reg0|xx[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \reg0|xx[3][19]~feeder (
// Equation(s):
// \reg0|xx[3][19]~feeder_combout  = \reg0|xx~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~45_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][19]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \reg0|xx[3][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][19] .is_wysiwyg = "true";
defparam \reg0|xx[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \reg0|xx[2][19]~feeder (
// Equation(s):
// \reg0|xx[2][19]~feeder_combout  = \reg0|xx~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~45_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][19]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \reg0|xx[2][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][19] .is_wysiwyg = "true";
defparam \reg0|xx[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \reg0|r1[19]~434 (
// Equation(s):
// \reg0|r1[19]~434_combout  = (\mem0|q[15]~6_combout  & (\reg0|xx[3][19]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][19]~q )))

	.dataa(\reg0|xx[3][19]~q ),
	.datab(\reg0|xx[2][19]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~434_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~434 .lut_mask = 16'hAACC;
defparam \reg0|r1[19]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_lcell_comb \reg0|r1[19]~435 (
// Equation(s):
// \reg0|r1[19]~435_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[19]~434_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][19]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][19]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[19]~434_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~435_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~435 .lut_mask = 16'hF088;
defparam \reg0|r1[19]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \reg0|xx[7][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][19] .is_wysiwyg = "true";
defparam \reg0|xx[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N19
dffeas \reg0|xx[6][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][19] .is_wysiwyg = "true";
defparam \reg0|xx[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \reg0|xx[4][19]~feeder (
// Equation(s):
// \reg0|xx[4][19]~feeder_combout  = \reg0|xx~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \reg0|xx[4][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][19] .is_wysiwyg = "true";
defparam \reg0|xx[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N3
dffeas \reg0|xx[5][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][19] .is_wysiwyg = "true";
defparam \reg0|xx[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_lcell_comb \reg0|r1[19]~432 (
// Equation(s):
// \reg0|r1[19]~432_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][19]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][19]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][19]~q ),
	.datac(\reg0|xx[5][19]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~432_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~432 .lut_mask = 16'hFA44;
defparam \reg0|r1[19]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_lcell_comb \reg0|r1[19]~433 (
// Equation(s):
// \reg0|r1[19]~433_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[19]~432_combout  & (\reg0|xx[7][19]~q )) # (!\reg0|r1[19]~432_combout  & ((\reg0|xx[6][19]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[19]~432_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[7][19]~q ),
	.datac(\reg0|xx[6][19]~q ),
	.datad(\reg0|r1[19]~432_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~433_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~433 .lut_mask = 16'hDDA0;
defparam \reg0|r1[19]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_lcell_comb \reg0|r1[19]~436 (
// Equation(s):
// \reg0|r1[19]~436_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout ) # (\reg0|r1[19]~433_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[19]~435_combout  & (!\mem0|q[18]~12_combout )))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[19]~435_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[19]~433_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~436_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~436 .lut_mask = 16'hAEA4;
defparam \reg0|r1[19]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \reg0|r1[19]~439 (
// Equation(s):
// \reg0|r1[19]~439_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[19]~436_combout  & (\reg0|r1[19]~438_combout )) # (!\reg0|r1[19]~436_combout  & ((\reg0|r1[19]~431_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[19]~436_combout ))))

	.dataa(\reg0|r1[19]~438_combout ),
	.datab(\reg0|r1[19]~431_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[19]~436_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~439_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~439 .lut_mask = 16'hAFC0;
defparam \reg0|r1[19]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N27
dffeas \reg0|xx[28][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][19] .is_wysiwyg = "true";
defparam \reg0|xx[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N19
dffeas \reg0|xx[20][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][19] .is_wysiwyg = "true";
defparam \reg0|xx[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N14
cycloneive_lcell_comb \reg0|xx[24][19]~feeder (
// Equation(s):
// \reg0|xx[24][19]~feeder_combout  = \reg0|xx~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[24][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[24][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[24][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N15
dffeas \reg0|xx[24][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][19] .is_wysiwyg = "true";
defparam \reg0|xx[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N19
dffeas \reg0|xx[16][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][19] .is_wysiwyg = "true";
defparam \reg0|xx[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N18
cycloneive_lcell_comb \reg0|r1[19]~424 (
// Equation(s):
// \reg0|r1[19]~424_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[24][19]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[16][19]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[24][19]~q ),
	.datac(\reg0|xx[16][19]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~424_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~424 .lut_mask = 16'hEE50;
defparam \reg0|r1[19]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneive_lcell_comb \reg0|r1[19]~425 (
// Equation(s):
// \reg0|r1[19]~425_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[19]~424_combout  & (\reg0|xx[28][19]~q )) # (!\reg0|r1[19]~424_combout  & ((\reg0|xx[20][19]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[19]~424_combout ))))

	.dataa(\reg0|xx[28][19]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[20][19]~q ),
	.datad(\reg0|r1[19]~424_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~425_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~425 .lut_mask = 16'hBBC0;
defparam \reg0|r1[19]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \reg0|xx[22][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][19] .is_wysiwyg = "true";
defparam \reg0|xx[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \reg0|xx[26][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][19] .is_wysiwyg = "true";
defparam \reg0|xx[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \reg0|xx[18][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][19] .is_wysiwyg = "true";
defparam \reg0|xx[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \reg0|r1[19]~422 (
// Equation(s):
// \reg0|r1[19]~422_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[26][19]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[18][19]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[26][19]~q ),
	.datac(\reg0|xx[18][19]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~422_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~422 .lut_mask = 16'hEE50;
defparam \reg0|r1[19]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \reg0|r1[19]~423 (
// Equation(s):
// \reg0|r1[19]~423_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[19]~422_combout  & ((\reg0|xx[30][19]~q ))) # (!\reg0|r1[19]~422_combout  & (\reg0|xx[22][19]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[19]~422_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][19]~q ),
	.datac(\reg0|xx[30][19]~q ),
	.datad(\reg0|r1[19]~422_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~423_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~423 .lut_mask = 16'hF588;
defparam \reg0|r1[19]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \reg0|r1[19]~426 (
// Equation(s):
// \reg0|r1[19]~426_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout ) # (\reg0|r1[19]~423_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[19]~425_combout  & (!\mem0|q[15]~6_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|r1[19]~425_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[19]~423_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~426_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~426 .lut_mask = 16'hAEA4;
defparam \reg0|r1[19]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \reg0|xx[31][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][19] .is_wysiwyg = "true";
defparam \reg0|xx[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \reg0|xx[27][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][19] .is_wysiwyg = "true";
defparam \reg0|xx[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \reg0|xx[19][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][19] .is_wysiwyg = "true";
defparam \reg0|xx[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \reg0|xx[23][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][19] .is_wysiwyg = "true";
defparam \reg0|xx[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \reg0|r1[19]~427 (
// Equation(s):
// \reg0|r1[19]~427_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][19]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][19]~q ))))

	.dataa(\reg0|xx[19][19]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[23][19]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~427_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~427 .lut_mask = 16'hFC22;
defparam \reg0|r1[19]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \reg0|r1[19]~428 (
// Equation(s):
// \reg0|r1[19]~428_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[19]~427_combout  & (\reg0|xx[31][19]~q )) # (!\reg0|r1[19]~427_combout  & ((\reg0|xx[27][19]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[19]~427_combout ))))

	.dataa(\reg0|xx[31][19]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[27][19]~q ),
	.datad(\reg0|r1[19]~427_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~428_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~428 .lut_mask = 16'hBBC0;
defparam \reg0|r1[19]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \reg0|xx[17][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][19] .is_wysiwyg = "true";
defparam \reg0|xx[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \reg0|xx[21][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][19] .is_wysiwyg = "true";
defparam \reg0|xx[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \reg0|r1[19]~420 (
// Equation(s):
// \reg0|r1[19]~420_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][19]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][19]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[17][19]~q ),
	.datac(\reg0|xx[21][19]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~420_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~420 .lut_mask = 16'hFA44;
defparam \reg0|r1[19]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \reg0|xx[29][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][19] .is_wysiwyg = "true";
defparam \reg0|xx[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \reg0|xx[25][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][19] .is_wysiwyg = "true";
defparam \reg0|xx[25][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \reg0|r1[19]~421 (
// Equation(s):
// \reg0|r1[19]~421_combout  = (\reg0|r1[19]~420_combout  & ((\reg0|xx[29][19]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[19]~420_combout  & (((\reg0|xx[25][19]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[19]~420_combout ),
	.datab(\reg0|xx[29][19]~q ),
	.datac(\reg0|xx[25][19]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~421_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~421 .lut_mask = 16'hD8AA;
defparam \reg0|r1[19]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \reg0|r1[19]~429 (
// Equation(s):
// \reg0|r1[19]~429_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[19]~426_combout  & (\reg0|r1[19]~428_combout )) # (!\reg0|r1[19]~426_combout  & ((\reg0|r1[19]~421_combout ))))) # (!\mem0|q[15]~6_combout  & (\reg0|r1[19]~426_combout ))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[19]~426_combout ),
	.datac(\reg0|r1[19]~428_combout ),
	.datad(\reg0|r1[19]~421_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~429_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~429 .lut_mask = 16'hE6C4;
defparam \reg0|r1[19]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \reg0|r1[19]~440 (
// Equation(s):
// \reg0|r1[19]~440_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[19]~429_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[19]~439_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|r1[19]~439_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[19]~429_combout ),
	.cin(gnd),
	.combout(\reg0|r1[19]~440_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[19]~440 .lut_mask = 16'hE040;
defparam \reg0|r1[19]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \id_reg_r1[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[19]~440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[19] .is_wysiwyg = "true";
defparam \id_reg_r1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \ex_reg_r1[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[19] .is_wysiwyg = "true";
defparam \ex_reg_r1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \ex_reg_r1[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[18] .is_wysiwyg = "true";
defparam \ex_reg_r1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \id_immc|imm32[17]~24 (
// Equation(s):
// \id_immc|imm32[17]~24_combout  = (\id_immc|imm32[12]~35_combout ) # ((\mem0|q[17]~11_combout  & !\id_immc|imm32[12]~36_combout ))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(gnd),
	.datac(\id_immc|imm32[12]~36_combout ),
	.datad(\id_immc|imm32[12]~35_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[17]~24 .lut_mask = 16'hFF0A;
defparam \id_immc|imm32[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \id_imm[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[17]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[17] .is_wysiwyg = "true";
defparam \id_imm[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \ex_imm[17]~feeder (
// Equation(s):
// \ex_imm[17]~feeder_combout  = id_imm[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[17]),
	.cin(gnd),
	.combout(\ex_imm[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[17]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \ex_imm[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[17] .is_wysiwyg = "true";
defparam \ex_imm[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \if_pc[17]~feeder (
// Equation(s):
// \if_pc[17]~feeder_combout  = \pcreg0|pcnter [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [17]),
	.cin(gnd),
	.combout(\if_pc[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[17]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \if_pc[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[17] .is_wysiwyg = "true";
defparam \if_pc[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N21
dffeas \id_pc[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[17] .is_wysiwyg = "true";
defparam \id_pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \ex_pc[17]~feeder (
// Equation(s):
// \ex_pc[17]~feeder_combout  = id_pc[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[17]),
	.cin(gnd),
	.combout(\ex_pc[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[17]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \ex_pc[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[17] .is_wysiwyg = "true";
defparam \ex_pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \Add4~32 (
// Equation(s):
// \Add4~32_combout  = ((ex_pc[16] $ (ex_imm[16] $ (!\Add4~31 )))) # (GND)
// \Add4~33  = CARRY((ex_pc[16] & ((ex_imm[16]) # (!\Add4~31 ))) # (!ex_pc[16] & (ex_imm[16] & !\Add4~31 )))

	.dataa(ex_pc[16]),
	.datab(ex_imm[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
// synopsys translate_off
defparam \Add4~32 .lut_mask = 16'h698E;
defparam \Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_combout  = (ex_imm[17] & ((ex_pc[17] & (\Add4~33  & VCC)) # (!ex_pc[17] & (!\Add4~33 )))) # (!ex_imm[17] & ((ex_pc[17] & (!\Add4~33 )) # (!ex_pc[17] & ((\Add4~33 ) # (GND)))))
// \Add4~35  = CARRY((ex_imm[17] & (!ex_pc[17] & !\Add4~33 )) # (!ex_imm[17] & ((!\Add4~33 ) # (!ex_pc[17]))))

	.dataa(ex_imm[17]),
	.datab(ex_pc[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~34 .lut_mask = 16'h9617;
defparam \Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneive_lcell_comb \reg0|xx[15][17]~feeder (
// Equation(s):
// \reg0|xx[15][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \reg0|xx[15][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][17] .is_wysiwyg = "true";
defparam \reg0|xx[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N21
dffeas \reg0|xx[13][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][17] .is_wysiwyg = "true";
defparam \reg0|xx[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \reg0|xx[12][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][17] .is_wysiwyg = "true";
defparam \reg0|xx[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \reg0|xx[14][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][17] .is_wysiwyg = "true";
defparam \reg0|xx[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneive_lcell_comb \reg0|r2[17]~479 (
// Equation(s):
// \reg0|r2[17]~479_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][17]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][17]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][17]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][17]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~479_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~479 .lut_mask = 16'hCCE2;
defparam \reg0|r2[17]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
cycloneive_lcell_comb \reg0|r2[17]~480 (
// Equation(s):
// \reg0|r2[17]~480_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[17]~479_combout  & (\reg0|xx[15][17]~q )) # (!\reg0|r2[17]~479_combout  & ((\reg0|xx[13][17]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[17]~479_combout ))))

	.dataa(\reg0|xx[15][17]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[13][17]~q ),
	.datad(\reg0|r2[17]~479_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~480_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~480 .lut_mask = 16'hBBC0;
defparam \reg0|r2[17]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \reg0|xx[9][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][17] .is_wysiwyg = "true";
defparam \reg0|xx[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \reg0|xx[8][17]~feeder (
// Equation(s):
// \reg0|xx[8][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \reg0|xx[8][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][17] .is_wysiwyg = "true";
defparam \reg0|xx[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \reg0|r2[17]~472 (
// Equation(s):
// \reg0|r2[17]~472_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[9][17]~q ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((\reg0|xx[8][17]~q  & !\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[9][17]~q ),
	.datac(\reg0|xx[8][17]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~472_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~472 .lut_mask = 16'hAAD8;
defparam \reg0|r2[17]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \reg0|xx[11][17]~feeder (
// Equation(s):
// \reg0|xx[11][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[11][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[11][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[11][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \reg0|xx[11][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[11][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][17] .is_wysiwyg = "true";
defparam \reg0|xx[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \reg0|xx[10][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][17] .is_wysiwyg = "true";
defparam \reg0|xx[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \reg0|r2[17]~473 (
// Equation(s):
// \reg0|r2[17]~473_combout  = (\reg0|r2[17]~472_combout  & ((\reg0|xx[11][17]~q ) # ((!\mem0|q[21]~9_combout )))) # (!\reg0|r2[17]~472_combout  & (((\reg0|xx[10][17]~q  & \mem0|q[21]~9_combout ))))

	.dataa(\reg0|r2[17]~472_combout ),
	.datab(\reg0|xx[11][17]~q ),
	.datac(\reg0|xx[10][17]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~473_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~473 .lut_mask = 16'hD8AA;
defparam \reg0|r2[17]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \reg0|xx[3][17]~feeder (
// Equation(s):
// \reg0|xx[3][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \reg0|xx[3][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][17] .is_wysiwyg = "true";
defparam \reg0|xx[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \reg0|xx[2][17]~feeder (
// Equation(s):
// \reg0|xx[2][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \reg0|xx[2][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][17] .is_wysiwyg = "true";
defparam \reg0|xx[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \reg0|r2[17]~476 (
// Equation(s):
// \reg0|r2[17]~476_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][17]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][17]~q )))

	.dataa(\reg0|xx[3][17]~q ),
	.datab(\reg0|xx[2][17]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~476_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~476 .lut_mask = 16'hAACC;
defparam \reg0|r2[17]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \reg0|xx~102 (
// Equation(s):
// \reg0|xx~102_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[17])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[17]),
	.cin(gnd),
	.combout(\reg0|xx~102_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~102 .lut_mask = 16'hFFAA;
defparam \reg0|xx~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \reg0|xx[1][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][17] .is_wysiwyg = "true";
defparam \reg0|xx[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \reg0|r2[17]~477 (
// Equation(s):
// \reg0|r2[17]~477_combout  = (\mem0|q[21]~9_combout  & (\reg0|r2[17]~476_combout )) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[1][17]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[17]~476_combout ),
	.datab(\reg0|xx[1][17]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~477_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~477 .lut_mask = 16'hAAC0;
defparam \reg0|r2[17]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \reg0|xx[7][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][17] .is_wysiwyg = "true";
defparam \reg0|xx[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N23
dffeas \reg0|xx[5][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][17] .is_wysiwyg = "true";
defparam \reg0|xx[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N27
dffeas \reg0|xx[6][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][17] .is_wysiwyg = "true";
defparam \reg0|xx[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \reg0|r2[17]~474 (
// Equation(s):
// \reg0|r2[17]~474_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][17]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][17]~q )))))

	.dataa(\reg0|xx[6][17]~q ),
	.datab(\reg0|xx[4][17]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~474_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~474 .lut_mask = 16'hFA0C;
defparam \reg0|r2[17]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \reg0|r2[17]~475 (
// Equation(s):
// \reg0|r2[17]~475_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[17]~474_combout  & (\reg0|xx[7][17]~q )) # (!\reg0|r2[17]~474_combout  & ((\reg0|xx[5][17]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[17]~474_combout ))))

	.dataa(\reg0|xx[7][17]~q ),
	.datab(\reg0|xx[5][17]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[17]~474_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~475_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~475 .lut_mask = 16'hAFC0;
defparam \reg0|r2[17]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \reg0|r2[17]~478 (
// Equation(s):
// \reg0|r2[17]~478_combout  = (\mem0|q[23]~7_combout  & (\mem0|q[22]~8_combout )) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|r2[17]~475_combout ))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[17]~477_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[17]~477_combout ),
	.datad(\reg0|r2[17]~475_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~478_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~478 .lut_mask = 16'hDC98;
defparam \reg0|r2[17]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \reg0|r2[17]~481 (
// Equation(s):
// \reg0|r2[17]~481_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[17]~478_combout  & (\reg0|r2[17]~480_combout )) # (!\reg0|r2[17]~478_combout  & ((\reg0|r2[17]~473_combout ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[17]~478_combout ))))

	.dataa(\reg0|r2[17]~480_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[17]~473_combout ),
	.datad(\reg0|r2[17]~478_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~481_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~481 .lut_mask = 16'hBBC0;
defparam \reg0|r2[17]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \reg0|xx[30][17]~feeder (
// Equation(s):
// \reg0|xx[30][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[30][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[30][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[30][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \reg0|xx[30][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[30][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][17] .is_wysiwyg = "true";
defparam \reg0|xx[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \reg0|xx[22][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][17] .is_wysiwyg = "true";
defparam \reg0|xx[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \reg0|xx[18][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][17] .is_wysiwyg = "true";
defparam \reg0|xx[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \reg0|xx[26][17]~feeder (
// Equation(s):
// \reg0|xx[26][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \reg0|xx[26][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][17] .is_wysiwyg = "true";
defparam \reg0|xx[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \reg0|r2[17]~462 (
// Equation(s):
// \reg0|r2[17]~462_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[26][17]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][17]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[18][17]~q ),
	.datac(\reg0|xx[26][17]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~462_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~462 .lut_mask = 16'hAAE4;
defparam \reg0|r2[17]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \reg0|r2[17]~463 (
// Equation(s):
// \reg0|r2[17]~463_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[17]~462_combout  & (\reg0|xx[30][17]~q )) # (!\reg0|r2[17]~462_combout  & ((\reg0|xx[22][17]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[17]~462_combout ))))

	.dataa(\reg0|xx[30][17]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[22][17]~q ),
	.datad(\reg0|r2[17]~462_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~463_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~463 .lut_mask = 16'hBBC0;
defparam \reg0|r2[17]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \reg0|xx[27][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][17] .is_wysiwyg = "true";
defparam \reg0|xx[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \reg0|xx[31][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][17] .is_wysiwyg = "true";
defparam \reg0|xx[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \reg0|xx[23][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][17] .is_wysiwyg = "true";
defparam \reg0|xx[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \reg0|xx[19][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][17] .is_wysiwyg = "true";
defparam \reg0|xx[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \reg0|r2[17]~469 (
// Equation(s):
// \reg0|r2[17]~469_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[23][17]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[19][17]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[23][17]~q ),
	.datac(\reg0|xx[19][17]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~469_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~469 .lut_mask = 16'hAAD8;
defparam \reg0|r2[17]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \reg0|r2[17]~470 (
// Equation(s):
// \reg0|r2[17]~470_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[17]~469_combout  & ((\reg0|xx[31][17]~q ))) # (!\reg0|r2[17]~469_combout  & (\reg0|xx[27][17]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[17]~469_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][17]~q ),
	.datac(\reg0|xx[31][17]~q ),
	.datad(\reg0|r2[17]~469_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~470_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~470 .lut_mask = 16'hF588;
defparam \reg0|r2[17]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \reg0|xx[25][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][17] .is_wysiwyg = "true";
defparam \reg0|xx[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \reg0|xx[29][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][17] .is_wysiwyg = "true";
defparam \reg0|xx[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \reg0|xx[21][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][17] .is_wysiwyg = "true";
defparam \reg0|xx[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \reg0|xx[17][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][17] .is_wysiwyg = "true";
defparam \reg0|xx[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \reg0|r2[17]~464 (
// Equation(s):
// \reg0|r2[17]~464_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][17]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][17]~q )))))

	.dataa(\reg0|xx[21][17]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][17]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~464_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~464 .lut_mask = 16'hEE30;
defparam \reg0|r2[17]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \reg0|r2[17]~465 (
// Equation(s):
// \reg0|r2[17]~465_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[17]~464_combout  & ((\reg0|xx[29][17]~q ))) # (!\reg0|r2[17]~464_combout  & (\reg0|xx[25][17]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[17]~464_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[25][17]~q ),
	.datac(\reg0|xx[29][17]~q ),
	.datad(\reg0|r2[17]~464_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~465_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~465 .lut_mask = 16'hF588;
defparam \reg0|r2[17]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N25
dffeas \reg0|xx[20][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][17] .is_wysiwyg = "true";
defparam \reg0|xx[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \reg0|xx[28][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][17] .is_wysiwyg = "true";
defparam \reg0|xx[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \reg0|xx[24][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][17] .is_wysiwyg = "true";
defparam \reg0|xx[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \reg0|xx[16][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][17] .is_wysiwyg = "true";
defparam \reg0|xx[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \reg0|r2[17]~466 (
// Equation(s):
// \reg0|r2[17]~466_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][17]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][17]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][17]~q ),
	.datac(\reg0|xx[16][17]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~466_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~466 .lut_mask = 16'hAAD8;
defparam \reg0|r2[17]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \reg0|r2[17]~467 (
// Equation(s):
// \reg0|r2[17]~467_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[17]~466_combout  & ((\reg0|xx[28][17]~q ))) # (!\reg0|r2[17]~466_combout  & (\reg0|xx[20][17]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[17]~466_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[20][17]~q ),
	.datac(\reg0|xx[28][17]~q ),
	.datad(\reg0|r2[17]~466_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~467_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~467 .lut_mask = 16'hF588;
defparam \reg0|r2[17]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \reg0|r2[17]~468 (
// Equation(s):
// \reg0|r2[17]~468_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|r2[17]~465_combout )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|r2[17]~467_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[17]~465_combout ),
	.datad(\reg0|r2[17]~467_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~468_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~468 .lut_mask = 16'hB9A8;
defparam \reg0|r2[17]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \reg0|r2[17]~471 (
// Equation(s):
// \reg0|r2[17]~471_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[17]~468_combout  & ((\reg0|r2[17]~470_combout ))) # (!\reg0|r2[17]~468_combout  & (\reg0|r2[17]~463_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[17]~468_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[17]~463_combout ),
	.datac(\reg0|r2[17]~470_combout ),
	.datad(\reg0|r2[17]~468_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~471_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~471 .lut_mask = 16'hF588;
defparam \reg0|r2[17]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \reg0|r2[17]~482 (
// Equation(s):
// \reg0|r2[17]~482_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[17]~471_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[17]~481_combout ))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[17]~481_combout ),
	.datad(\reg0|r2[17]~471_combout ),
	.cin(gnd),
	.combout(\reg0|r2[17]~482_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[17]~482 .lut_mask = 16'hA820;
defparam \reg0|r2[17]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \id_reg_r2[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[17]~482_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[17] .is_wysiwyg = "true";
defparam \id_reg_r2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \ex_wire_alu_in2[17]~22 (
// Equation(s):
// \ex_wire_alu_in2[17]~22_combout  = (\id_Btype~q  & (((id_reg_r2[17])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[17]))) # (!\id_Rtype~q  & (id_imm[17]))))

	.dataa(id_imm[17]),
	.datab(\id_Btype~q ),
	.datac(id_reg_r2[17]),
	.datad(\id_Rtype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[17]~22 .lut_mask = 16'hF0E2;
defparam \ex_wire_alu_in2[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \ex_wire_alu_in2[16]~23 (
// Equation(s):
// \ex_wire_alu_in2[16]~23_combout  = (\id_Btype~q  & (id_reg_r2[16])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[16])) # (!\id_Rtype~q  & ((id_imm[16])))))

	.dataa(id_reg_r2[16]),
	.datab(\id_Btype~q ),
	.datac(\id_Rtype~q ),
	.datad(id_imm[16]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[16]~23 .lut_mask = 16'hABA8;
defparam \ex_wire_alu_in2[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \id_immc|imm32[15]~26 (
// Equation(s):
// \id_immc|imm32[15]~26_combout  = (\id_immc|imm32[12]~35_combout ) # ((\mem0|q[15]~6_combout  & !\id_immc|imm32[12]~36_combout ))

	.dataa(gnd),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\id_immc|imm32[12]~36_combout ),
	.datad(\id_immc|imm32[12]~35_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[15]~26 .lut_mask = 16'hFF0C;
defparam \id_immc|imm32[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \id_imm[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[15]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[15] .is_wysiwyg = "true";
defparam \id_imm[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \ex_imm[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[15] .is_wysiwyg = "true";
defparam \ex_imm[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \id_immc|imm32[14]~27 (
// Equation(s):
// \id_immc|imm32[14]~27_combout  = (\id_immc|imm32[12]~35_combout ) # ((!\id_immc|imm32[12]~36_combout  & \mem0|q[14]~26_combout ))

	.dataa(\id_immc|imm32[12]~35_combout ),
	.datab(gnd),
	.datac(\id_immc|imm32[12]~36_combout ),
	.datad(\mem0|q[14]~26_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[14]~27 .lut_mask = 16'hAFAA;
defparam \id_immc|imm32[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \id_imm[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[14]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[14] .is_wysiwyg = "true";
defparam \id_imm[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \ex_imm[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[14] .is_wysiwyg = "true";
defparam \ex_imm[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \if_pc[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[14] .is_wysiwyg = "true";
defparam \if_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \id_pc[14]~feeder (
// Equation(s):
// \id_pc[14]~feeder_combout  = if_pc[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[14]),
	.cin(gnd),
	.combout(\id_pc[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[14]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \id_pc[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[14] .is_wysiwyg = "true";
defparam \id_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \ex_pc[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[14] .is_wysiwyg = "true";
defparam \ex_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \id_immc|imm32[13]~28 (
// Equation(s):
// \id_immc|imm32[13]~28_combout  = (\id_immc|imm32[12]~35_combout ) # ((!\id_immc|imm32[12]~36_combout  & \mem0|q[13]~24_combout ))

	.dataa(gnd),
	.datab(\id_immc|imm32[12]~35_combout ),
	.datac(\id_immc|imm32[12]~36_combout ),
	.datad(\mem0|q[13]~24_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[13]~28 .lut_mask = 16'hCFCC;
defparam \id_immc|imm32[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \id_imm[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[13]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[13] .is_wysiwyg = "true";
defparam \id_imm[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \ex_imm[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[13] .is_wysiwyg = "true";
defparam \ex_imm[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \if_pc[13]~feeder (
// Equation(s):
// \if_pc[13]~feeder_combout  = \pcreg0|pcnter [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [13]),
	.cin(gnd),
	.combout(\if_pc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[13]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \if_pc[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[13] .is_wysiwyg = "true";
defparam \if_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \id_pc[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[13] .is_wysiwyg = "true";
defparam \id_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \ex_pc[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[13] .is_wysiwyg = "true";
defparam \ex_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \if_pc[11]~feeder (
// Equation(s):
// \if_pc[11]~feeder_combout  = \pcreg0|pcnter [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [11]),
	.cin(gnd),
	.combout(\if_pc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[11]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \if_pc[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[11] .is_wysiwyg = "true";
defparam \if_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \id_pc[11]~feeder (
// Equation(s):
// \id_pc[11]~feeder_combout  = if_pc[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[11]),
	.cin(gnd),
	.combout(\id_pc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[11]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \id_pc[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[11] .is_wysiwyg = "true";
defparam \id_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \ex_pc[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[11] .is_wysiwyg = "true";
defparam \ex_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \if_pc[10]~feeder (
// Equation(s):
// \if_pc[10]~feeder_combout  = \pcreg0|pcnter [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [10]),
	.cin(gnd),
	.combout(\if_pc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[10]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \if_pc[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[10] .is_wysiwyg = "true";
defparam \if_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \id_pc[10]~feeder (
// Equation(s):
// \id_pc[10]~feeder_combout  = if_pc[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[10]),
	.cin(gnd),
	.combout(\id_pc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[10]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \id_pc[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[10] .is_wysiwyg = "true";
defparam \id_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \ex_pc[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[10] .is_wysiwyg = "true";
defparam \ex_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \if_pc[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[8] .is_wysiwyg = "true";
defparam \if_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \id_pc[8]~feeder (
// Equation(s):
// \id_pc[8]~feeder_combout  = if_pc[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[8]),
	.cin(gnd),
	.combout(\id_pc[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[8]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \id_pc[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[8] .is_wysiwyg = "true";
defparam \id_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \ex_pc[8]~feeder (
// Equation(s):
// \ex_pc[8]~feeder_combout  = id_pc[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[8]),
	.cin(gnd),
	.combout(\ex_pc[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[8]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \ex_pc[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[8] .is_wysiwyg = "true";
defparam \ex_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \if_pc[7]~feeder (
// Equation(s):
// \if_pc[7]~feeder_combout  = \pcreg0|pcnter [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [7]),
	.cin(gnd),
	.combout(\if_pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[7]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \if_pc[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[7] .is_wysiwyg = "true";
defparam \if_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \id_pc[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[7] .is_wysiwyg = "true";
defparam \id_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \ex_pc[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[7] .is_wysiwyg = "true";
defparam \ex_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = ((ex_pc[6] $ (ex_imm[6] $ (!\Add4~11 )))) # (GND)
// \Add4~13  = CARRY((ex_pc[6] & ((ex_imm[6]) # (!\Add4~11 ))) # (!ex_pc[6] & (ex_imm[6] & !\Add4~11 )))

	.dataa(ex_pc[6]),
	.datab(ex_imm[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h698E;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (ex_pc[7] & ((ex_imm[7] & (\Add4~13  & VCC)) # (!ex_imm[7] & (!\Add4~13 )))) # (!ex_pc[7] & ((ex_imm[7] & (!\Add4~13 )) # (!ex_imm[7] & ((\Add4~13 ) # (GND)))))
// \Add4~15  = CARRY((ex_pc[7] & (!ex_imm[7] & !\Add4~13 )) # (!ex_pc[7] & ((!\Add4~13 ) # (!ex_imm[7]))))

	.dataa(ex_pc[7]),
	.datab(ex_imm[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h9617;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = ((ex_imm[8] $ (ex_pc[8] $ (!\Add4~15 )))) # (GND)
// \Add4~17  = CARRY((ex_imm[8] & ((ex_pc[8]) # (!\Add4~15 ))) # (!ex_imm[8] & (ex_pc[8] & !\Add4~15 )))

	.dataa(ex_imm[8]),
	.datab(ex_pc[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'h698E;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (ex_imm[9] & ((ex_pc[9] & (\Add4~17  & VCC)) # (!ex_pc[9] & (!\Add4~17 )))) # (!ex_imm[9] & ((ex_pc[9] & (!\Add4~17 )) # (!ex_pc[9] & ((\Add4~17 ) # (GND)))))
// \Add4~19  = CARRY((ex_imm[9] & (!ex_pc[9] & !\Add4~17 )) # (!ex_imm[9] & ((!\Add4~17 ) # (!ex_pc[9]))))

	.dataa(ex_imm[9]),
	.datab(ex_pc[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h9617;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = ((ex_imm[10] $ (ex_pc[10] $ (!\Add4~19 )))) # (GND)
// \Add4~21  = CARRY((ex_imm[10] & ((ex_pc[10]) # (!\Add4~19 ))) # (!ex_imm[10] & (ex_pc[10] & !\Add4~19 )))

	.dataa(ex_imm[10]),
	.datab(ex_pc[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'h698E;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = (ex_pc[11] & ((ex_imm[11] & (\Add4~21  & VCC)) # (!ex_imm[11] & (!\Add4~21 )))) # (!ex_pc[11] & ((ex_imm[11] & (!\Add4~21 )) # (!ex_imm[11] & ((\Add4~21 ) # (GND)))))
// \Add4~23  = CARRY((ex_pc[11] & (!ex_imm[11] & !\Add4~21 )) # (!ex_pc[11] & ((!\Add4~21 ) # (!ex_imm[11]))))

	.dataa(ex_pc[11]),
	.datab(ex_imm[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h9617;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = ((ex_pc[12] $ (ex_imm[12] $ (!\Add4~23 )))) # (GND)
// \Add4~25  = CARRY((ex_pc[12] & ((ex_imm[12]) # (!\Add4~23 ))) # (!ex_pc[12] & (ex_imm[12] & !\Add4~23 )))

	.dataa(ex_pc[12]),
	.datab(ex_imm[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'h698E;
defparam \Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \Add4~26 (
// Equation(s):
// \Add4~26_combout  = (ex_imm[13] & ((ex_pc[13] & (\Add4~25  & VCC)) # (!ex_pc[13] & (!\Add4~25 )))) # (!ex_imm[13] & ((ex_pc[13] & (!\Add4~25 )) # (!ex_pc[13] & ((\Add4~25 ) # (GND)))))
// \Add4~27  = CARRY((ex_imm[13] & (!ex_pc[13] & !\Add4~25 )) # (!ex_imm[13] & ((!\Add4~25 ) # (!ex_pc[13]))))

	.dataa(ex_imm[13]),
	.datab(ex_pc[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~26 .lut_mask = 16'h9617;
defparam \Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = ((ex_imm[14] $ (ex_pc[14] $ (!\Add4~27 )))) # (GND)
// \Add4~29  = CARRY((ex_imm[14] & ((ex_pc[14]) # (!\Add4~27 ))) # (!ex_imm[14] & (ex_pc[14] & !\Add4~27 )))

	.dataa(ex_imm[14]),
	.datab(ex_pc[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'h698E;
defparam \Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (ex_pc[15] & ((ex_imm[15] & (\Add4~29  & VCC)) # (!ex_imm[15] & (!\Add4~29 )))) # (!ex_pc[15] & ((ex_imm[15] & (!\Add4~29 )) # (!ex_imm[15] & ((\Add4~29 ) # (GND)))))
// \Add4~31  = CARRY((ex_pc[15] & (!ex_imm[15] & !\Add4~29 )) # (!ex_pc[15] & ((!\Add4~29 ) # (!ex_imm[15]))))

	.dataa(ex_pc[15]),
	.datab(ex_imm[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~30 .lut_mask = 16'h9617;
defparam \Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \reg0|xx[27][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][15] .is_wysiwyg = "true";
defparam \reg0|xx[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \reg0|xx[31][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][15] .is_wysiwyg = "true";
defparam \reg0|xx[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \reg0|xx[23][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][15] .is_wysiwyg = "true";
defparam \reg0|xx[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \reg0|xx[19][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][15] .is_wysiwyg = "true";
defparam \reg0|xx[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \reg0|r2[15]~511 (
// Equation(s):
// \reg0|r2[15]~511_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[23][15]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[19][15]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[23][15]~q ),
	.datac(\reg0|xx[19][15]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~511_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~511 .lut_mask = 16'hAAD8;
defparam \reg0|r2[15]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \reg0|r2[15]~512 (
// Equation(s):
// \reg0|r2[15]~512_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[15]~511_combout  & ((\reg0|xx[31][15]~q ))) # (!\reg0|r2[15]~511_combout  & (\reg0|xx[27][15]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[15]~511_combout ))))

	.dataa(\reg0|xx[27][15]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[31][15]~q ),
	.datad(\reg0|r2[15]~511_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~512_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~512 .lut_mask = 16'hF388;
defparam \reg0|r2[15]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \reg0|xx[20][15]~feeder (
// Equation(s):
// \reg0|xx[20][15]~feeder_combout  = \reg0|xx~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[20][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[20][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[20][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \reg0|xx[20][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][15] .is_wysiwyg = "true";
defparam \reg0|xx[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \reg0|xx[28][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][15] .is_wysiwyg = "true";
defparam \reg0|xx[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \reg0|xx[24][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][15] .is_wysiwyg = "true";
defparam \reg0|xx[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \reg0|xx[16][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][15] .is_wysiwyg = "true";
defparam \reg0|xx[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \reg0|r2[15]~508 (
// Equation(s):
// \reg0|r2[15]~508_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][15]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][15]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][15]~q ),
	.datac(\reg0|xx[16][15]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~508_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~508 .lut_mask = 16'hAAD8;
defparam \reg0|r2[15]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \reg0|r2[15]~509 (
// Equation(s):
// \reg0|r2[15]~509_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[15]~508_combout  & ((\reg0|xx[28][15]~q ))) # (!\reg0|r2[15]~508_combout  & (\reg0|xx[20][15]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[15]~508_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[20][15]~q ),
	.datac(\reg0|xx[28][15]~q ),
	.datad(\reg0|r2[15]~508_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~509_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~509 .lut_mask = 16'hF588;
defparam \reg0|r2[15]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \reg0|xx[25][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][15] .is_wysiwyg = "true";
defparam \reg0|xx[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \reg0|xx[21][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][15] .is_wysiwyg = "true";
defparam \reg0|xx[21][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \reg0|r2[15]~506 (
// Equation(s):
// \reg0|r2[15]~506_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][15]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][15]~q )))))

	.dataa(\reg0|xx[21][15]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][15]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~506_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~506 .lut_mask = 16'hEE30;
defparam \reg0|r2[15]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \reg0|xx[29][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][15] .is_wysiwyg = "true";
defparam \reg0|xx[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \reg0|r2[15]~507 (
// Equation(s):
// \reg0|r2[15]~507_combout  = (\reg0|r2[15]~506_combout  & (((\reg0|xx[29][15]~q ) # (!\mem0|q[23]~7_combout )))) # (!\reg0|r2[15]~506_combout  & (\reg0|xx[25][15]~q  & ((\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[25][15]~q ),
	.datab(\reg0|r2[15]~506_combout ),
	.datac(\reg0|xx[29][15]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~507_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~507 .lut_mask = 16'hE2CC;
defparam \reg0|r2[15]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \reg0|r2[15]~510 (
// Equation(s):
// \reg0|r2[15]~510_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[15]~507_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[15]~509_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[15]~509_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[15]~507_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~510_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~510 .lut_mask = 16'hF4A4;
defparam \reg0|r2[15]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \reg0|xx[30][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][15] .is_wysiwyg = "true";
defparam \reg0|xx[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \reg0|xx[22][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][15] .is_wysiwyg = "true";
defparam \reg0|xx[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \reg0|xx[18][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][15] .is_wysiwyg = "true";
defparam \reg0|xx[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \reg0|xx[26][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][15] .is_wysiwyg = "true";
defparam \reg0|xx[26][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \reg0|r2[15]~504 (
// Equation(s):
// \reg0|r2[15]~504_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|xx[26][15]~q ))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][15]~q ))))

	.dataa(\reg0|xx[18][15]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[26][15]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~504_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~504 .lut_mask = 16'hFC22;
defparam \reg0|r2[15]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \reg0|r2[15]~505 (
// Equation(s):
// \reg0|r2[15]~505_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[15]~504_combout  & (\reg0|xx[30][15]~q )) # (!\reg0|r2[15]~504_combout  & ((\reg0|xx[22][15]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[15]~504_combout ))))

	.dataa(\reg0|xx[30][15]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[22][15]~q ),
	.datad(\reg0|r2[15]~504_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~505_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~505 .lut_mask = 16'hBBC0;
defparam \reg0|r2[15]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \reg0|r2[15]~513 (
// Equation(s):
// \reg0|r2[15]~513_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[15]~510_combout  & (\reg0|r2[15]~512_combout )) # (!\reg0|r2[15]~510_combout  & ((\reg0|r2[15]~505_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[15]~510_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[15]~512_combout ),
	.datac(\reg0|r2[15]~510_combout ),
	.datad(\reg0|r2[15]~505_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~513_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~513 .lut_mask = 16'hDAD0;
defparam \reg0|r2[15]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N3
dffeas \reg0|xx[13][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][15] .is_wysiwyg = "true";
defparam \reg0|xx[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \reg0|xx[15][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][15] .is_wysiwyg = "true";
defparam \reg0|xx[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \reg0|xx[12][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][15] .is_wysiwyg = "true";
defparam \reg0|xx[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \reg0|xx[14][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][15] .is_wysiwyg = "true";
defparam \reg0|xx[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \reg0|r2[15]~521 (
// Equation(s):
// \reg0|r2[15]~521_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][15]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][15]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[12][15]~q ),
	.datac(\reg0|xx[14][15]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~521_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~521 .lut_mask = 16'hFA44;
defparam \reg0|r2[15]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \reg0|r2[15]~522 (
// Equation(s):
// \reg0|r2[15]~522_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[15]~521_combout  & ((\reg0|xx[15][15]~q ))) # (!\reg0|r2[15]~521_combout  & (\reg0|xx[13][15]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[15]~521_combout ))))

	.dataa(\reg0|xx[13][15]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][15]~q ),
	.datad(\reg0|r2[15]~521_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~522_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~522 .lut_mask = 16'hF388;
defparam \reg0|r2[15]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \reg0|xx~104 (
// Equation(s):
// \reg0|xx~104_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[15]),
	.cin(gnd),
	.combout(\reg0|xx~104_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~104 .lut_mask = 16'hFFF0;
defparam \reg0|xx~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \reg0|xx[1][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][15] .is_wysiwyg = "true";
defparam \reg0|xx[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
cycloneive_lcell_comb \reg0|xx[2][15]~feeder (
// Equation(s):
// \reg0|xx[2][15]~feeder_combout  = \reg0|xx~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \reg0|xx[2][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][15] .is_wysiwyg = "true";
defparam \reg0|xx[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
cycloneive_lcell_comb \reg0|xx[3][15]~feeder (
// Equation(s):
// \reg0|xx[3][15]~feeder_combout  = \reg0|xx~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N3
dffeas \reg0|xx[3][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][15] .is_wysiwyg = "true";
defparam \reg0|xx[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
cycloneive_lcell_comb \reg0|r2[15]~518 (
// Equation(s):
// \reg0|r2[15]~518_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][15]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][15]~q ))

	.dataa(\reg0|xx[2][15]~q ),
	.datab(\reg0|xx[3][15]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~518_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~518 .lut_mask = 16'hCCAA;
defparam \reg0|r2[15]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N14
cycloneive_lcell_comb \reg0|r2[15]~519 (
// Equation(s):
// \reg0|r2[15]~519_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[15]~518_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][15]~q )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[1][15]~q ),
	.datad(\reg0|r2[15]~518_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~519_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~519 .lut_mask = 16'hEC20;
defparam \reg0|r2[15]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N21
dffeas \reg0|xx[5][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][15] .is_wysiwyg = "true";
defparam \reg0|xx[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \reg0|xx[7][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][15] .is_wysiwyg = "true";
defparam \reg0|xx[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N19
dffeas \reg0|xx[4][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][15] .is_wysiwyg = "true";
defparam \reg0|xx[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N11
dffeas \reg0|xx[6][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][15] .is_wysiwyg = "true";
defparam \reg0|xx[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
cycloneive_lcell_comb \reg0|r2[15]~516 (
// Equation(s):
// \reg0|r2[15]~516_combout  = (\mem0|q[20]~3_combout  & (\mem0|q[21]~9_combout )) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][15]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][15]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[4][15]~q ),
	.datad(\reg0|xx[6][15]~q ),
	.cin(gnd),
	.combout(\reg0|r2[15]~516_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~516 .lut_mask = 16'hDC98;
defparam \reg0|r2[15]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N8
cycloneive_lcell_comb \reg0|r2[15]~517 (
// Equation(s):
// \reg0|r2[15]~517_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[15]~516_combout  & ((\reg0|xx[7][15]~q ))) # (!\reg0|r2[15]~516_combout  & (\reg0|xx[5][15]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[15]~516_combout ))))

	.dataa(\reg0|xx[5][15]~q ),
	.datab(\reg0|xx[7][15]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[15]~516_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~517_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~517 .lut_mask = 16'hCFA0;
defparam \reg0|r2[15]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N12
cycloneive_lcell_comb \reg0|r2[15]~520 (
// Equation(s):
// \reg0|r2[15]~520_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|r2[15]~517_combout ))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[15]~519_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[15]~519_combout ),
	.datac(\reg0|r2[15]~517_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~520_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~520 .lut_mask = 16'hFA44;
defparam \reg0|r2[15]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb \reg0|xx[9][15]~feeder (
// Equation(s):
// \reg0|xx[9][15]~feeder_combout  = \reg0|xx~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~41_combout ),
	.cin(gnd),
	.combout(\reg0|xx[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[9][15]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \reg0|xx[9][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][15] .is_wysiwyg = "true";
defparam \reg0|xx[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \reg0|xx[8][15]~feeder (
// Equation(s):
// \reg0|xx[8][15]~feeder_combout  = \reg0|xx~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \reg0|xx[8][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][15] .is_wysiwyg = "true";
defparam \reg0|xx[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \reg0|r2[15]~514 (
// Equation(s):
// \reg0|r2[15]~514_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|xx[9][15]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[8][15]~q )))))

	.dataa(\reg0|xx[9][15]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[8][15]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~514_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~514 .lut_mask = 16'hEE30;
defparam \reg0|r2[15]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \reg0|xx[10][15]~feeder (
// Equation(s):
// \reg0|xx[10][15]~feeder_combout  = \reg0|xx~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~41_combout ),
	.cin(gnd),
	.combout(\reg0|xx[10][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[10][15]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[10][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \reg0|xx[10][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][15] .is_wysiwyg = "true";
defparam \reg0|xx[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \reg0|xx[11][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][15] .is_wysiwyg = "true";
defparam \reg0|xx[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \reg0|r2[15]~515 (
// Equation(s):
// \reg0|r2[15]~515_combout  = (\reg0|r2[15]~514_combout  & (((\reg0|xx[11][15]~q ) # (!\mem0|q[21]~9_combout )))) # (!\reg0|r2[15]~514_combout  & (\reg0|xx[10][15]~q  & ((\mem0|q[21]~9_combout ))))

	.dataa(\reg0|r2[15]~514_combout ),
	.datab(\reg0|xx[10][15]~q ),
	.datac(\reg0|xx[11][15]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~515_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~515 .lut_mask = 16'hE4AA;
defparam \reg0|r2[15]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \reg0|r2[15]~523 (
// Equation(s):
// \reg0|r2[15]~523_combout  = (\reg0|r2[15]~520_combout  & ((\reg0|r2[15]~522_combout ) # ((!\mem0|q[23]~7_combout )))) # (!\reg0|r2[15]~520_combout  & (((\reg0|r2[15]~515_combout  & \mem0|q[23]~7_combout ))))

	.dataa(\reg0|r2[15]~522_combout ),
	.datab(\reg0|r2[15]~520_combout ),
	.datac(\reg0|r2[15]~515_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~523_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~523 .lut_mask = 16'hB8CC;
defparam \reg0|r2[15]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \reg0|r2[15]~524 (
// Equation(s):
// \reg0|r2[15]~524_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[15]~513_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[15]~523_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[15]~513_combout ),
	.datad(\reg0|r2[15]~523_combout ),
	.cin(gnd),
	.combout(\reg0|r2[15]~524_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[15]~524 .lut_mask = 16'hC480;
defparam \reg0|r2[15]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \id_reg_r2[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[15]~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[15] .is_wysiwyg = "true";
defparam \id_reg_r2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \ex_wire_alu_in2[15]~24 (
// Equation(s):
// \ex_wire_alu_in2[15]~24_combout  = (\id_Rtype~q  & (((id_reg_r2[15])))) # (!\id_Rtype~q  & ((\id_Btype~q  & ((id_reg_r2[15]))) # (!\id_Btype~q  & (id_imm[15]))))

	.dataa(\id_Rtype~q ),
	.datab(\id_Btype~q ),
	.datac(id_imm[15]),
	.datad(id_reg_r2[15]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[15]~24 .lut_mask = 16'hFE10;
defparam \ex_wire_alu_in2[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N15
dffeas \reg0|xx[13][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][14] .is_wysiwyg = "true";
defparam \reg0|xx[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \reg0|xx[15][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][14] .is_wysiwyg = "true";
defparam \reg0|xx[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \reg0|xx[12][14]~feeder (
// Equation(s):
// \reg0|xx[12][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~40_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][14]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \reg0|xx[12][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][14] .is_wysiwyg = "true";
defparam \reg0|xx[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \reg0|xx[14][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][14] .is_wysiwyg = "true";
defparam \reg0|xx[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \reg0|r2[14]~542 (
// Equation(s):
// \reg0|r2[14]~542_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][14]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][14]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[12][14]~q ),
	.datac(\reg0|xx[14][14]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~542_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~542 .lut_mask = 16'hFA44;
defparam \reg0|r2[14]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \reg0|r2[14]~543 (
// Equation(s):
// \reg0|r2[14]~543_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[14]~542_combout  & ((\reg0|xx[15][14]~q ))) # (!\reg0|r2[14]~542_combout  & (\reg0|xx[13][14]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[14]~542_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[13][14]~q ),
	.datac(\reg0|xx[15][14]~q ),
	.datad(\reg0|r2[14]~542_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~543_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~543 .lut_mask = 16'hF588;
defparam \reg0|r2[14]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \reg0|xx[11][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][14] .is_wysiwyg = "true";
defparam \reg0|xx[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N3
dffeas \reg0|xx[8][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][14] .is_wysiwyg = "true";
defparam \reg0|xx[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N9
dffeas \reg0|xx[9][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][14] .is_wysiwyg = "true";
defparam \reg0|xx[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \reg0|r2[14]~535 (
// Equation(s):
// \reg0|r2[14]~535_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][14]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][14]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[8][14]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[9][14]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~535_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~535 .lut_mask = 16'hCCE2;
defparam \reg0|r2[14]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N3
dffeas \reg0|xx[10][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][14] .is_wysiwyg = "true";
defparam \reg0|xx[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \reg0|r2[14]~536 (
// Equation(s):
// \reg0|r2[14]~536_combout  = (\reg0|r2[14]~535_combout  & ((\reg0|xx[11][14]~q ) # ((!\mem0|q[21]~9_combout )))) # (!\reg0|r2[14]~535_combout  & (((\reg0|xx[10][14]~q  & \mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[11][14]~q ),
	.datab(\reg0|r2[14]~535_combout ),
	.datac(\reg0|xx[10][14]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~536_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~536 .lut_mask = 16'hB8CC;
defparam \reg0|r2[14]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \reg0|xx~105 (
// Equation(s):
// \reg0|xx~105_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[14]),
	.cin(gnd),
	.combout(\reg0|xx~105_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~105 .lut_mask = 16'hFFF0;
defparam \reg0|xx~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \reg0|xx[1][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][14] .is_wysiwyg = "true";
defparam \reg0|xx[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N20
cycloneive_lcell_comb \reg0|xx[3][14]~feeder (
// Equation(s):
// \reg0|xx[3][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~40_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][14]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N21
dffeas \reg0|xx[3][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][14] .is_wysiwyg = "true";
defparam \reg0|xx[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
cycloneive_lcell_comb \reg0|xx[2][14]~feeder (
// Equation(s):
// \reg0|xx[2][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~40_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][14]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \reg0|xx[2][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][14] .is_wysiwyg = "true";
defparam \reg0|xx[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cycloneive_lcell_comb \reg0|r2[14]~539 (
// Equation(s):
// \reg0|r2[14]~539_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][14]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][14]~q )))

	.dataa(gnd),
	.datab(\reg0|xx[3][14]~q ),
	.datac(\reg0|xx[2][14]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~539_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~539 .lut_mask = 16'hCCF0;
defparam \reg0|r2[14]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
cycloneive_lcell_comb \reg0|r2[14]~540 (
// Equation(s):
// \reg0|r2[14]~540_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[14]~539_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][14]~q )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[1][14]~q ),
	.datac(\reg0|r2[14]~539_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~540_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~540 .lut_mask = 16'hF088;
defparam \reg0|r2[14]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N3
dffeas \reg0|xx[5][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][14] .is_wysiwyg = "true";
defparam \reg0|xx[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N26
cycloneive_lcell_comb \reg0|xx[7][14]~feeder (
// Equation(s):
// \reg0|xx[7][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N27
dffeas \reg0|xx[7][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][14] .is_wysiwyg = "true";
defparam \reg0|xx[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N14
cycloneive_lcell_comb \reg0|xx[4][14]~feeder (
// Equation(s):
// \reg0|xx[4][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N15
dffeas \reg0|xx[4][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][14] .is_wysiwyg = "true";
defparam \reg0|xx[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N16
cycloneive_lcell_comb \reg0|xx[6][14]~feeder (
// Equation(s):
// \reg0|xx[6][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N17
dffeas \reg0|xx[6][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][14] .is_wysiwyg = "true";
defparam \reg0|xx[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
cycloneive_lcell_comb \reg0|r2[14]~537 (
// Equation(s):
// \reg0|r2[14]~537_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][14]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][14]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[4][14]~q ),
	.datac(\reg0|xx[6][14]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~537_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~537 .lut_mask = 16'hFA44;
defparam \reg0|r2[14]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
cycloneive_lcell_comb \reg0|r2[14]~538 (
// Equation(s):
// \reg0|r2[14]~538_combout  = (\reg0|r2[14]~537_combout  & (((\reg0|xx[7][14]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[14]~537_combout  & (\reg0|xx[5][14]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[5][14]~q ),
	.datab(\reg0|xx[7][14]~q ),
	.datac(\reg0|r2[14]~537_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~538_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~538 .lut_mask = 16'hCAF0;
defparam \reg0|r2[14]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb \reg0|r2[14]~541 (
// Equation(s):
// \reg0|r2[14]~541_combout  = (\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout ) # ((\reg0|r2[14]~538_combout )))) # (!\mem0|q[22]~8_combout  & (!\mem0|q[23]~7_combout  & (\reg0|r2[14]~540_combout )))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[14]~540_combout ),
	.datad(\reg0|r2[14]~538_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~541_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~541 .lut_mask = 16'hBA98;
defparam \reg0|r2[14]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \reg0|r2[14]~544 (
// Equation(s):
// \reg0|r2[14]~544_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[14]~541_combout  & (\reg0|r2[14]~543_combout )) # (!\reg0|r2[14]~541_combout  & ((\reg0|r2[14]~536_combout ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[14]~541_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[14]~543_combout ),
	.datac(\reg0|r2[14]~536_combout ),
	.datad(\reg0|r2[14]~541_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~544_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~544 .lut_mask = 16'hDDA0;
defparam \reg0|r2[14]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \reg0|xx[30][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][14] .is_wysiwyg = "true";
defparam \reg0|xx[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \reg0|xx[22][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][14] .is_wysiwyg = "true";
defparam \reg0|xx[22][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \reg0|xx[26][14]~feeder (
// Equation(s):
// \reg0|xx[26][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[26][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[26][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \reg0|xx[26][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][14] .is_wysiwyg = "true";
defparam \reg0|xx[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \reg0|xx[18][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][14] .is_wysiwyg = "true";
defparam \reg0|xx[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \reg0|r2[14]~525 (
// Equation(s):
// \reg0|r2[14]~525_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[26][14]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[18][14]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[26][14]~q ),
	.datab(\reg0|xx[18][14]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~525_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~525 .lut_mask = 16'hF0AC;
defparam \reg0|r2[14]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \reg0|r2[14]~526 (
// Equation(s):
// \reg0|r2[14]~526_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[14]~525_combout  & (\reg0|xx[30][14]~q )) # (!\reg0|r2[14]~525_combout  & ((\reg0|xx[22][14]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[14]~525_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[30][14]~q ),
	.datac(\reg0|xx[22][14]~q ),
	.datad(\reg0|r2[14]~525_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~526_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~526 .lut_mask = 16'hDDA0;
defparam \reg0|r2[14]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \reg0|xx[31][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][14] .is_wysiwyg = "true";
defparam \reg0|xx[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \reg0|xx[23][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][14] .is_wysiwyg = "true";
defparam \reg0|xx[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \reg0|xx[19][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][14] .is_wysiwyg = "true";
defparam \reg0|xx[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \reg0|r2[14]~532 (
// Equation(s):
// \reg0|r2[14]~532_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[23][14]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[19][14]~q )))))

	.dataa(\reg0|xx[23][14]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[19][14]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~532_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~532 .lut_mask = 16'hEE30;
defparam \reg0|r2[14]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \reg0|r2[14]~533 (
// Equation(s):
// \reg0|r2[14]~533_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[14]~532_combout  & ((\reg0|xx[31][14]~q ))) # (!\reg0|r2[14]~532_combout  & (\reg0|xx[27][14]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[14]~532_combout ))))

	.dataa(\reg0|xx[27][14]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[31][14]~q ),
	.datad(\reg0|r2[14]~532_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~533_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~533 .lut_mask = 16'hF388;
defparam \reg0|r2[14]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \reg0|xx[25][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][14] .is_wysiwyg = "true";
defparam \reg0|xx[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \reg0|xx[29][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][14] .is_wysiwyg = "true";
defparam \reg0|xx[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \reg0|xx[21][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][14] .is_wysiwyg = "true";
defparam \reg0|xx[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \reg0|xx[17][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][14] .is_wysiwyg = "true";
defparam \reg0|xx[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \reg0|r2[14]~527 (
// Equation(s):
// \reg0|r2[14]~527_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][14]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][14]~q )))))

	.dataa(\reg0|xx[21][14]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][14]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~527_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~527 .lut_mask = 16'hEE30;
defparam \reg0|r2[14]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \reg0|r2[14]~528 (
// Equation(s):
// \reg0|r2[14]~528_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[14]~527_combout  & ((\reg0|xx[29][14]~q ))) # (!\reg0|r2[14]~527_combout  & (\reg0|xx[25][14]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[14]~527_combout ))))

	.dataa(\reg0|xx[25][14]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][14]~q ),
	.datad(\reg0|r2[14]~527_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~528_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~528 .lut_mask = 16'hF388;
defparam \reg0|r2[14]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \reg0|xx[28][14]~feeder (
// Equation(s):
// \reg0|xx[28][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[28][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[28][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[28][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N27
dffeas \reg0|xx[28][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[28][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][14] .is_wysiwyg = "true";
defparam \reg0|xx[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \reg0|xx[20][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][14] .is_wysiwyg = "true";
defparam \reg0|xx[20][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \reg0|xx[16][14]~feeder (
// Equation(s):
// \reg0|xx[16][14]~feeder_combout  = \reg0|xx~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[16][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[16][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N29
dffeas \reg0|xx[16][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][14] .is_wysiwyg = "true";
defparam \reg0|xx[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N1
dffeas \reg0|xx[24][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][14] .is_wysiwyg = "true";
defparam \reg0|xx[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \reg0|r2[14]~529 (
// Equation(s):
// \reg0|r2[14]~529_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout ) # (\reg0|xx[24][14]~q )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[16][14]~q  & (!\mem0|q[22]~8_combout )))

	.dataa(\reg0|xx[16][14]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|xx[24][14]~q ),
	.cin(gnd),
	.combout(\reg0|r2[14]~529_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~529 .lut_mask = 16'hCEC2;
defparam \reg0|r2[14]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \reg0|r2[14]~530 (
// Equation(s):
// \reg0|r2[14]~530_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[14]~529_combout  & (\reg0|xx[28][14]~q )) # (!\reg0|r2[14]~529_combout  & ((\reg0|xx[20][14]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[14]~529_combout ))))

	.dataa(\reg0|xx[28][14]~q ),
	.datab(\reg0|xx[20][14]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[14]~529_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~530_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~530 .lut_mask = 16'hAFC0;
defparam \reg0|r2[14]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \reg0|r2[14]~531 (
// Equation(s):
// \reg0|r2[14]~531_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|r2[14]~528_combout )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|r2[14]~530_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[14]~528_combout ),
	.datad(\reg0|r2[14]~530_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~531_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~531 .lut_mask = 16'hB9A8;
defparam \reg0|r2[14]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \reg0|r2[14]~534 (
// Equation(s):
// \reg0|r2[14]~534_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[14]~531_combout  & ((\reg0|r2[14]~533_combout ))) # (!\reg0|r2[14]~531_combout  & (\reg0|r2[14]~526_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[14]~531_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[14]~526_combout ),
	.datac(\reg0|r2[14]~533_combout ),
	.datad(\reg0|r2[14]~531_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~534_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~534 .lut_mask = 16'hF588;
defparam \reg0|r2[14]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \reg0|r2[14]~545 (
// Equation(s):
// \reg0|r2[14]~545_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[14]~534_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[14]~544_combout ))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[14]~544_combout ),
	.datad(\reg0|r2[14]~534_combout ),
	.cin(gnd),
	.combout(\reg0|r2[14]~545_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[14]~545 .lut_mask = 16'hA820;
defparam \reg0|r2[14]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \id_reg_r2[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[14]~545_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[14] .is_wysiwyg = "true";
defparam \id_reg_r2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \ex_wire_alu_in2[14]~25 (
// Equation(s):
// \ex_wire_alu_in2[14]~25_combout  = (\id_Btype~q  & (id_reg_r2[14])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[14])) # (!\id_Rtype~q  & ((id_imm[14])))))

	.dataa(id_reg_r2[14]),
	.datab(\id_Btype~q ),
	.datac(\id_Rtype~q ),
	.datad(id_imm[14]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[14]~25 .lut_mask = 16'hABA8;
defparam \ex_wire_alu_in2[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \alu0|res[14]~218 (
// Equation(s):
// \alu0|res[14]~218_combout  = (id_reg_r1[14] & ((\ex_wire_alu_in2[14]~25_combout  $ (!\ex_alu_res[7]~16_combout )) # (!\ex_alu_res[7]~17_combout ))) # (!id_reg_r1[14] & ((\ex_wire_alu_in2[14]~25_combout ) # ((!\ex_alu_res[7]~17_combout  & 
// !\ex_alu_res[7]~16_combout ))))

	.dataa(id_reg_r1[14]),
	.datab(\ex_wire_alu_in2[14]~25_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[14]~218_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[14]~218 .lut_mask = 16'hCE6F;
defparam \alu0|res[14]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N14
cycloneive_lcell_comb \reg0|xx[31][13]~feeder (
// Equation(s):
// \reg0|xx[31][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~39_combout ),
	.cin(gnd),
	.combout(\reg0|xx[31][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[31][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y11_N15
dffeas \reg0|xx[31][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][13] .is_wysiwyg = "true";
defparam \reg0|xx[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \reg0|xx[23][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][13] .is_wysiwyg = "true";
defparam \reg0|xx[23][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N20
cycloneive_lcell_comb \reg0|xx[19][13]~feeder (
// Equation(s):
// \reg0|xx[19][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~39_combout ),
	.cin(gnd),
	.combout(\reg0|xx[19][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[19][13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[19][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y11_N21
dffeas \reg0|xx[19][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][13] .is_wysiwyg = "true";
defparam \reg0|xx[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \reg0|xx[27][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][13] .is_wysiwyg = "true";
defparam \reg0|xx[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneive_lcell_comb \reg0|r2[13]~553 (
// Equation(s):
// \reg0|r2[13]~553_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[27][13]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[19][13]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[19][13]~q ),
	.datab(\reg0|xx[27][13]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~553_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~553 .lut_mask = 16'hF0CA;
defparam \reg0|r2[13]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cycloneive_lcell_comb \reg0|r2[13]~554 (
// Equation(s):
// \reg0|r2[13]~554_combout  = (\reg0|r2[13]~553_combout  & ((\reg0|xx[31][13]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[13]~553_combout  & (((\reg0|xx[23][13]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[31][13]~q ),
	.datab(\reg0|xx[23][13]~q ),
	.datac(\reg0|r2[13]~553_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~554_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~554 .lut_mask = 16'hACF0;
defparam \reg0|r2[13]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \reg0|xx[18][13]~feeder (
// Equation(s):
// \reg0|xx[18][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[18][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[18][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \reg0|xx[18][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][13] .is_wysiwyg = "true";
defparam \reg0|xx[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \reg0|xx[22][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][13] .is_wysiwyg = "true";
defparam \reg0|xx[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \reg0|r2[13]~546 (
// Equation(s):
// \reg0|r2[13]~546_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][13]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][13]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][13]~q ),
	.datac(\reg0|xx[22][13]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~546_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~546 .lut_mask = 16'hAAE4;
defparam \reg0|r2[13]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \reg0|xx[26][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][13] .is_wysiwyg = "true";
defparam \reg0|xx[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \reg0|xx[30][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][13] .is_wysiwyg = "true";
defparam \reg0|xx[30][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \reg0|r2[13]~547 (
// Equation(s):
// \reg0|r2[13]~547_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[13]~546_combout  & ((\reg0|xx[30][13]~q ))) # (!\reg0|r2[13]~546_combout  & (\reg0|xx[26][13]~q )))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[13]~546_combout ))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[13]~546_combout ),
	.datac(\reg0|xx[26][13]~q ),
	.datad(\reg0|xx[30][13]~q ),
	.cin(gnd),
	.combout(\reg0|r2[13]~547_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~547 .lut_mask = 16'hEC64;
defparam \reg0|r2[13]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \reg0|xx[21][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][13] .is_wysiwyg = "true";
defparam \reg0|xx[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \reg0|xx[29][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][13] .is_wysiwyg = "true";
defparam \reg0|xx[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \reg0|xx[25][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][13] .is_wysiwyg = "true";
defparam \reg0|xx[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \reg0|r2[13]~548 (
// Equation(s):
// \reg0|r2[13]~548_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][13]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][13]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][13]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][13]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~548_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~548 .lut_mask = 16'hCCB8;
defparam \reg0|r2[13]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \reg0|r2[13]~549 (
// Equation(s):
// \reg0|r2[13]~549_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[13]~548_combout  & ((\reg0|xx[29][13]~q ))) # (!\reg0|r2[13]~548_combout  & (\reg0|xx[21][13]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[13]~548_combout ))))

	.dataa(\reg0|xx[21][13]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[29][13]~q ),
	.datad(\reg0|r2[13]~548_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~549_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~549 .lut_mask = 16'hF388;
defparam \reg0|r2[13]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \reg0|xx[24][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][13] .is_wysiwyg = "true";
defparam \reg0|xx[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \reg0|xx[28][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][13] .is_wysiwyg = "true";
defparam \reg0|xx[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N19
dffeas \reg0|xx[20][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][13] .is_wysiwyg = "true";
defparam \reg0|xx[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \reg0|xx[16][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][13] .is_wysiwyg = "true";
defparam \reg0|xx[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \reg0|r2[13]~550 (
// Equation(s):
// \reg0|r2[13]~550_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][13]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][13]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[20][13]~q ),
	.datac(\reg0|xx[16][13]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~550_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~550 .lut_mask = 16'hEE50;
defparam \reg0|r2[13]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \reg0|r2[13]~551 (
// Equation(s):
// \reg0|r2[13]~551_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[13]~550_combout  & ((\reg0|xx[28][13]~q ))) # (!\reg0|r2[13]~550_combout  & (\reg0|xx[24][13]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[13]~550_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][13]~q ),
	.datac(\reg0|xx[28][13]~q ),
	.datad(\reg0|r2[13]~550_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~551_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~551 .lut_mask = 16'hF588;
defparam \reg0|r2[13]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \reg0|r2[13]~552 (
// Equation(s):
// \reg0|r2[13]~552_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|r2[13]~549_combout )) # (!\mem0|q[20]~3_combout  & ((\reg0|r2[13]~551_combout )))))

	.dataa(\reg0|r2[13]~549_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[13]~551_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~552_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~552 .lut_mask = 16'hE3E0;
defparam \reg0|r2[13]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \reg0|r2[13]~555 (
// Equation(s):
// \reg0|r2[13]~555_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[13]~552_combout  & (\reg0|r2[13]~554_combout )) # (!\reg0|r2[13]~552_combout  & ((\reg0|r2[13]~547_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[13]~552_combout ))))

	.dataa(\reg0|r2[13]~554_combout ),
	.datab(\reg0|r2[13]~547_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[13]~552_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~555_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~555 .lut_mask = 16'hAFC0;
defparam \reg0|r2[13]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \reg0|xx~106 (
// Equation(s):
// \reg0|xx~106_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[13]),
	.cin(gnd),
	.combout(\reg0|xx~106_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~106 .lut_mask = 16'hFFF0;
defparam \reg0|xx~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \reg0|xx[1][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][13] .is_wysiwyg = "true";
defparam \reg0|xx[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
cycloneive_lcell_comb \reg0|xx[2][13]~feeder (
// Equation(s):
// \reg0|xx[2][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~39_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \reg0|xx[2][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][13] .is_wysiwyg = "true";
defparam \reg0|xx[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
cycloneive_lcell_comb \reg0|xx[3][13]~feeder (
// Equation(s):
// \reg0|xx[3][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~39_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \reg0|xx[3][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][13] .is_wysiwyg = "true";
defparam \reg0|xx[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \reg0|r2[13]~560 (
// Equation(s):
// \reg0|r2[13]~560_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][13]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][13]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][13]~q ),
	.datac(\reg0|xx[3][13]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~560_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~560 .lut_mask = 16'hF0CC;
defparam \reg0|r2[13]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \reg0|r2[13]~561 (
// Equation(s):
// \reg0|r2[13]~561_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[13]~560_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][13]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[1][13]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[13]~560_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~561_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~561 .lut_mask = 16'hE2C0;
defparam \reg0|r2[13]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \reg0|xx[10][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][13] .is_wysiwyg = "true";
defparam \reg0|xx[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \reg0|xx[11][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][13] .is_wysiwyg = "true";
defparam \reg0|xx[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \reg0|xx[8][13]~feeder (
// Equation(s):
// \reg0|xx[8][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \reg0|xx[8][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][13] .is_wysiwyg = "true";
defparam \reg0|xx[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \reg0|xx[9][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][13] .is_wysiwyg = "true";
defparam \reg0|xx[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \reg0|r2[13]~558 (
// Equation(s):
// \reg0|r2[13]~558_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|xx[9][13]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][13]~q ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[8][13]~q ),
	.datac(\reg0|xx[9][13]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~558_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~558 .lut_mask = 16'hFA44;
defparam \reg0|r2[13]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \reg0|r2[13]~559 (
// Equation(s):
// \reg0|r2[13]~559_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[13]~558_combout  & ((\reg0|xx[11][13]~q ))) # (!\reg0|r2[13]~558_combout  & (\reg0|xx[10][13]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[13]~558_combout ))))

	.dataa(\reg0|xx[10][13]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][13]~q ),
	.datad(\reg0|r2[13]~558_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~559_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~559 .lut_mask = 16'hF388;
defparam \reg0|r2[13]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \reg0|r2[13]~562 (
// Equation(s):
// \reg0|r2[13]~562_combout  = (\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout ) # ((\reg0|r2[13]~559_combout )))) # (!\mem0|q[23]~7_combout  & (!\mem0|q[22]~8_combout  & (\reg0|r2[13]~561_combout )))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[13]~561_combout ),
	.datad(\reg0|r2[13]~559_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~562_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~562 .lut_mask = 16'hBA98;
defparam \reg0|r2[13]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \reg0|xx[13][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][13] .is_wysiwyg = "true";
defparam \reg0|xx[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \reg0|xx[15][13]~feeder (
// Equation(s):
// \reg0|xx[15][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \reg0|xx[15][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][13] .is_wysiwyg = "true";
defparam \reg0|xx[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \reg0|xx[12][13]~feeder (
// Equation(s):
// \reg0|xx[12][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~39_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \reg0|xx[12][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][13] .is_wysiwyg = "true";
defparam \reg0|xx[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \reg0|xx[14][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][13] .is_wysiwyg = "true";
defparam \reg0|xx[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \reg0|r2[13]~563 (
// Equation(s):
// \reg0|r2[13]~563_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][13]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][13]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[12][13]~q ),
	.datac(\reg0|xx[14][13]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~563_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~563 .lut_mask = 16'hFA44;
defparam \reg0|r2[13]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \reg0|r2[13]~564 (
// Equation(s):
// \reg0|r2[13]~564_combout  = (\reg0|r2[13]~563_combout  & (((\reg0|xx[15][13]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[13]~563_combout  & (\reg0|xx[13][13]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[13][13]~q ),
	.datab(\reg0|xx[15][13]~q ),
	.datac(\reg0|r2[13]~563_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~564_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~564 .lut_mask = 16'hCAF0;
defparam \reg0|r2[13]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N24
cycloneive_lcell_comb \reg0|xx[7][13]~feeder (
// Equation(s):
// \reg0|xx[7][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~39_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N25
dffeas \reg0|xx[7][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][13] .is_wysiwyg = "true";
defparam \reg0|xx[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \reg0|xx[5][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][13] .is_wysiwyg = "true";
defparam \reg0|xx[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N18
cycloneive_lcell_comb \reg0|xx[6][13]~feeder (
// Equation(s):
// \reg0|xx[6][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N19
dffeas \reg0|xx[6][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][13] .is_wysiwyg = "true";
defparam \reg0|xx[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N28
cycloneive_lcell_comb \reg0|xx[4][13]~feeder (
// Equation(s):
// \reg0|xx[4][13]~feeder_combout  = \reg0|xx~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~39_combout ),
	.cin(gnd),
	.combout(\reg0|xx[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N29
dffeas \reg0|xx[4][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][13] .is_wysiwyg = "true";
defparam \reg0|xx[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N10
cycloneive_lcell_comb \reg0|r2[13]~556 (
// Equation(s):
// \reg0|r2[13]~556_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][13]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][13]~q )))))

	.dataa(\reg0|xx[6][13]~q ),
	.datab(\reg0|xx[4][13]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~556_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~556 .lut_mask = 16'hFA0C;
defparam \reg0|r2[13]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
cycloneive_lcell_comb \reg0|r2[13]~557 (
// Equation(s):
// \reg0|r2[13]~557_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[13]~556_combout  & (\reg0|xx[7][13]~q )) # (!\reg0|r2[13]~556_combout  & ((\reg0|xx[5][13]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[13]~556_combout ))))

	.dataa(\reg0|xx[7][13]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][13]~q ),
	.datad(\reg0|r2[13]~556_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~557_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~557 .lut_mask = 16'hBBC0;
defparam \reg0|r2[13]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \reg0|r2[13]~565 (
// Equation(s):
// \reg0|r2[13]~565_combout  = (\reg0|r2[13]~562_combout  & (((\reg0|r2[13]~564_combout )) # (!\mem0|q[22]~8_combout ))) # (!\reg0|r2[13]~562_combout  & (\mem0|q[22]~8_combout  & ((\reg0|r2[13]~557_combout ))))

	.dataa(\reg0|r2[13]~562_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[13]~564_combout ),
	.datad(\reg0|r2[13]~557_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~565_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~565 .lut_mask = 16'hE6A2;
defparam \reg0|r2[13]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \reg0|r2[13]~566 (
// Equation(s):
// \reg0|r2[13]~566_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[13]~555_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[13]~565_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|r2[13]~555_combout ),
	.datac(\reg0|WideOr1~combout ),
	.datad(\reg0|r2[13]~565_combout ),
	.cin(gnd),
	.combout(\reg0|r2[13]~566_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[13]~566 .lut_mask = 16'hD080;
defparam \reg0|r2[13]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \id_reg_r2[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[13]~566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[13] .is_wysiwyg = "true";
defparam \id_reg_r2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \ex_wire_alu_in2[13]~26 (
// Equation(s):
// \ex_wire_alu_in2[13]~26_combout  = (\id_Rtype~q  & (id_reg_r2[13])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[13])) # (!\id_Btype~q  & ((id_imm[13])))))

	.dataa(id_reg_r2[13]),
	.datab(id_imm[13]),
	.datac(\id_Rtype~q ),
	.datad(\id_Btype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[13]~26 .lut_mask = 16'hAAAC;
defparam \ex_wire_alu_in2[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \ex_wire_alu_in2[12]~27 (
// Equation(s):
// \ex_wire_alu_in2[12]~27_combout  = (\id_Rtype~q  & (((id_reg_r2[12])))) # (!\id_Rtype~q  & ((\id_Btype~q  & ((id_reg_r2[12]))) # (!\id_Btype~q  & (id_imm[12]))))

	.dataa(\id_Rtype~q ),
	.datab(\id_Btype~q ),
	.datac(id_imm[12]),
	.datad(id_reg_r2[12]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[12]~27 .lut_mask = 16'hFE10;
defparam \ex_wire_alu_in2[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \ex_wire_alu_in2[7]~3 (
// Equation(s):
// \ex_wire_alu_in2[7]~3_combout  = (\id_Rtype~q  & (id_reg_r2[7])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[7])) # (!\id_Btype~q  & ((id_imm[7])))))

	.dataa(\id_Rtype~q ),
	.datab(id_reg_r2[7]),
	.datac(\id_Btype~q ),
	.datad(id_imm[7]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[7]~3 .lut_mask = 16'hCDC8;
defparam \ex_wire_alu_in2[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \ex_wire_alu_in2[6]~2 (
// Equation(s):
// \ex_wire_alu_in2[6]~2_combout  = (\id_Btype~q  & (id_reg_r2[6])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[6])) # (!\id_Rtype~q  & ((id_imm[6])))))

	.dataa(\id_Btype~q ),
	.datab(id_reg_r2[6]),
	.datac(\id_Rtype~q ),
	.datad(id_imm[6]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[6]~2 .lut_mask = 16'hCDC8;
defparam \ex_wire_alu_in2[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \ex_wire_alu_in2[5]~1 (
// Equation(s):
// \ex_wire_alu_in2[5]~1_combout  = (\id_Btype~q  & (((id_reg_r2[5])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[5]))) # (!\id_Rtype~q  & (id_imm[5]))))

	.dataa(id_imm[5]),
	.datab(\id_Btype~q ),
	.datac(id_reg_r2[5]),
	.datad(\id_Rtype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[5]~1 .lut_mask = 16'hF0E2;
defparam \ex_wire_alu_in2[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \alu0|Add1~0 (
// Equation(s):
// \alu0|Add1~0_combout  = (id_reg_r1[0] & ((GND) # (!\ex_wire_alu_in2[0]~0_combout ))) # (!id_reg_r1[0] & (\ex_wire_alu_in2[0]~0_combout  $ (GND)))
// \alu0|Add1~1  = CARRY((id_reg_r1[0]) # (!\ex_wire_alu_in2[0]~0_combout ))

	.dataa(id_reg_r1[0]),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu0|Add1~0_combout ),
	.cout(\alu0|Add1~1 ));
// synopsys translate_off
defparam \alu0|Add1~0 .lut_mask = 16'h66BB;
defparam \alu0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \alu0|Add1~2 (
// Equation(s):
// \alu0|Add1~2_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((id_reg_r1[1] & (!\alu0|Add1~1 )) # (!id_reg_r1[1] & ((\alu0|Add1~1 ) # (GND))))) # (!\ex_wire_alu_in2[1]~5_combout  & ((id_reg_r1[1] & (\alu0|Add1~1  & VCC)) # (!id_reg_r1[1] & (!\alu0|Add1~1 
// ))))
// \alu0|Add1~3  = CARRY((\ex_wire_alu_in2[1]~5_combout  & ((!\alu0|Add1~1 ) # (!id_reg_r1[1]))) # (!\ex_wire_alu_in2[1]~5_combout  & (!id_reg_r1[1] & !\alu0|Add1~1 )))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(id_reg_r1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~1 ),
	.combout(\alu0|Add1~2_combout ),
	.cout(\alu0|Add1~3 ));
// synopsys translate_off
defparam \alu0|Add1~2 .lut_mask = 16'h692B;
defparam \alu0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \alu0|Add1~4 (
// Equation(s):
// \alu0|Add1~4_combout  = ((\ex_wire_alu_in2[2]~6_combout  $ (id_reg_r1[2] $ (\alu0|Add1~3 )))) # (GND)
// \alu0|Add1~5  = CARRY((\ex_wire_alu_in2[2]~6_combout  & (id_reg_r1[2] & !\alu0|Add1~3 )) # (!\ex_wire_alu_in2[2]~6_combout  & ((id_reg_r1[2]) # (!\alu0|Add1~3 ))))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(id_reg_r1[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~3 ),
	.combout(\alu0|Add1~4_combout ),
	.cout(\alu0|Add1~5 ));
// synopsys translate_off
defparam \alu0|Add1~4 .lut_mask = 16'h964D;
defparam \alu0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \alu0|Add1~6 (
// Equation(s):
// \alu0|Add1~6_combout  = (id_reg_r1[3] & ((\ex_wire_alu_in2[3]~7_combout  & (!\alu0|Add1~5 )) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Add1~5  & VCC)))) # (!id_reg_r1[3] & ((\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Add1~5 ) # (GND))) # 
// (!\ex_wire_alu_in2[3]~7_combout  & (!\alu0|Add1~5 ))))
// \alu0|Add1~7  = CARRY((id_reg_r1[3] & (\ex_wire_alu_in2[3]~7_combout  & !\alu0|Add1~5 )) # (!id_reg_r1[3] & ((\ex_wire_alu_in2[3]~7_combout ) # (!\alu0|Add1~5 ))))

	.dataa(id_reg_r1[3]),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~5 ),
	.combout(\alu0|Add1~6_combout ),
	.cout(\alu0|Add1~7 ));
// synopsys translate_off
defparam \alu0|Add1~6 .lut_mask = 16'h694D;
defparam \alu0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \alu0|Add1~8 (
// Equation(s):
// \alu0|Add1~8_combout  = ((id_reg_r1[4] $ (\ex_wire_alu_in2[4]~4_combout  $ (\alu0|Add1~7 )))) # (GND)
// \alu0|Add1~9  = CARRY((id_reg_r1[4] & ((!\alu0|Add1~7 ) # (!\ex_wire_alu_in2[4]~4_combout ))) # (!id_reg_r1[4] & (!\ex_wire_alu_in2[4]~4_combout  & !\alu0|Add1~7 )))

	.dataa(id_reg_r1[4]),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~7 ),
	.combout(\alu0|Add1~8_combout ),
	.cout(\alu0|Add1~9 ));
// synopsys translate_off
defparam \alu0|Add1~8 .lut_mask = 16'h962B;
defparam \alu0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \alu0|Add1~10 (
// Equation(s):
// \alu0|Add1~10_combout  = (id_reg_r1[5] & ((\ex_wire_alu_in2[5]~1_combout  & (!\alu0|Add1~9 )) # (!\ex_wire_alu_in2[5]~1_combout  & (\alu0|Add1~9  & VCC)))) # (!id_reg_r1[5] & ((\ex_wire_alu_in2[5]~1_combout  & ((\alu0|Add1~9 ) # (GND))) # 
// (!\ex_wire_alu_in2[5]~1_combout  & (!\alu0|Add1~9 ))))
// \alu0|Add1~11  = CARRY((id_reg_r1[5] & (\ex_wire_alu_in2[5]~1_combout  & !\alu0|Add1~9 )) # (!id_reg_r1[5] & ((\ex_wire_alu_in2[5]~1_combout ) # (!\alu0|Add1~9 ))))

	.dataa(id_reg_r1[5]),
	.datab(\ex_wire_alu_in2[5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~9 ),
	.combout(\alu0|Add1~10_combout ),
	.cout(\alu0|Add1~11 ));
// synopsys translate_off
defparam \alu0|Add1~10 .lut_mask = 16'h694D;
defparam \alu0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \alu0|Add1~12 (
// Equation(s):
// \alu0|Add1~12_combout  = ((id_reg_r1[6] $ (\ex_wire_alu_in2[6]~2_combout  $ (\alu0|Add1~11 )))) # (GND)
// \alu0|Add1~13  = CARRY((id_reg_r1[6] & ((!\alu0|Add1~11 ) # (!\ex_wire_alu_in2[6]~2_combout ))) # (!id_reg_r1[6] & (!\ex_wire_alu_in2[6]~2_combout  & !\alu0|Add1~11 )))

	.dataa(id_reg_r1[6]),
	.datab(\ex_wire_alu_in2[6]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~11 ),
	.combout(\alu0|Add1~12_combout ),
	.cout(\alu0|Add1~13 ));
// synopsys translate_off
defparam \alu0|Add1~12 .lut_mask = 16'h962B;
defparam \alu0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \alu0|Add1~14 (
// Equation(s):
// \alu0|Add1~14_combout  = (id_reg_r1[7] & ((\ex_wire_alu_in2[7]~3_combout  & (!\alu0|Add1~13 )) # (!\ex_wire_alu_in2[7]~3_combout  & (\alu0|Add1~13  & VCC)))) # (!id_reg_r1[7] & ((\ex_wire_alu_in2[7]~3_combout  & ((\alu0|Add1~13 ) # (GND))) # 
// (!\ex_wire_alu_in2[7]~3_combout  & (!\alu0|Add1~13 ))))
// \alu0|Add1~15  = CARRY((id_reg_r1[7] & (\ex_wire_alu_in2[7]~3_combout  & !\alu0|Add1~13 )) # (!id_reg_r1[7] & ((\ex_wire_alu_in2[7]~3_combout ) # (!\alu0|Add1~13 ))))

	.dataa(id_reg_r1[7]),
	.datab(\ex_wire_alu_in2[7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~13 ),
	.combout(\alu0|Add1~14_combout ),
	.cout(\alu0|Add1~15 ));
// synopsys translate_off
defparam \alu0|Add1~14 .lut_mask = 16'h694D;
defparam \alu0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \alu0|Add1~16 (
// Equation(s):
// \alu0|Add1~16_combout  = ((id_reg_r1[8] $ (\ex_wire_alu_in2[8]~31_combout  $ (\alu0|Add1~15 )))) # (GND)
// \alu0|Add1~17  = CARRY((id_reg_r1[8] & ((!\alu0|Add1~15 ) # (!\ex_wire_alu_in2[8]~31_combout ))) # (!id_reg_r1[8] & (!\ex_wire_alu_in2[8]~31_combout  & !\alu0|Add1~15 )))

	.dataa(id_reg_r1[8]),
	.datab(\ex_wire_alu_in2[8]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~15 ),
	.combout(\alu0|Add1~16_combout ),
	.cout(\alu0|Add1~17 ));
// synopsys translate_off
defparam \alu0|Add1~16 .lut_mask = 16'h962B;
defparam \alu0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \alu0|Add1~18 (
// Equation(s):
// \alu0|Add1~18_combout  = (\ex_wire_alu_in2[9]~30_combout  & ((id_reg_r1[9] & (!\alu0|Add1~17 )) # (!id_reg_r1[9] & ((\alu0|Add1~17 ) # (GND))))) # (!\ex_wire_alu_in2[9]~30_combout  & ((id_reg_r1[9] & (\alu0|Add1~17  & VCC)) # (!id_reg_r1[9] & 
// (!\alu0|Add1~17 ))))
// \alu0|Add1~19  = CARRY((\ex_wire_alu_in2[9]~30_combout  & ((!\alu0|Add1~17 ) # (!id_reg_r1[9]))) # (!\ex_wire_alu_in2[9]~30_combout  & (!id_reg_r1[9] & !\alu0|Add1~17 )))

	.dataa(\ex_wire_alu_in2[9]~30_combout ),
	.datab(id_reg_r1[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~17 ),
	.combout(\alu0|Add1~18_combout ),
	.cout(\alu0|Add1~19 ));
// synopsys translate_off
defparam \alu0|Add1~18 .lut_mask = 16'h692B;
defparam \alu0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \alu0|Add1~20 (
// Equation(s):
// \alu0|Add1~20_combout  = ((\ex_wire_alu_in2[10]~29_combout  $ (id_reg_r1[10] $ (\alu0|Add1~19 )))) # (GND)
// \alu0|Add1~21  = CARRY((\ex_wire_alu_in2[10]~29_combout  & (id_reg_r1[10] & !\alu0|Add1~19 )) # (!\ex_wire_alu_in2[10]~29_combout  & ((id_reg_r1[10]) # (!\alu0|Add1~19 ))))

	.dataa(\ex_wire_alu_in2[10]~29_combout ),
	.datab(id_reg_r1[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~19 ),
	.combout(\alu0|Add1~20_combout ),
	.cout(\alu0|Add1~21 ));
// synopsys translate_off
defparam \alu0|Add1~20 .lut_mask = 16'h964D;
defparam \alu0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \alu0|Add1~22 (
// Equation(s):
// \alu0|Add1~22_combout  = (id_reg_r1[11] & ((\ex_wire_alu_in2[11]~28_combout  & (!\alu0|Add1~21 )) # (!\ex_wire_alu_in2[11]~28_combout  & (\alu0|Add1~21  & VCC)))) # (!id_reg_r1[11] & ((\ex_wire_alu_in2[11]~28_combout  & ((\alu0|Add1~21 ) # (GND))) # 
// (!\ex_wire_alu_in2[11]~28_combout  & (!\alu0|Add1~21 ))))
// \alu0|Add1~23  = CARRY((id_reg_r1[11] & (\ex_wire_alu_in2[11]~28_combout  & !\alu0|Add1~21 )) # (!id_reg_r1[11] & ((\ex_wire_alu_in2[11]~28_combout ) # (!\alu0|Add1~21 ))))

	.dataa(id_reg_r1[11]),
	.datab(\ex_wire_alu_in2[11]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~21 ),
	.combout(\alu0|Add1~22_combout ),
	.cout(\alu0|Add1~23 ));
// synopsys translate_off
defparam \alu0|Add1~22 .lut_mask = 16'h694D;
defparam \alu0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \alu0|Add1~24 (
// Equation(s):
// \alu0|Add1~24_combout  = ((id_reg_r1[12] $ (\ex_wire_alu_in2[12]~27_combout  $ (\alu0|Add1~23 )))) # (GND)
// \alu0|Add1~25  = CARRY((id_reg_r1[12] & ((!\alu0|Add1~23 ) # (!\ex_wire_alu_in2[12]~27_combout ))) # (!id_reg_r1[12] & (!\ex_wire_alu_in2[12]~27_combout  & !\alu0|Add1~23 )))

	.dataa(id_reg_r1[12]),
	.datab(\ex_wire_alu_in2[12]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~23 ),
	.combout(\alu0|Add1~24_combout ),
	.cout(\alu0|Add1~25 ));
// synopsys translate_off
defparam \alu0|Add1~24 .lut_mask = 16'h962B;
defparam \alu0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \alu0|Add1~26 (
// Equation(s):
// \alu0|Add1~26_combout  = (\ex_wire_alu_in2[13]~26_combout  & ((id_reg_r1[13] & (!\alu0|Add1~25 )) # (!id_reg_r1[13] & ((\alu0|Add1~25 ) # (GND))))) # (!\ex_wire_alu_in2[13]~26_combout  & ((id_reg_r1[13] & (\alu0|Add1~25  & VCC)) # (!id_reg_r1[13] & 
// (!\alu0|Add1~25 ))))
// \alu0|Add1~27  = CARRY((\ex_wire_alu_in2[13]~26_combout  & ((!\alu0|Add1~25 ) # (!id_reg_r1[13]))) # (!\ex_wire_alu_in2[13]~26_combout  & (!id_reg_r1[13] & !\alu0|Add1~25 )))

	.dataa(\ex_wire_alu_in2[13]~26_combout ),
	.datab(id_reg_r1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~25 ),
	.combout(\alu0|Add1~26_combout ),
	.cout(\alu0|Add1~27 ));
// synopsys translate_off
defparam \alu0|Add1~26 .lut_mask = 16'h692B;
defparam \alu0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \alu0|Add1~28 (
// Equation(s):
// \alu0|Add1~28_combout  = ((\ex_wire_alu_in2[14]~25_combout  $ (id_reg_r1[14] $ (\alu0|Add1~27 )))) # (GND)
// \alu0|Add1~29  = CARRY((\ex_wire_alu_in2[14]~25_combout  & (id_reg_r1[14] & !\alu0|Add1~27 )) # (!\ex_wire_alu_in2[14]~25_combout  & ((id_reg_r1[14]) # (!\alu0|Add1~27 ))))

	.dataa(\ex_wire_alu_in2[14]~25_combout ),
	.datab(id_reg_r1[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~27 ),
	.combout(\alu0|Add1~28_combout ),
	.cout(\alu0|Add1~29 ));
// synopsys translate_off
defparam \alu0|Add1~28 .lut_mask = 16'h964D;
defparam \alu0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \alu0|res[14]~219 (
// Equation(s):
// \alu0|res[14]~219_combout  = (\alu0|res[14]~218_combout  & ((\ex_alu_res[7]~16_combout ) # ((\ex_alu_res[7]~17_combout ) # (\alu0|Add1~28_combout ))))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\alu0|res[14]~218_combout ),
	.datad(\alu0|Add1~28_combout ),
	.cin(gnd),
	.combout(\alu0|res[14]~219_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[14]~219 .lut_mask = 16'hF0E0;
defparam \alu0|res[14]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \mem0|q[31]~37 (
// Equation(s):
// \mem0|q[31]~37_combout  = (\mem0|buffer_sig_load~q  & \id_imm[20]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\id_imm[20]~0_combout ),
	.cin(gnd),
	.combout(\mem0|q[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[31]~37 .lut_mask = 16'hF000;
defparam \mem0|q[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \id_immc|imm32[31]~19 (
// Equation(s):
// \id_immc|imm32[31]~19_combout  = (\mem0|q[31]~37_combout  & (((\id_immc|Equal4~18_combout ) # (!\id_immc|Utype~0_combout )) # (!\id_immc|imm32[11]~9_combout )))

	.dataa(\id_immc|imm32[11]~9_combout ),
	.datab(\id_immc|Utype~0_combout ),
	.datac(\mem0|q[31]~37_combout ),
	.datad(\id_immc|Equal4~18_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[31]~19 .lut_mask = 16'hF070;
defparam \id_immc|imm32[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \id_imm[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[31]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[31] .is_wysiwyg = "true";
defparam \id_imm[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \ex_imm[31]~feeder (
// Equation(s):
// \ex_imm[31]~feeder_combout  = id_imm[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[31]),
	.cin(gnd),
	.combout(\ex_imm[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[31]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \ex_imm[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[31] .is_wysiwyg = "true";
defparam \ex_imm[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \reg0|xx[24][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][31] .is_wysiwyg = "true";
defparam \reg0|xx[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \reg0|xx[28][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][31] .is_wysiwyg = "true";
defparam \reg0|xx[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \reg0|xx[20][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][31] .is_wysiwyg = "true";
defparam \reg0|xx[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \reg0|xx[16][31]~feeder (
// Equation(s):
// \reg0|xx[16][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[16][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[16][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \reg0|xx[16][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][31] .is_wysiwyg = "true";
defparam \reg0|xx[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \reg0|r2[31]~172 (
// Equation(s):
// \reg0|r2[31]~172_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][31]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][31]~q )))))

	.dataa(\reg0|xx[20][31]~q ),
	.datab(\reg0|xx[16][31]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~172_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~172 .lut_mask = 16'hFA0C;
defparam \reg0|r2[31]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \reg0|r2[31]~173 (
// Equation(s):
// \reg0|r2[31]~173_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[31]~172_combout  & ((\reg0|xx[28][31]~q ))) # (!\reg0|r2[31]~172_combout  & (\reg0|xx[24][31]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[31]~172_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][31]~q ),
	.datac(\reg0|xx[28][31]~q ),
	.datad(\reg0|r2[31]~172_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~173_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~173 .lut_mask = 16'hF588;
defparam \reg0|r2[31]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \reg0|xx[21][31]~feeder (
// Equation(s):
// \reg0|xx[21][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~57_combout ),
	.cin(gnd),
	.combout(\reg0|xx[21][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[21][31]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[21][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \reg0|xx[21][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[21][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][31] .is_wysiwyg = "true";
defparam \reg0|xx[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \reg0|xx[25][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][31] .is_wysiwyg = "true";
defparam \reg0|xx[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \reg0|xx[17][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][31] .is_wysiwyg = "true";
defparam \reg0|xx[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \reg0|r2[31]~170 (
// Equation(s):
// \reg0|r2[31]~170_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][31]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][31]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][31]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][31]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~170_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~170 .lut_mask = 16'hCCB8;
defparam \reg0|r2[31]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \reg0|xx[29][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][31] .is_wysiwyg = "true";
defparam \reg0|xx[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \reg0|r2[31]~171 (
// Equation(s):
// \reg0|r2[31]~171_combout  = (\reg0|r2[31]~170_combout  & (((\reg0|xx[29][31]~q ) # (!\mem0|q[22]~8_combout )))) # (!\reg0|r2[31]~170_combout  & (\reg0|xx[21][31]~q  & ((\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[21][31]~q ),
	.datab(\reg0|r2[31]~170_combout ),
	.datac(\reg0|xx[29][31]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~171_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~171 .lut_mask = 16'hE2CC;
defparam \reg0|r2[31]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \reg0|r2[31]~174 (
// Equation(s):
// \reg0|r2[31]~174_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[31]~171_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[31]~173_combout ))))

	.dataa(\reg0|r2[31]~173_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[31]~171_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~174_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~174 .lut_mask = 16'hF2C2;
defparam \reg0|r2[31]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \reg0|xx[30][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][31] .is_wysiwyg = "true";
defparam \reg0|xx[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \reg0|xx[26][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][31] .is_wysiwyg = "true";
defparam \reg0|xx[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \reg0|xx[18][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][31] .is_wysiwyg = "true";
defparam \reg0|xx[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \reg0|r2[31]~168 (
// Equation(s):
// \reg0|r2[31]~168_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][31]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][31]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][31]~q ),
	.datac(\reg0|xx[22][31]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~168_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~168 .lut_mask = 16'hAAE4;
defparam \reg0|r2[31]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \reg0|r2[31]~169 (
// Equation(s):
// \reg0|r2[31]~169_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[31]~168_combout  & (\reg0|xx[30][31]~q )) # (!\reg0|r2[31]~168_combout  & ((\reg0|xx[26][31]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[31]~168_combout ))))

	.dataa(\reg0|xx[30][31]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[26][31]~q ),
	.datad(\reg0|r2[31]~168_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~169_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~169 .lut_mask = 16'hBBC0;
defparam \reg0|r2[31]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \reg0|xx[31][31]~feeder (
// Equation(s):
// \reg0|xx[31][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~57_combout ),
	.cin(gnd),
	.combout(\reg0|xx[31][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][31]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[31][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \reg0|xx[31][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][31] .is_wysiwyg = "true";
defparam \reg0|xx[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \reg0|xx[23][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][31] .is_wysiwyg = "true";
defparam \reg0|xx[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \reg0|xx[27][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][31] .is_wysiwyg = "true";
defparam \reg0|xx[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \reg0|xx[19][31]~feeder (
// Equation(s):
// \reg0|xx[19][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~57_combout ),
	.cin(gnd),
	.combout(\reg0|xx[19][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[19][31]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[19][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \reg0|xx[19][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][31] .is_wysiwyg = "true";
defparam \reg0|xx[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \reg0|r2[31]~175 (
// Equation(s):
// \reg0|r2[31]~175_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[27][31]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[19][31]~q )))))

	.dataa(\reg0|xx[27][31]~q ),
	.datab(\reg0|xx[19][31]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~175_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~175 .lut_mask = 16'hFA0C;
defparam \reg0|r2[31]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \reg0|r2[31]~176 (
// Equation(s):
// \reg0|r2[31]~176_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[31]~175_combout  & (\reg0|xx[31][31]~q )) # (!\reg0|r2[31]~175_combout  & ((\reg0|xx[23][31]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[31]~175_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[31][31]~q ),
	.datac(\reg0|xx[23][31]~q ),
	.datad(\reg0|r2[31]~175_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~176_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~176 .lut_mask = 16'hDDA0;
defparam \reg0|r2[31]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \reg0|r2[31]~177 (
// Equation(s):
// \reg0|r2[31]~177_combout  = (\reg0|r2[31]~174_combout  & (((\reg0|r2[31]~176_combout )) # (!\mem0|q[21]~9_combout ))) # (!\reg0|r2[31]~174_combout  & (\mem0|q[21]~9_combout  & (\reg0|r2[31]~169_combout )))

	.dataa(\reg0|r2[31]~174_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[31]~169_combout ),
	.datad(\reg0|r2[31]~176_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~177_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~177 .lut_mask = 16'hEA62;
defparam \reg0|r2[31]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \reg0|xx[13][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][31] .is_wysiwyg = "true";
defparam \reg0|xx[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \reg0|xx[15][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][31] .is_wysiwyg = "true";
defparam \reg0|xx[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \reg0|xx[12][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][31] .is_wysiwyg = "true";
defparam \reg0|xx[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N21
dffeas \reg0|xx[14][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][31] .is_wysiwyg = "true";
defparam \reg0|xx[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneive_lcell_comb \reg0|r2[31]~185 (
// Equation(s):
// \reg0|r2[31]~185_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][31]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][31]~q ))))

	.dataa(\reg0|xx[12][31]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][31]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~185_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~185 .lut_mask = 16'hFC22;
defparam \reg0|r2[31]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneive_lcell_comb \reg0|r2[31]~186 (
// Equation(s):
// \reg0|r2[31]~186_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[31]~185_combout  & ((\reg0|xx[15][31]~q ))) # (!\reg0|r2[31]~185_combout  & (\reg0|xx[13][31]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[31]~185_combout ))))

	.dataa(\reg0|xx[13][31]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][31]~q ),
	.datad(\reg0|r2[31]~185_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~186_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~186 .lut_mask = 16'hF388;
defparam \reg0|r2[31]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N14
cycloneive_lcell_comb \reg0|xx[7][31]~feeder (
// Equation(s):
// \reg0|xx[7][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N15
dffeas \reg0|xx[7][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][31] .is_wysiwyg = "true";
defparam \reg0|xx[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N28
cycloneive_lcell_comb \reg0|xx[5][31]~feeder (
// Equation(s):
// \reg0|xx[5][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[5][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[5][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[5][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N29
dffeas \reg0|xx[5][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][31] .is_wysiwyg = "true";
defparam \reg0|xx[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneive_lcell_comb \reg0|xx[6][31]~feeder (
// Equation(s):
// \reg0|xx[6][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N27
dffeas \reg0|xx[6][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][31] .is_wysiwyg = "true";
defparam \reg0|xx[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N19
dffeas \reg0|xx[4][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][31] .is_wysiwyg = "true";
defparam \reg0|xx[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \reg0|r2[31]~178 (
// Equation(s):
// \reg0|r2[31]~178_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][31]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][31]~q )))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[6][31]~q ),
	.datac(\reg0|xx[4][31]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~178_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~178 .lut_mask = 16'hEE50;
defparam \reg0|r2[31]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \reg0|r2[31]~179 (
// Equation(s):
// \reg0|r2[31]~179_combout  = (\reg0|r2[31]~178_combout  & ((\reg0|xx[7][31]~q ) # ((!\mem0|q[20]~3_combout )))) # (!\reg0|r2[31]~178_combout  & (((\reg0|xx[5][31]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[7][31]~q ),
	.datab(\reg0|xx[5][31]~q ),
	.datac(\reg0|r2[31]~178_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~179_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~179 .lut_mask = 16'hACF0;
defparam \reg0|r2[31]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \reg0|xx~88 (
// Equation(s):
// \reg0|xx~88_combout  = (mem_reg_wb[31]) # (\button_in[0]~input_o )

	.dataa(gnd),
	.datab(mem_reg_wb[31]),
	.datac(\button_in[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~88_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~88 .lut_mask = 16'hFCFC;
defparam \reg0|xx~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \reg0|xx[1][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][31] .is_wysiwyg = "true";
defparam \reg0|xx[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
cycloneive_lcell_comb \reg0|xx[2][31]~feeder (
// Equation(s):
// \reg0|xx[2][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~57_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][31]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \reg0|xx[2][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][31] .is_wysiwyg = "true";
defparam \reg0|xx[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
cycloneive_lcell_comb \reg0|xx[3][31]~feeder (
// Equation(s):
// \reg0|xx[3][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~57_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][31]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N5
dffeas \reg0|xx[3][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][31] .is_wysiwyg = "true";
defparam \reg0|xx[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \reg0|r2[31]~182 (
// Equation(s):
// \reg0|r2[31]~182_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][31]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][31]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][31]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|xx[3][31]~q ),
	.cin(gnd),
	.combout(\reg0|r2[31]~182_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~182 .lut_mask = 16'hFC0C;
defparam \reg0|r2[31]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \reg0|r2[31]~183 (
// Equation(s):
// \reg0|r2[31]~183_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[31]~182_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][31]~q  & (\mem0|q[20]~3_combout )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[1][31]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[31]~182_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~183_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~183 .lut_mask = 16'hEA40;
defparam \reg0|r2[31]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \reg0|xx[10][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][31] .is_wysiwyg = "true";
defparam \reg0|xx[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \reg0|xx[11][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][31] .is_wysiwyg = "true";
defparam \reg0|xx[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
cycloneive_lcell_comb \reg0|xx[8][31]~feeder (
// Equation(s):
// \reg0|xx[8][31]~feeder_combout  = \reg0|xx~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \reg0|xx[8][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][31] .is_wysiwyg = "true";
defparam \reg0|xx[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \reg0|xx[9][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][31] .is_wysiwyg = "true";
defparam \reg0|xx[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \reg0|r2[31]~180 (
// Equation(s):
// \reg0|r2[31]~180_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|xx[9][31]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][31]~q ))))

	.dataa(\reg0|xx[8][31]~q ),
	.datab(\reg0|xx[9][31]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~180_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~180 .lut_mask = 16'hFC0A;
defparam \reg0|r2[31]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \reg0|r2[31]~181 (
// Equation(s):
// \reg0|r2[31]~181_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[31]~180_combout  & ((\reg0|xx[11][31]~q ))) # (!\reg0|r2[31]~180_combout  & (\reg0|xx[10][31]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[31]~180_combout ))))

	.dataa(\reg0|xx[10][31]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][31]~q ),
	.datad(\reg0|r2[31]~180_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~181_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~181 .lut_mask = 16'hF388;
defparam \reg0|r2[31]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \reg0|r2[31]~184 (
// Equation(s):
// \reg0|r2[31]~184_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|r2[31]~181_combout ))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[31]~183_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[31]~183_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[31]~181_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~184_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~184 .lut_mask = 16'hF4A4;
defparam \reg0|r2[31]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \reg0|r2[31]~187 (
// Equation(s):
// \reg0|r2[31]~187_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[31]~184_combout  & (\reg0|r2[31]~186_combout )) # (!\reg0|r2[31]~184_combout  & ((\reg0|r2[31]~179_combout ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[31]~184_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[31]~186_combout ),
	.datac(\reg0|r2[31]~179_combout ),
	.datad(\reg0|r2[31]~184_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~187_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~187 .lut_mask = 16'hDDA0;
defparam \reg0|r2[31]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \reg0|r2[31]~188 (
// Equation(s):
// \reg0|r2[31]~188_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[31]~177_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[31]~187_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[31]~177_combout ),
	.datad(\reg0|r2[31]~187_combout ),
	.cin(gnd),
	.combout(\reg0|r2[31]~188_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[31]~188 .lut_mask = 16'hC480;
defparam \reg0|r2[31]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \id_reg_r2[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[31]~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[31] .is_wysiwyg = "true";
defparam \id_reg_r2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \ex_wire_alu_in2[31]~8 (
// Equation(s):
// \ex_wire_alu_in2[31]~8_combout  = (\id_Rtype~q  & (id_reg_r2[31])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[31])) # (!\id_Btype~q  & ((id_imm[31])))))

	.dataa(id_reg_r2[31]),
	.datab(\id_Rtype~q ),
	.datac(\id_Btype~q ),
	.datad(id_imm[31]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[31]~8 .lut_mask = 16'hABA8;
defparam \ex_wire_alu_in2[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \ex_wire_alu_in2[30]~9 (
// Equation(s):
// \ex_wire_alu_in2[30]~9_combout  = (\id_Btype~q  & (id_reg_r2[30])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[30])) # (!\id_Rtype~q  & ((id_imm[30])))))

	.dataa(\id_Btype~q ),
	.datab(id_reg_r2[30]),
	.datac(\id_Rtype~q ),
	.datad(id_imm[30]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[30]~9 .lut_mask = 16'hCDC8;
defparam \ex_wire_alu_in2[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \reg0|xx[26][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][30] .is_wysiwyg = "true";
defparam \reg0|xx[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \reg0|xx[30][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][30] .is_wysiwyg = "true";
defparam \reg0|xx[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \reg0|xx[22][30]~feeder (
// Equation(s):
// \reg0|xx[22][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[22][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[22][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \reg0|xx[22][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][30] .is_wysiwyg = "true";
defparam \reg0|xx[22][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \reg0|xx[18][30]~feeder (
// Equation(s):
// \reg0|xx[18][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[18][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[18][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \reg0|xx[18][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[18][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][30] .is_wysiwyg = "true";
defparam \reg0|xx[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \reg0|r1[30]~191 (
// Equation(s):
// \reg0|r1[30]~191_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][30]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][30]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[22][30]~q ),
	.datab(\reg0|xx[18][30]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~191_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~191 .lut_mask = 16'hF0AC;
defparam \reg0|r1[30]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \reg0|r1[30]~192 (
// Equation(s):
// \reg0|r1[30]~192_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[30]~191_combout  & ((\reg0|xx[30][30]~q ))) # (!\reg0|r1[30]~191_combout  & (\reg0|xx[26][30]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[30]~191_combout ))))

	.dataa(\reg0|xx[26][30]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[30][30]~q ),
	.datad(\reg0|r1[30]~191_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~192_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~192 .lut_mask = 16'hF388;
defparam \reg0|r1[30]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \reg0|xx[28][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][30] .is_wysiwyg = "true";
defparam \reg0|xx[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \reg0|xx[24][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][30] .is_wysiwyg = "true";
defparam \reg0|xx[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \reg0|xx[16][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][30] .is_wysiwyg = "true";
defparam \reg0|xx[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \reg0|xx[20][30]~feeder (
// Equation(s):
// \reg0|xx[20][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[20][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[20][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[20][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N21
dffeas \reg0|xx[20][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][30] .is_wysiwyg = "true";
defparam \reg0|xx[20][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \reg0|r1[30]~193 (
// Equation(s):
// \reg0|r1[30]~193_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout ) # (\reg0|xx[20][30]~q )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][30]~q  & (!\mem0|q[18]~12_combout )))

	.dataa(\reg0|xx[16][30]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|xx[20][30]~q ),
	.cin(gnd),
	.combout(\reg0|r1[30]~193_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~193 .lut_mask = 16'hCEC2;
defparam \reg0|r1[30]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \reg0|r1[30]~194 (
// Equation(s):
// \reg0|r1[30]~194_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[30]~193_combout  & (\reg0|xx[28][30]~q )) # (!\reg0|r1[30]~193_combout  & ((\reg0|xx[24][30]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[30]~193_combout ))))

	.dataa(\reg0|xx[28][30]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][30]~q ),
	.datad(\reg0|r1[30]~193_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~194_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~194 .lut_mask = 16'hBBC0;
defparam \reg0|r1[30]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \reg0|r1[30]~195 (
// Equation(s):
// \reg0|r1[30]~195_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[30]~192_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[30]~194_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[30]~192_combout ),
	.datad(\reg0|r1[30]~194_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~195_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~195 .lut_mask = 16'hD9C8;
defparam \reg0|r1[30]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \reg0|xx[29][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][30] .is_wysiwyg = "true";
defparam \reg0|xx[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \reg0|xx[21][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][30] .is_wysiwyg = "true";
defparam \reg0|xx[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \reg0|xx[17][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][30] .is_wysiwyg = "true";
defparam \reg0|xx[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \reg0|xx[25][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][30] .is_wysiwyg = "true";
defparam \reg0|xx[25][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \reg0|r1[30]~189 (
// Equation(s):
// \reg0|r1[30]~189_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[25][30]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][30]~q ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[17][30]~q ),
	.datac(\reg0|xx[25][30]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~189_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~189 .lut_mask = 16'hFA44;
defparam \reg0|r1[30]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \reg0|r1[30]~190 (
// Equation(s):
// \reg0|r1[30]~190_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[30]~189_combout  & (\reg0|xx[29][30]~q )) # (!\reg0|r1[30]~189_combout  & ((\reg0|xx[21][30]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[30]~189_combout ))))

	.dataa(\reg0|xx[29][30]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][30]~q ),
	.datad(\reg0|r1[30]~189_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~190_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~190 .lut_mask = 16'hBBC0;
defparam \reg0|r1[30]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \reg0|xx[31][30]~feeder (
// Equation(s):
// \reg0|xx[31][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[31][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[31][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \reg0|xx[31][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][30] .is_wysiwyg = "true";
defparam \reg0|xx[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \reg0|xx[23][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][30] .is_wysiwyg = "true";
defparam \reg0|xx[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \reg0|xx[27][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][30] .is_wysiwyg = "true";
defparam \reg0|xx[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \reg0|xx[19][30]~feeder (
// Equation(s):
// \reg0|xx[19][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[19][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[19][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[19][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \reg0|xx[19][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][30] .is_wysiwyg = "true";
defparam \reg0|xx[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \reg0|r1[30]~196 (
// Equation(s):
// \reg0|r1[30]~196_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|xx[27][30]~q )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|xx[19][30]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[27][30]~q ),
	.datad(\reg0|xx[19][30]~q ),
	.cin(gnd),
	.combout(\reg0|r1[30]~196_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~196 .lut_mask = 16'hB9A8;
defparam \reg0|r1[30]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \reg0|r1[30]~197 (
// Equation(s):
// \reg0|r1[30]~197_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[30]~196_combout  & (\reg0|xx[31][30]~q )) # (!\reg0|r1[30]~196_combout  & ((\reg0|xx[23][30]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[30]~196_combout ))))

	.dataa(\reg0|xx[31][30]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][30]~q ),
	.datad(\reg0|r1[30]~196_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~197_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~197 .lut_mask = 16'hBBC0;
defparam \reg0|r1[30]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \reg0|r1[30]~198 (
// Equation(s):
// \reg0|r1[30]~198_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[30]~195_combout  & ((\reg0|r1[30]~197_combout ))) # (!\reg0|r1[30]~195_combout  & (\reg0|r1[30]~190_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|r1[30]~195_combout ))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[30]~195_combout ),
	.datac(\reg0|r1[30]~190_combout ),
	.datad(\reg0|r1[30]~197_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~198_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~198 .lut_mask = 16'hEC64;
defparam \reg0|r1[30]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \reg0|xx[15][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][30] .is_wysiwyg = "true";
defparam \reg0|xx[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \reg0|xx[14][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][30] .is_wysiwyg = "true";
defparam \reg0|xx[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \reg0|xx[13][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][30] .is_wysiwyg = "true";
defparam \reg0|xx[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \reg0|xx[12][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][30] .is_wysiwyg = "true";
defparam \reg0|xx[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \reg0|r1[30]~206 (
// Equation(s):
// \reg0|r1[30]~206_combout  = (\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout )) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[13][30]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[12][30]~q )))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][30]~q ),
	.datad(\reg0|xx[12][30]~q ),
	.cin(gnd),
	.combout(\reg0|r1[30]~206_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~206 .lut_mask = 16'hD9C8;
defparam \reg0|r1[30]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneive_lcell_comb \reg0|r1[30]~207 (
// Equation(s):
// \reg0|r1[30]~207_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[30]~206_combout  & (\reg0|xx[15][30]~q )) # (!\reg0|r1[30]~206_combout  & ((\reg0|xx[14][30]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[30]~206_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[15][30]~q ),
	.datac(\reg0|xx[14][30]~q ),
	.datad(\reg0|r1[30]~206_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~207_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~207 .lut_mask = 16'hDDA0;
defparam \reg0|r1[30]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
cycloneive_lcell_comb \reg0|xx[6][30]~feeder (
// Equation(s):
// \reg0|xx[6][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~56_combout ),
	.cin(gnd),
	.combout(\reg0|xx[6][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][30]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[6][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N27
dffeas \reg0|xx[6][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][30] .is_wysiwyg = "true";
defparam \reg0|xx[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N12
cycloneive_lcell_comb \reg0|xx[7][30]~feeder (
// Equation(s):
// \reg0|xx[7][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N13
dffeas \reg0|xx[7][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][30] .is_wysiwyg = "true";
defparam \reg0|xx[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
cycloneive_lcell_comb \reg0|xx[5][30]~feeder (
// Equation(s):
// \reg0|xx[5][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~56_combout ),
	.cin(gnd),
	.combout(\reg0|xx[5][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[5][30]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[5][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \reg0|xx[5][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][30] .is_wysiwyg = "true";
defparam \reg0|xx[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N7
dffeas \reg0|xx[4][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][30] .is_wysiwyg = "true";
defparam \reg0|xx[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneive_lcell_comb \reg0|r1[30]~199 (
// Equation(s):
// \reg0|r1[30]~199_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[5][30]~q ) # ((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|xx[4][30]~q  & !\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[5][30]~q ),
	.datab(\reg0|xx[4][30]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~199_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~199 .lut_mask = 16'hF0AC;
defparam \reg0|r1[30]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
cycloneive_lcell_comb \reg0|r1[30]~200 (
// Equation(s):
// \reg0|r1[30]~200_combout  = (\reg0|r1[30]~199_combout  & (((\reg0|xx[7][30]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[30]~199_combout  & (\reg0|xx[6][30]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[6][30]~q ),
	.datab(\reg0|xx[7][30]~q ),
	.datac(\reg0|r1[30]~199_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~200_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~200 .lut_mask = 16'hCAF0;
defparam \reg0|r1[30]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
cycloneive_lcell_comb \reg0|xx[2][30]~feeder (
// Equation(s):
// \reg0|xx[2][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \reg0|xx[2][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][30] .is_wysiwyg = "true";
defparam \reg0|xx[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
cycloneive_lcell_comb \reg0|xx[3][30]~feeder (
// Equation(s):
// \reg0|xx[3][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N11
dffeas \reg0|xx[3][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][30] .is_wysiwyg = "true";
defparam \reg0|xx[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \reg0|r1[30]~203 (
// Equation(s):
// \reg0|r1[30]~203_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][30]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][30]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][30]~q ),
	.datac(\reg0|xx[3][30]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~203_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~203 .lut_mask = 16'hF0CC;
defparam \reg0|r1[30]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \reg0|xx~89 (
// Equation(s):
// \reg0|xx~89_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[30]),
	.cin(gnd),
	.combout(\reg0|xx~89_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~89 .lut_mask = 16'hFFF0;
defparam \reg0|xx~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \reg0|xx[1][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][30] .is_wysiwyg = "true";
defparam \reg0|xx[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \reg0|r1[30]~204 (
// Equation(s):
// \reg0|r1[30]~204_combout  = (\mem0|q[16]~13_combout  & (\reg0|r1[30]~203_combout )) # (!\mem0|q[16]~13_combout  & (((\reg0|xx[1][30]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|r1[30]~203_combout ),
	.datac(\reg0|xx[1][30]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~204_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~204 .lut_mask = 16'hD888;
defparam \reg0|r1[30]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \reg0|xx[9][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][30] .is_wysiwyg = "true";
defparam \reg0|xx[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \reg0|xx[10][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][30] .is_wysiwyg = "true";
defparam \reg0|xx[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneive_lcell_comb \reg0|xx[8][30]~feeder (
// Equation(s):
// \reg0|xx[8][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~56_combout ),
	.cin(gnd),
	.combout(\reg0|xx[8][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][30]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[8][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \reg0|xx[8][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][30] .is_wysiwyg = "true";
defparam \reg0|xx[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \reg0|r1[30]~201 (
// Equation(s):
// \reg0|r1[30]~201_combout  = (\mem0|q[16]~13_combout  & ((\reg0|xx[10][30]~q ) # ((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (((\reg0|xx[8][30]~q  & !\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[10][30]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[8][30]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~201_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~201 .lut_mask = 16'hCCB8;
defparam \reg0|r1[30]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \reg0|r1[30]~202 (
// Equation(s):
// \reg0|r1[30]~202_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[30]~201_combout  & ((\reg0|xx[11][30]~q ))) # (!\reg0|r1[30]~201_combout  & (\reg0|xx[9][30]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[30]~201_combout ))))

	.dataa(\reg0|xx[9][30]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[11][30]~q ),
	.datad(\reg0|r1[30]~201_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~202_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~202 .lut_mask = 16'hF388;
defparam \reg0|r1[30]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \reg0|r1[30]~205 (
// Equation(s):
// \reg0|r1[30]~205_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[30]~202_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & (\reg0|r1[30]~204_combout )))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[30]~204_combout ),
	.datad(\reg0|r1[30]~202_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~205_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~205 .lut_mask = 16'hBA98;
defparam \reg0|r1[30]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneive_lcell_comb \reg0|r1[30]~208 (
// Equation(s):
// \reg0|r1[30]~208_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[30]~205_combout  & (\reg0|r1[30]~207_combout )) # (!\reg0|r1[30]~205_combout  & ((\reg0|r1[30]~200_combout ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[30]~205_combout ))))

	.dataa(\reg0|r1[30]~207_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[30]~200_combout ),
	.datad(\reg0|r1[30]~205_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~208_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~208 .lut_mask = 16'hBBC0;
defparam \reg0|r1[30]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \reg0|r1[30]~209 (
// Equation(s):
// \reg0|r1[30]~209_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[30]~198_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[30]~208_combout )))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[30]~198_combout ),
	.datad(\reg0|r1[30]~208_combout ),
	.cin(gnd),
	.combout(\reg0|r1[30]~209_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[30]~209 .lut_mask = 16'hA280;
defparam \reg0|r1[30]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \id_reg_r1[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[30]~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[30] .is_wysiwyg = "true";
defparam \id_reg_r1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \id_imm[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[29]~9_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[29] .is_wysiwyg = "true";
defparam \id_imm[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \ex_imm[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[29] .is_wysiwyg = "true";
defparam \ex_imm[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N15
dffeas \reg0|xx[29][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][29] .is_wysiwyg = "true";
defparam \reg0|xx[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \reg0|xx[25][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][29] .is_wysiwyg = "true";
defparam \reg0|xx[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \reg0|xx[21][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][29] .is_wysiwyg = "true";
defparam \reg0|xx[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \reg0|xx[17][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][29] .is_wysiwyg = "true";
defparam \reg0|xx[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \reg0|r1[29]~210 (
// Equation(s):
// \reg0|r1[29]~210_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[21][29]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[17][29]~q )))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][29]~q ),
	.datad(\reg0|xx[17][29]~q ),
	.cin(gnd),
	.combout(\reg0|r1[29]~210_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~210 .lut_mask = 16'hD9C8;
defparam \reg0|r1[29]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \reg0|r1[29]~211 (
// Equation(s):
// \reg0|r1[29]~211_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[29]~210_combout  & (\reg0|xx[29][29]~q )) # (!\reg0|r1[29]~210_combout  & ((\reg0|xx[25][29]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[29]~210_combout ))))

	.dataa(\reg0|xx[29][29]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][29]~q ),
	.datad(\reg0|r1[29]~210_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~211_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~211 .lut_mask = 16'hBBC0;
defparam \reg0|r1[29]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \reg0|xx[31][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][29] .is_wysiwyg = "true";
defparam \reg0|xx[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \reg0|xx[27][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][29] .is_wysiwyg = "true";
defparam \reg0|xx[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \reg0|xx[19][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][29] .is_wysiwyg = "true";
defparam \reg0|xx[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \reg0|xx[23][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][29] .is_wysiwyg = "true";
defparam \reg0|xx[23][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \reg0|r1[29]~217 (
// Equation(s):
// \reg0|r1[29]~217_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][29]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][29]~q ))))

	.dataa(\reg0|xx[19][29]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[23][29]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~217_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~217 .lut_mask = 16'hFC22;
defparam \reg0|r1[29]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \reg0|r1[29]~218 (
// Equation(s):
// \reg0|r1[29]~218_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[29]~217_combout  & (\reg0|xx[31][29]~q )) # (!\reg0|r1[29]~217_combout  & ((\reg0|xx[27][29]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[29]~217_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[31][29]~q ),
	.datac(\reg0|xx[27][29]~q ),
	.datad(\reg0|r1[29]~217_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~218_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~218 .lut_mask = 16'hDDA0;
defparam \reg0|r1[29]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N31
dffeas \reg0|xx[16][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][29] .is_wysiwyg = "true";
defparam \reg0|xx[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \reg0|xx[24][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][29] .is_wysiwyg = "true";
defparam \reg0|xx[24][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \reg0|r1[29]~214 (
// Equation(s):
// \reg0|r1[29]~214_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][29]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][29]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[16][29]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][29]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~214_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~214 .lut_mask = 16'hCCE2;
defparam \reg0|r1[29]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N5
dffeas \reg0|xx[28][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][29] .is_wysiwyg = "true";
defparam \reg0|xx[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \reg0|xx[20][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][29] .is_wysiwyg = "true";
defparam \reg0|xx[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \reg0|r1[29]~215 (
// Equation(s):
// \reg0|r1[29]~215_combout  = (\reg0|r1[29]~214_combout  & ((\reg0|xx[28][29]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[29]~214_combout  & (((\reg0|xx[20][29]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[29]~214_combout ),
	.datab(\reg0|xx[28][29]~q ),
	.datac(\reg0|xx[20][29]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~215_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~215 .lut_mask = 16'hD8AA;
defparam \reg0|r1[29]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \reg0|xx[22][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][29] .is_wysiwyg = "true";
defparam \reg0|xx[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \reg0|xx[30][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][29] .is_wysiwyg = "true";
defparam \reg0|xx[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \reg0|xx[18][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][29] .is_wysiwyg = "true";
defparam \reg0|xx[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \reg0|xx[26][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][29] .is_wysiwyg = "true";
defparam \reg0|xx[26][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \reg0|r1[29]~212 (
// Equation(s):
// \reg0|r1[29]~212_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[26][29]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[18][29]~q ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][29]~q ),
	.datad(\reg0|xx[26][29]~q ),
	.cin(gnd),
	.combout(\reg0|r1[29]~212_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~212 .lut_mask = 16'hDC98;
defparam \reg0|r1[29]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \reg0|r1[29]~213 (
// Equation(s):
// \reg0|r1[29]~213_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[29]~212_combout  & ((\reg0|xx[30][29]~q ))) # (!\reg0|r1[29]~212_combout  & (\reg0|xx[22][29]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[29]~212_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][29]~q ),
	.datac(\reg0|xx[30][29]~q ),
	.datad(\reg0|r1[29]~212_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~213_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~213 .lut_mask = 16'hF588;
defparam \reg0|r1[29]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \reg0|r1[29]~216 (
// Equation(s):
// \reg0|r1[29]~216_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|r1[29]~213_combout ))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[29]~215_combout ))))

	.dataa(\reg0|r1[29]~215_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[29]~213_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~216_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~216 .lut_mask = 16'hF2C2;
defparam \reg0|r1[29]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \reg0|r1[29]~219 (
// Equation(s):
// \reg0|r1[29]~219_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[29]~216_combout  & ((\reg0|r1[29]~218_combout ))) # (!\reg0|r1[29]~216_combout  & (\reg0|r1[29]~211_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[29]~216_combout ))))

	.dataa(\reg0|r1[29]~211_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[29]~218_combout ),
	.datad(\reg0|r1[29]~216_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~219_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~219 .lut_mask = 16'hF388;
defparam \reg0|r1[29]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \reg0|xx[15][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][29] .is_wysiwyg = "true";
defparam \reg0|xx[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N13
dffeas \reg0|xx[12][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][29] .is_wysiwyg = "true";
defparam \reg0|xx[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \reg0|r1[29]~227 (
// Equation(s):
// \reg0|r1[29]~227_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][29]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][29]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][29]~q ),
	.datac(\reg0|xx[13][29]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~227_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~227 .lut_mask = 16'hFA44;
defparam \reg0|r1[29]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \reg0|xx[14][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][29] .is_wysiwyg = "true";
defparam \reg0|xx[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \reg0|r1[29]~228 (
// Equation(s):
// \reg0|r1[29]~228_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[29]~227_combout  & (\reg0|xx[15][29]~q )) # (!\reg0|r1[29]~227_combout  & ((\reg0|xx[14][29]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[29]~227_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[15][29]~q ),
	.datac(\reg0|r1[29]~227_combout ),
	.datad(\reg0|xx[14][29]~q ),
	.cin(gnd),
	.combout(\reg0|r1[29]~228_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~228 .lut_mask = 16'hDAD0;
defparam \reg0|r1[29]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \reg0|xx[11][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][29] .is_wysiwyg = "true";
defparam \reg0|xx[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N15
dffeas \reg0|xx[9][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][29] .is_wysiwyg = "true";
defparam \reg0|xx[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneive_lcell_comb \reg0|xx[8][29]~feeder (
// Equation(s):
// \reg0|xx[8][29]~feeder_combout  = \reg0|xx~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \reg0|xx[8][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][29] .is_wysiwyg = "true";
defparam \reg0|xx[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \reg0|xx[10][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][29] .is_wysiwyg = "true";
defparam \reg0|xx[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
cycloneive_lcell_comb \reg0|r1[29]~220 (
// Equation(s):
// \reg0|r1[29]~220_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][29]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][29]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[8][29]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[10][29]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~220_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~220 .lut_mask = 16'hCCE2;
defparam \reg0|r1[29]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
cycloneive_lcell_comb \reg0|r1[29]~221 (
// Equation(s):
// \reg0|r1[29]~221_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[29]~220_combout  & (\reg0|xx[11][29]~q )) # (!\reg0|r1[29]~220_combout  & ((\reg0|xx[9][29]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[29]~220_combout ))))

	.dataa(\reg0|xx[11][29]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[9][29]~q ),
	.datad(\reg0|r1[29]~220_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~221_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~221 .lut_mask = 16'hBBC0;
defparam \reg0|r1[29]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \reg0|xx~90 (
// Equation(s):
// \reg0|xx~90_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[29])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[29]),
	.cin(gnd),
	.combout(\reg0|xx~90_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~90 .lut_mask = 16'hFFAA;
defparam \reg0|xx~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \reg0|xx[1][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][29] .is_wysiwyg = "true";
defparam \reg0|xx[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
cycloneive_lcell_comb \reg0|xx[3][29]~feeder (
// Equation(s):
// \reg0|xx[3][29]~feeder_combout  = \reg0|xx~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~55_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][29]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \reg0|xx[3][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][29] .is_wysiwyg = "true";
defparam \reg0|xx[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
cycloneive_lcell_comb \reg0|xx[2][29]~feeder (
// Equation(s):
// \reg0|xx[2][29]~feeder_combout  = \reg0|xx~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~55_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][29]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N3
dffeas \reg0|xx[2][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][29] .is_wysiwyg = "true";
defparam \reg0|xx[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
cycloneive_lcell_comb \reg0|r1[29]~224 (
// Equation(s):
// \reg0|r1[29]~224_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[3][29]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][29]~q )))))

	.dataa(\reg0|xx[3][29]~q ),
	.datab(\reg0|xx[2][29]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~224_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~224 .lut_mask = 16'hA0C0;
defparam \reg0|r1[29]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \reg0|r1[29]~225 (
// Equation(s):
// \reg0|r1[29]~225_combout  = (\reg0|r1[29]~224_combout ) # ((\reg0|xx[1][29]~q  & (\mem0|q[15]~6_combout  & !\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[1][29]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[29]~224_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~225_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~225 .lut_mask = 16'hFF08;
defparam \reg0|r1[29]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N25
dffeas \reg0|xx[6][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][29] .is_wysiwyg = "true";
defparam \reg0|xx[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N0
cycloneive_lcell_comb \reg0|xx[7][29]~feeder (
// Equation(s):
// \reg0|xx[7][29]~feeder_combout  = \reg0|xx~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N1
dffeas \reg0|xx[7][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][29] .is_wysiwyg = "true";
defparam \reg0|xx[7][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N8
cycloneive_lcell_comb \reg0|xx[4][29]~feeder (
// Equation(s):
// \reg0|xx[4][29]~feeder_combout  = \reg0|xx~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N9
dffeas \reg0|xx[4][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][29] .is_wysiwyg = "true";
defparam \reg0|xx[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N11
dffeas \reg0|xx[5][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][29] .is_wysiwyg = "true";
defparam \reg0|xx[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N24
cycloneive_lcell_comb \reg0|r1[29]~222 (
// Equation(s):
// \reg0|r1[29]~222_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][29]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][29]~q ))))

	.dataa(\reg0|xx[4][29]~q ),
	.datab(\reg0|xx[5][29]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~222_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~222 .lut_mask = 16'hFC0A;
defparam \reg0|r1[29]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N2
cycloneive_lcell_comb \reg0|r1[29]~223 (
// Equation(s):
// \reg0|r1[29]~223_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[29]~222_combout  & ((\reg0|xx[7][29]~q ))) # (!\reg0|r1[29]~222_combout  & (\reg0|xx[6][29]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[29]~222_combout ))))

	.dataa(\reg0|xx[6][29]~q ),
	.datab(\reg0|xx[7][29]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[29]~222_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~223_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~223 .lut_mask = 16'hCFA0;
defparam \reg0|r1[29]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \reg0|r1[29]~226 (
// Equation(s):
// \reg0|r1[29]~226_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout ) # (\reg0|r1[29]~223_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[29]~225_combout  & (!\mem0|q[18]~12_combout )))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[29]~225_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[29]~223_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~226_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~226 .lut_mask = 16'hAEA4;
defparam \reg0|r1[29]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \reg0|r1[29]~229 (
// Equation(s):
// \reg0|r1[29]~229_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[29]~226_combout  & (\reg0|r1[29]~228_combout )) # (!\reg0|r1[29]~226_combout  & ((\reg0|r1[29]~221_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[29]~226_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|r1[29]~228_combout ),
	.datac(\reg0|r1[29]~221_combout ),
	.datad(\reg0|r1[29]~226_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~229_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~229 .lut_mask = 16'hDDA0;
defparam \reg0|r1[29]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \reg0|r1[29]~230 (
// Equation(s):
// \reg0|r1[29]~230_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[29]~219_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[29]~229_combout )))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[29]~219_combout ),
	.datad(\reg0|r1[29]~229_combout ),
	.cin(gnd),
	.combout(\reg0|r1[29]~230_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[29]~230 .lut_mask = 16'hA280;
defparam \reg0|r1[29]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \id_reg_r1[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[29]~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[29] .is_wysiwyg = "true";
defparam \id_reg_r1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \ex_reg_r1[29]~feeder (
// Equation(s):
// \ex_reg_r1[29]~feeder_combout  = id_reg_r1[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_reg_r1[29]),
	.cin(gnd),
	.combout(\ex_reg_r1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_reg_r1[29]~feeder .lut_mask = 16'hFF00;
defparam \ex_reg_r1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \ex_reg_r1[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_reg_r1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[29] .is_wysiwyg = "true";
defparam \ex_reg_r1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \reg0|xx[25][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][28] .is_wysiwyg = "true";
defparam \reg0|xx[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \reg0|xx[17][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][28] .is_wysiwyg = "true";
defparam \reg0|xx[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \reg0|r1[28]~231 (
// Equation(s):
// \reg0|r1[28]~231_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[25][28]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[17][28]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][28]~q ),
	.datad(\reg0|xx[17][28]~q ),
	.cin(gnd),
	.combout(\reg0|r1[28]~231_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~231 .lut_mask = 16'hD9C8;
defparam \reg0|r1[28]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \reg0|xx[21][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][28] .is_wysiwyg = "true";
defparam \reg0|xx[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \reg0|xx[29][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][28] .is_wysiwyg = "true";
defparam \reg0|xx[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \reg0|r1[28]~232 (
// Equation(s):
// \reg0|r1[28]~232_combout  = (\reg0|r1[28]~231_combout  & (((\reg0|xx[29][28]~q )) # (!\mem0|q[17]~11_combout ))) # (!\reg0|r1[28]~231_combout  & (\mem0|q[17]~11_combout  & (\reg0|xx[21][28]~q )))

	.dataa(\reg0|r1[28]~231_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][28]~q ),
	.datad(\reg0|xx[29][28]~q ),
	.cin(gnd),
	.combout(\reg0|r1[28]~232_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~232 .lut_mask = 16'hEA62;
defparam \reg0|r1[28]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \reg0|xx[31][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][28] .is_wysiwyg = "true";
defparam \reg0|xx[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \reg0|xx[23][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][28] .is_wysiwyg = "true";
defparam \reg0|xx[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \reg0|xx[27][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][28] .is_wysiwyg = "true";
defparam \reg0|xx[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \reg0|xx[19][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][28] .is_wysiwyg = "true";
defparam \reg0|xx[19][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \reg0|r1[28]~238 (
// Equation(s):
// \reg0|r1[28]~238_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|xx[27][28]~q )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|xx[19][28]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[27][28]~q ),
	.datad(\reg0|xx[19][28]~q ),
	.cin(gnd),
	.combout(\reg0|r1[28]~238_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~238 .lut_mask = 16'hB9A8;
defparam \reg0|r1[28]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \reg0|r1[28]~239 (
// Equation(s):
// \reg0|r1[28]~239_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[28]~238_combout  & (\reg0|xx[31][28]~q )) # (!\reg0|r1[28]~238_combout  & ((\reg0|xx[23][28]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[28]~238_combout ))))

	.dataa(\reg0|xx[31][28]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][28]~q ),
	.datad(\reg0|r1[28]~238_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~239_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~239 .lut_mask = 16'hBBC0;
defparam \reg0|r1[28]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \reg0|xx[26][28]~feeder (
// Equation(s):
// \reg0|xx[26][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[26][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[26][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \reg0|xx[26][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][28] .is_wysiwyg = "true";
defparam \reg0|xx[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \reg0|xx[30][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][28] .is_wysiwyg = "true";
defparam \reg0|xx[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \reg0|xx[18][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][28] .is_wysiwyg = "true";
defparam \reg0|xx[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \reg0|xx[22][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][28] .is_wysiwyg = "true";
defparam \reg0|xx[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \reg0|r1[28]~233 (
// Equation(s):
// \reg0|r1[28]~233_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[22][28]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[18][28]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][28]~q ),
	.datad(\reg0|xx[22][28]~q ),
	.cin(gnd),
	.combout(\reg0|r1[28]~233_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~233 .lut_mask = 16'hDC98;
defparam \reg0|r1[28]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \reg0|r1[28]~234 (
// Equation(s):
// \reg0|r1[28]~234_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[28]~233_combout  & ((\reg0|xx[30][28]~q ))) # (!\reg0|r1[28]~233_combout  & (\reg0|xx[26][28]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[28]~233_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][28]~q ),
	.datac(\reg0|xx[30][28]~q ),
	.datad(\reg0|r1[28]~233_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~234_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~234 .lut_mask = 16'hF588;
defparam \reg0|r1[28]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N21
dffeas \reg0|xx[28][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][28] .is_wysiwyg = "true";
defparam \reg0|xx[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \reg0|xx[24][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][28] .is_wysiwyg = "true";
defparam \reg0|xx[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \reg0|xx[16][28]~feeder (
// Equation(s):
// \reg0|xx[16][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[16][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[16][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \reg0|xx[16][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][28] .is_wysiwyg = "true";
defparam \reg0|xx[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \reg0|xx[20][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][28] .is_wysiwyg = "true";
defparam \reg0|xx[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \reg0|r1[28]~235 (
// Equation(s):
// \reg0|r1[28]~235_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][28]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][28]~q ))))

	.dataa(\reg0|xx[16][28]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[20][28]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~235_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~235 .lut_mask = 16'hFC22;
defparam \reg0|r1[28]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \reg0|r1[28]~236 (
// Equation(s):
// \reg0|r1[28]~236_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[28]~235_combout  & (\reg0|xx[28][28]~q )) # (!\reg0|r1[28]~235_combout  & ((\reg0|xx[24][28]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[28]~235_combout ))))

	.dataa(\reg0|xx[28][28]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][28]~q ),
	.datad(\reg0|r1[28]~235_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~236_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~236 .lut_mask = 16'hBBC0;
defparam \reg0|r1[28]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \reg0|r1[28]~237 (
// Equation(s):
// \reg0|r1[28]~237_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[28]~234_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[28]~236_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[28]~234_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[28]~236_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~237_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~237 .lut_mask = 16'hE5E0;
defparam \reg0|r1[28]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \reg0|r1[28]~240 (
// Equation(s):
// \reg0|r1[28]~240_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[28]~237_combout  & ((\reg0|r1[28]~239_combout ))) # (!\reg0|r1[28]~237_combout  & (\reg0|r1[28]~232_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[28]~237_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[28]~232_combout ),
	.datac(\reg0|r1[28]~239_combout ),
	.datad(\reg0|r1[28]~237_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~240_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~240 .lut_mask = 16'hF588;
defparam \reg0|r1[28]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N21
dffeas \reg0|xx[6][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][28] .is_wysiwyg = "true";
defparam \reg0|xx[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N5
dffeas \reg0|xx[4][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][28] .is_wysiwyg = "true";
defparam \reg0|xx[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N3
dffeas \reg0|xx[5][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][28] .is_wysiwyg = "true";
defparam \reg0|xx[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
cycloneive_lcell_comb \reg0|r1[28]~241 (
// Equation(s):
// \reg0|r1[28]~241_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][28]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][28]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][28]~q ),
	.datac(\reg0|xx[5][28]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~241_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~241 .lut_mask = 16'hFA44;
defparam \reg0|r1[28]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
cycloneive_lcell_comb \reg0|r1[28]~242 (
// Equation(s):
// \reg0|r1[28]~242_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[28]~241_combout  & (\reg0|xx[7][28]~q )) # (!\reg0|r1[28]~241_combout  & ((\reg0|xx[6][28]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[28]~241_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[7][28]~q ),
	.datac(\reg0|xx[6][28]~q ),
	.datad(\reg0|r1[28]~241_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~242_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~242 .lut_mask = 16'hDDA0;
defparam \reg0|r1[28]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \reg0|xx[9][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][28] .is_wysiwyg = "true";
defparam \reg0|xx[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \reg0|xx[11][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][28] .is_wysiwyg = "true";
defparam \reg0|xx[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \reg0|xx[10][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][28] .is_wysiwyg = "true";
defparam \reg0|xx[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneive_lcell_comb \reg0|xx[8][28]~feeder (
// Equation(s):
// \reg0|xx[8][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \reg0|xx[8][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][28] .is_wysiwyg = "true";
defparam \reg0|xx[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb \reg0|r1[28]~243 (
// Equation(s):
// \reg0|r1[28]~243_combout  = (\mem0|q[16]~13_combout  & ((\reg0|xx[10][28]~q ) # ((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (((\reg0|xx[8][28]~q  & !\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[10][28]~q ),
	.datab(\reg0|xx[8][28]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~243_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~243 .lut_mask = 16'hF0AC;
defparam \reg0|r1[28]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneive_lcell_comb \reg0|r1[28]~244 (
// Equation(s):
// \reg0|r1[28]~244_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[28]~243_combout  & ((\reg0|xx[11][28]~q ))) # (!\reg0|r1[28]~243_combout  & (\reg0|xx[9][28]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[28]~243_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][28]~q ),
	.datac(\reg0|xx[11][28]~q ),
	.datad(\reg0|r1[28]~243_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~244_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~244 .lut_mask = 16'hF588;
defparam \reg0|r1[28]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \reg0|xx~91 (
// Equation(s):
// \reg0|xx~91_combout  = (mem_reg_wb[28]) # (\button_in[0]~input_o )

	.dataa(gnd),
	.datab(mem_reg_wb[28]),
	.datac(\button_in[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~91_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~91 .lut_mask = 16'hFCFC;
defparam \reg0|xx~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \reg0|xx[1][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][28] .is_wysiwyg = "true";
defparam \reg0|xx[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
cycloneive_lcell_comb \reg0|xx[2][28]~feeder (
// Equation(s):
// \reg0|xx[2][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~54_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][28]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \reg0|xx[2][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][28] .is_wysiwyg = "true";
defparam \reg0|xx[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
cycloneive_lcell_comb \reg0|xx[3][28]~feeder (
// Equation(s):
// \reg0|xx[3][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~54_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][28]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \reg0|xx[3][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][28] .is_wysiwyg = "true";
defparam \reg0|xx[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneive_lcell_comb \reg0|r1[28]~245 (
// Equation(s):
// \reg0|r1[28]~245_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][28]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][28]~q ))))

	.dataa(\reg0|xx[2][28]~q ),
	.datab(\reg0|xx[3][28]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~245_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~245 .lut_mask = 16'hC0A0;
defparam \reg0|r1[28]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneive_lcell_comb \reg0|r1[28]~246 (
// Equation(s):
// \reg0|r1[28]~246_combout  = (\reg0|r1[28]~245_combout ) # ((\mem0|q[15]~6_combout  & (\reg0|xx[1][28]~q  & !\mem0|q[16]~13_combout )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[1][28]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[28]~245_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~246_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~246 .lut_mask = 16'hFF08;
defparam \reg0|r1[28]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneive_lcell_comb \reg0|r1[28]~247 (
// Equation(s):
// \reg0|r1[28]~247_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[28]~244_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|r1[28]~246_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[28]~244_combout ),
	.datad(\reg0|r1[28]~246_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~247_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~247 .lut_mask = 16'hB9A8;
defparam \reg0|r1[28]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneive_lcell_comb \reg0|xx[14][28]~feeder (
// Equation(s):
// \reg0|xx[14][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[14][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[14][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \reg0|xx[14][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][28] .is_wysiwyg = "true";
defparam \reg0|xx[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneive_lcell_comb \reg0|xx[15][28]~feeder (
// Equation(s):
// \reg0|xx[15][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \reg0|xx[15][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][28] .is_wysiwyg = "true";
defparam \reg0|xx[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
cycloneive_lcell_comb \reg0|xx[12][28]~feeder (
// Equation(s):
// \reg0|xx[12][28]~feeder_combout  = \reg0|xx~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[12][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[12][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N3
dffeas \reg0|xx[12][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][28] .is_wysiwyg = "true";
defparam \reg0|xx[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N9
dffeas \reg0|xx[13][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][28] .is_wysiwyg = "true";
defparam \reg0|xx[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneive_lcell_comb \reg0|r1[28]~248 (
// Equation(s):
// \reg0|r1[28]~248_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[13][28]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][28]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[12][28]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][28]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~248_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~248 .lut_mask = 16'hCCE2;
defparam \reg0|r1[28]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneive_lcell_comb \reg0|r1[28]~249 (
// Equation(s):
// \reg0|r1[28]~249_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[28]~248_combout  & ((\reg0|xx[15][28]~q ))) # (!\reg0|r1[28]~248_combout  & (\reg0|xx[14][28]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[28]~248_combout ))))

	.dataa(\reg0|xx[14][28]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[15][28]~q ),
	.datad(\reg0|r1[28]~248_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~249_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~249 .lut_mask = 16'hF388;
defparam \reg0|r1[28]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneive_lcell_comb \reg0|r1[28]~250 (
// Equation(s):
// \reg0|r1[28]~250_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[28]~247_combout  & ((\reg0|r1[28]~249_combout ))) # (!\reg0|r1[28]~247_combout  & (\reg0|r1[28]~242_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[28]~247_combout ))))

	.dataa(\reg0|r1[28]~242_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[28]~247_combout ),
	.datad(\reg0|r1[28]~249_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~250_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~250 .lut_mask = 16'hF838;
defparam \reg0|r1[28]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \reg0|r1[28]~251 (
// Equation(s):
// \reg0|r1[28]~251_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[28]~240_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[28]~250_combout )))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[28]~240_combout ),
	.datad(\reg0|r1[28]~250_combout ),
	.cin(gnd),
	.combout(\reg0|r1[28]~251_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[28]~251 .lut_mask = 16'hA280;
defparam \reg0|r1[28]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \id_reg_r1[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[28]~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[28] .is_wysiwyg = "true";
defparam \id_reg_r1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \ex_reg_r1[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[28] .is_wysiwyg = "true";
defparam \ex_reg_r1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \id_imm[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[27]~7_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[27] .is_wysiwyg = "true";
defparam \id_imm[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \ex_imm[27]~feeder (
// Equation(s):
// \ex_imm[27]~feeder_combout  = id_imm[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[27]),
	.cin(gnd),
	.combout(\ex_imm[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[27]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \ex_imm[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[27] .is_wysiwyg = "true";
defparam \ex_imm[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \id_imm[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[24]~4_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[24] .is_wysiwyg = "true";
defparam \id_imm[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \ex_imm[24]~feeder (
// Equation(s):
// \ex_imm[24]~feeder_combout  = id_imm[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[24]),
	.cin(gnd),
	.combout(\ex_imm[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[24]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \ex_imm[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[24] .is_wysiwyg = "true";
defparam \ex_imm[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \if_pc[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[24] .is_wysiwyg = "true";
defparam \if_pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \id_pc[24]~feeder (
// Equation(s):
// \id_pc[24]~feeder_combout  = if_pc[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[24]),
	.cin(gnd),
	.combout(\id_pc[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[24]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \id_pc[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[24] .is_wysiwyg = "true";
defparam \id_pc[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \ex_pc[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[24] .is_wysiwyg = "true";
defparam \ex_pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \id_imm[23]~feeder (
// Equation(s):
// \id_imm[23]~feeder_combout  = \id_imm[23]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_imm[23]~3_combout ),
	.cin(gnd),
	.combout(\id_imm[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[23]~feeder .lut_mask = 16'hFF00;
defparam \id_imm[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \id_imm[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[23]~feeder_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[23] .is_wysiwyg = "true";
defparam \id_imm[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \ex_imm[23]~feeder (
// Equation(s):
// \ex_imm[23]~feeder_combout  = id_imm[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[23]),
	.cin(gnd),
	.combout(\ex_imm[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[23]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \ex_imm[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[23] .is_wysiwyg = "true";
defparam \ex_imm[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \id_imm[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[22]~2_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[22] .is_wysiwyg = "true";
defparam \id_imm[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \ex_imm[22]~feeder (
// Equation(s):
// \ex_imm[22]~feeder_combout  = id_imm[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[22]),
	.cin(gnd),
	.combout(\ex_imm[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[22]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \ex_imm[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[22] .is_wysiwyg = "true";
defparam \ex_imm[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \ex_reg_r1[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[21] .is_wysiwyg = "true";
defparam \ex_reg_r1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \ex_reg_r1[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[20] .is_wysiwyg = "true";
defparam \ex_reg_r1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (ex_reg_r1[19] & ((ex_imm[19] & (\Add3~37  & VCC)) # (!ex_imm[19] & (!\Add3~37 )))) # (!ex_reg_r1[19] & ((ex_imm[19] & (!\Add3~37 )) # (!ex_imm[19] & ((\Add3~37 ) # (GND)))))
// \Add3~39  = CARRY((ex_reg_r1[19] & (!ex_imm[19] & !\Add3~37 )) # (!ex_reg_r1[19] & ((!\Add3~37 ) # (!ex_imm[19]))))

	.dataa(ex_reg_r1[19]),
	.datab(ex_imm[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~38_combout ),
	.cout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'h9617;
defparam \Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \Add3~40 (
// Equation(s):
// \Add3~40_combout  = ((ex_reg_r1[20] $ (ex_imm[20] $ (!\Add3~39 )))) # (GND)
// \Add3~41  = CARRY((ex_reg_r1[20] & ((ex_imm[20]) # (!\Add3~39 ))) # (!ex_reg_r1[20] & (ex_imm[20] & !\Add3~39 )))

	.dataa(ex_reg_r1[20]),
	.datab(ex_imm[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~39 ),
	.combout(\Add3~40_combout ),
	.cout(\Add3~41 ));
// synopsys translate_off
defparam \Add3~40 .lut_mask = 16'h698E;
defparam \Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (ex_imm[21] & ((ex_reg_r1[21] & (\Add3~41  & VCC)) # (!ex_reg_r1[21] & (!\Add3~41 )))) # (!ex_imm[21] & ((ex_reg_r1[21] & (!\Add3~41 )) # (!ex_reg_r1[21] & ((\Add3~41 ) # (GND)))))
// \Add3~43  = CARRY((ex_imm[21] & (!ex_reg_r1[21] & !\Add3~41 )) # (!ex_imm[21] & ((!\Add3~41 ) # (!ex_reg_r1[21]))))

	.dataa(ex_imm[21]),
	.datab(ex_reg_r1[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~41 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'h9617;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N6
cycloneive_lcell_comb \if_pc_4[20]~63 (
// Equation(s):
// \if_pc_4[20]~63_combout  = (\pcreg0|pcnter [20] & (!\if_pc_4[19]~62 )) # (!\pcreg0|pcnter [20] & ((\if_pc_4[19]~62 ) # (GND)))
// \if_pc_4[20]~64  = CARRY((!\if_pc_4[19]~62 ) # (!\pcreg0|pcnter [20]))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[19]~62 ),
	.combout(\if_pc_4[20]~63_combout ),
	.cout(\if_pc_4[20]~64 ));
// synopsys translate_off
defparam \if_pc_4[20]~63 .lut_mask = 16'h3C3F;
defparam \if_pc_4[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \if_pc_4[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[20]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[20] .is_wysiwyg = "true";
defparam \if_pc_4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N21
dffeas \id_pc_4[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[20] .is_wysiwyg = "true";
defparam \id_pc_4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \ex_pc_4[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[20] .is_wysiwyg = "true";
defparam \ex_pc_4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \mem_pc_new[20]~20 (
// Equation(s):
// \mem_pc_new[20]~20_combout  = (\ex_sig_jump~q  & ((\Add3~40_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[20]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[20]),
	.datac(gnd),
	.datad(\Add3~40_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[20]~20 .lut_mask = 16'hEE44;
defparam \mem_pc_new[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \if_pc[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[20] .is_wysiwyg = "true";
defparam \if_pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \id_pc[20]~feeder (
// Equation(s):
// \id_pc[20]~feeder_combout  = if_pc[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[20]),
	.cin(gnd),
	.combout(\id_pc[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[20]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N9
dffeas \id_pc[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[20] .is_wysiwyg = "true";
defparam \id_pc[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N1
dffeas \ex_pc[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[20] .is_wysiwyg = "true";
defparam \ex_pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = ((ex_pc[18] $ (ex_imm[18] $ (!\Add4~35 )))) # (GND)
// \Add4~37  = CARRY((ex_pc[18] & ((ex_imm[18]) # (!\Add4~35 ))) # (!ex_pc[18] & (ex_imm[18] & !\Add4~35 )))

	.dataa(ex_pc[18]),
	.datab(ex_imm[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'h698E;
defparam \Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \Add4~38 (
// Equation(s):
// \Add4~38_combout  = (ex_pc[19] & ((ex_imm[19] & (\Add4~37  & VCC)) # (!ex_imm[19] & (!\Add4~37 )))) # (!ex_pc[19] & ((ex_imm[19] & (!\Add4~37 )) # (!ex_imm[19] & ((\Add4~37 ) # (GND)))))
// \Add4~39  = CARRY((ex_pc[19] & (!ex_imm[19] & !\Add4~37 )) # (!ex_pc[19] & ((!\Add4~37 ) # (!ex_imm[19]))))

	.dataa(ex_pc[19]),
	.datab(ex_imm[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~38 .lut_mask = 16'h9617;
defparam \Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \Add4~40 (
// Equation(s):
// \Add4~40_combout  = ((ex_imm[20] $ (ex_pc[20] $ (!\Add4~39 )))) # (GND)
// \Add4~41  = CARRY((ex_imm[20] & ((ex_pc[20]) # (!\Add4~39 ))) # (!ex_imm[20] & (ex_pc[20] & !\Add4~39 )))

	.dataa(ex_imm[20]),
	.datab(ex_pc[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~39 ),
	.combout(\Add4~40_combout ),
	.cout(\Add4~41 ));
// synopsys translate_off
defparam \Add4~40 .lut_mask = 16'h698E;
defparam \Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \id_Itype~feeder (
// Equation(s):
// \id_Itype~feeder_combout  = \id_immc|Itype~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_immc|Itype~1_combout ),
	.cin(gnd),
	.combout(\id_Itype~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_Itype~feeder .lut_mask = 16'hFF00;
defparam \id_Itype~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas id_Itype(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_Itype~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_Itype~q ),
	.prn(vcc));
// synopsys translate_off
defparam id_Itype.is_wysiwyg = "true";
defparam id_Itype.power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas ex_Itype(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_Itype~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_Itype~q ),
	.prn(vcc));
// synopsys translate_off
defparam ex_Itype.is_wysiwyg = "true";
defparam ex_Itype.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \reg0|xx[23][18]~feeder (
// Equation(s):
// \reg0|xx[23][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[23][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[23][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[23][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \reg0|xx[23][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[23][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][18] .is_wysiwyg = "true";
defparam \reg0|xx[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N19
dffeas \reg0|xx[27][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][18] .is_wysiwyg = "true";
defparam \reg0|xx[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N13
dffeas \reg0|xx[19][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][18] .is_wysiwyg = "true";
defparam \reg0|xx[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N12
cycloneive_lcell_comb \reg0|r2[18]~448 (
// Equation(s):
// \reg0|r2[18]~448_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[27][18]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[19][18]~q )))))

	.dataa(\reg0|xx[27][18]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[19][18]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~448_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~448 .lut_mask = 16'hEE30;
defparam \reg0|r2[18]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N20
cycloneive_lcell_comb \reg0|r2[18]~449 (
// Equation(s):
// \reg0|r2[18]~449_combout  = (\reg0|r2[18]~448_combout  & ((\reg0|xx[31][18]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[18]~448_combout  & (((\reg0|xx[23][18]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[31][18]~q ),
	.datab(\reg0|xx[23][18]~q ),
	.datac(\reg0|r2[18]~448_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~449_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~449 .lut_mask = 16'hACF0;
defparam \reg0|r2[18]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \reg0|xx[21][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][18] .is_wysiwyg = "true";
defparam \reg0|xx[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \reg0|xx[29][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][18] .is_wysiwyg = "true";
defparam \reg0|xx[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \reg0|xx[25][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][18] .is_wysiwyg = "true";
defparam \reg0|xx[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \reg0|xx[17][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][18] .is_wysiwyg = "true";
defparam \reg0|xx[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \reg0|r2[18]~443 (
// Equation(s):
// \reg0|r2[18]~443_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][18]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][18]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[25][18]~q ),
	.datac(\reg0|xx[17][18]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~443_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~443 .lut_mask = 16'hAAD8;
defparam \reg0|r2[18]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \reg0|r2[18]~444 (
// Equation(s):
// \reg0|r2[18]~444_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[18]~443_combout  & ((\reg0|xx[29][18]~q ))) # (!\reg0|r2[18]~443_combout  & (\reg0|xx[21][18]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[18]~443_combout ))))

	.dataa(\reg0|xx[21][18]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[29][18]~q ),
	.datad(\reg0|r2[18]~443_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~444_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~444 .lut_mask = 16'hF388;
defparam \reg0|r2[18]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \reg0|xx[24][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][18] .is_wysiwyg = "true";
defparam \reg0|xx[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \reg0|xx[28][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][18] .is_wysiwyg = "true";
defparam \reg0|xx[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N1
dffeas \reg0|xx[20][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][18] .is_wysiwyg = "true";
defparam \reg0|xx[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N27
dffeas \reg0|xx[16][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][18] .is_wysiwyg = "true";
defparam \reg0|xx[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N26
cycloneive_lcell_comb \reg0|r2[18]~445 (
// Equation(s):
// \reg0|r2[18]~445_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][18]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][18]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[20][18]~q ),
	.datac(\reg0|xx[16][18]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~445_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~445 .lut_mask = 16'hEE50;
defparam \reg0|r2[18]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \reg0|r2[18]~446 (
// Equation(s):
// \reg0|r2[18]~446_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[18]~445_combout  & ((\reg0|xx[28][18]~q ))) # (!\reg0|r2[18]~445_combout  & (\reg0|xx[24][18]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[18]~445_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][18]~q ),
	.datac(\reg0|xx[28][18]~q ),
	.datad(\reg0|r2[18]~445_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~446_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~446 .lut_mask = 16'hF588;
defparam \reg0|r2[18]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \reg0|r2[18]~447 (
// Equation(s):
// \reg0|r2[18]~447_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[18]~444_combout ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((!\mem0|q[21]~9_combout  & \reg0|r2[18]~446_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|r2[18]~444_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[18]~446_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~447_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~447 .lut_mask = 16'hADA8;
defparam \reg0|r2[18]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \reg0|xx[30][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][18] .is_wysiwyg = "true";
defparam \reg0|xx[30][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \reg0|xx[26][18]~feeder (
// Equation(s):
// \reg0|xx[26][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~44_combout ),
	.cin(gnd),
	.combout(\reg0|xx[26][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][18]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[26][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \reg0|xx[26][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][18] .is_wysiwyg = "true";
defparam \reg0|xx[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \reg0|xx[18][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][18] .is_wysiwyg = "true";
defparam \reg0|xx[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \reg0|xx[22][18]~feeder (
// Equation(s):
// \reg0|xx[22][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[22][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[22][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \reg0|xx[22][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][18] .is_wysiwyg = "true";
defparam \reg0|xx[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \reg0|r2[18]~441 (
// Equation(s):
// \reg0|r2[18]~441_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[22][18]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][18]~q ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[18][18]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|xx[22][18]~q ),
	.cin(gnd),
	.combout(\reg0|r2[18]~441_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~441 .lut_mask = 16'hF4A4;
defparam \reg0|r2[18]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \reg0|r2[18]~442 (
// Equation(s):
// \reg0|r2[18]~442_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[18]~441_combout  & (\reg0|xx[30][18]~q )) # (!\reg0|r2[18]~441_combout  & ((\reg0|xx[26][18]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[18]~441_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[30][18]~q ),
	.datac(\reg0|xx[26][18]~q ),
	.datad(\reg0|r2[18]~441_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~442_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~442 .lut_mask = 16'hDDA0;
defparam \reg0|r2[18]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \reg0|r2[18]~450 (
// Equation(s):
// \reg0|r2[18]~450_combout  = (\reg0|r2[18]~447_combout  & ((\reg0|r2[18]~449_combout ) # ((!\mem0|q[21]~9_combout )))) # (!\reg0|r2[18]~447_combout  & (((\mem0|q[21]~9_combout  & \reg0|r2[18]~442_combout ))))

	.dataa(\reg0|r2[18]~449_combout ),
	.datab(\reg0|r2[18]~447_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[18]~442_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~450_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~450 .lut_mask = 16'hBC8C;
defparam \reg0|r2[18]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \reg0|xx[12][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][18] .is_wysiwyg = "true";
defparam \reg0|xx[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \reg0|xx[14][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][18] .is_wysiwyg = "true";
defparam \reg0|xx[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneive_lcell_comb \reg0|r2[18]~458 (
// Equation(s):
// \reg0|r2[18]~458_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][18]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][18]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][18]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][18]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~458_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~458 .lut_mask = 16'hCCE2;
defparam \reg0|r2[18]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \reg0|xx[13][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][18] .is_wysiwyg = "true";
defparam \reg0|xx[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \reg0|xx[15][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][18] .is_wysiwyg = "true";
defparam \reg0|xx[15][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneive_lcell_comb \reg0|r2[18]~459 (
// Equation(s):
// \reg0|r2[18]~459_combout  = (\reg0|r2[18]~458_combout  & (((\reg0|xx[15][18]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[18]~458_combout  & (\reg0|xx[13][18]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[18]~458_combout ),
	.datab(\reg0|xx[13][18]~q ),
	.datac(\reg0|xx[15][18]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~459_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~459 .lut_mask = 16'hE4AA;
defparam \reg0|r2[18]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N9
dffeas \reg0|xx[5][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][18] .is_wysiwyg = "true";
defparam \reg0|xx[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \reg0|xx[7][18]~feeder (
// Equation(s):
// \reg0|xx[7][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~44_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][18]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[7][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \reg0|xx[7][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][18] .is_wysiwyg = "true";
defparam \reg0|xx[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \reg0|xx[6][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][18] .is_wysiwyg = "true";
defparam \reg0|xx[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneive_lcell_comb \reg0|xx[4][18]~feeder (
// Equation(s):
// \reg0|xx[4][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N31
dffeas \reg0|xx[4][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][18] .is_wysiwyg = "true";
defparam \reg0|xx[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \reg0|r2[18]~451 (
// Equation(s):
// \reg0|r2[18]~451_combout  = (\mem0|q[21]~9_combout  & ((\reg0|xx[6][18]~q ) # ((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[4][18]~q  & !\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[6][18]~q ),
	.datab(\reg0|xx[4][18]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~451_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~451 .lut_mask = 16'hF0AC;
defparam \reg0|r2[18]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \reg0|r2[18]~452 (
// Equation(s):
// \reg0|r2[18]~452_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[18]~451_combout  & ((\reg0|xx[7][18]~q ))) # (!\reg0|r2[18]~451_combout  & (\reg0|xx[5][18]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[18]~451_combout ))))

	.dataa(\reg0|xx[5][18]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[7][18]~q ),
	.datad(\reg0|r2[18]~451_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~452_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~452 .lut_mask = 16'hF388;
defparam \reg0|r2[18]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N10
cycloneive_lcell_comb \reg0|xx~101 (
// Equation(s):
// \reg0|xx~101_combout  = (mem_reg_wb[18]) # (\button_in[0]~input_o )

	.dataa(gnd),
	.datab(mem_reg_wb[18]),
	.datac(gnd),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\reg0|xx~101_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~101 .lut_mask = 16'hFFCC;
defparam \reg0|xx~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N11
dffeas \reg0|xx[1][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][18] .is_wysiwyg = "true";
defparam \reg0|xx[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \reg0|xx[2][18]~feeder (
// Equation(s):
// \reg0|xx[2][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \reg0|xx[2][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][18] .is_wysiwyg = "true";
defparam \reg0|xx[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \reg0|xx[3][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][18] .is_wysiwyg = "true";
defparam \reg0|xx[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \reg0|r2[18]~455 (
// Equation(s):
// \reg0|r2[18]~455_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][18]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][18]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][18]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|xx[3][18]~q ),
	.cin(gnd),
	.combout(\reg0|r2[18]~455_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~455 .lut_mask = 16'hFC0C;
defparam \reg0|r2[18]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \reg0|r2[18]~456 (
// Equation(s):
// \reg0|r2[18]~456_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[18]~455_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][18]~q )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[1][18]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[18]~455_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~456_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~456 .lut_mask = 16'hF808;
defparam \reg0|r2[18]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N15
dffeas \reg0|xx[10][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][18] .is_wysiwyg = "true";
defparam \reg0|xx[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \reg0|xx[11][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][18] .is_wysiwyg = "true";
defparam \reg0|xx[11][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \reg0|xx[8][18]~feeder (
// Equation(s):
// \reg0|xx[8][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \reg0|xx[8][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][18] .is_wysiwyg = "true";
defparam \reg0|xx[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N17
dffeas \reg0|xx[9][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][18] .is_wysiwyg = "true";
defparam \reg0|xx[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \reg0|r2[18]~453 (
// Equation(s):
// \reg0|r2[18]~453_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][18]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][18]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[8][18]~q ),
	.datac(\reg0|xx[9][18]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~453_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~453 .lut_mask = 16'hAAE4;
defparam \reg0|r2[18]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \reg0|r2[18]~454 (
// Equation(s):
// \reg0|r2[18]~454_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[18]~453_combout  & ((\reg0|xx[11][18]~q ))) # (!\reg0|r2[18]~453_combout  & (\reg0|xx[10][18]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[18]~453_combout ))))

	.dataa(\reg0|xx[10][18]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][18]~q ),
	.datad(\reg0|r2[18]~453_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~454_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~454 .lut_mask = 16'hF388;
defparam \reg0|r2[18]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \reg0|r2[18]~457 (
// Equation(s):
// \reg0|r2[18]~457_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|r2[18]~454_combout ))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[18]~456_combout ))))

	.dataa(\reg0|r2[18]~456_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[18]~454_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~457_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~457 .lut_mask = 16'hFC22;
defparam \reg0|r2[18]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \reg0|r2[18]~460 (
// Equation(s):
// \reg0|r2[18]~460_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[18]~457_combout  & (\reg0|r2[18]~459_combout )) # (!\reg0|r2[18]~457_combout  & ((\reg0|r2[18]~452_combout ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[18]~457_combout ))))

	.dataa(\reg0|r2[18]~459_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[18]~452_combout ),
	.datad(\reg0|r2[18]~457_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~460_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~460 .lut_mask = 16'hBBC0;
defparam \reg0|r2[18]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \reg0|r2[18]~461 (
// Equation(s):
// \reg0|r2[18]~461_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[18]~450_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[18]~460_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[18]~450_combout ),
	.datad(\reg0|r2[18]~460_combout ),
	.cin(gnd),
	.combout(\reg0|r2[18]~461_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[18]~461 .lut_mask = 16'hC480;
defparam \reg0|r2[18]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \id_reg_r2[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[18]~461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[18] .is_wysiwyg = "true";
defparam \id_reg_r2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \ex_wire_alu_in2[18]~21 (
// Equation(s):
// \ex_wire_alu_in2[18]~21_combout  = (\id_Rtype~q  & (((id_reg_r2[18])))) # (!\id_Rtype~q  & ((\id_Btype~q  & ((id_reg_r2[18]))) # (!\id_Btype~q  & (id_imm[18]))))

	.dataa(id_imm[18]),
	.datab(\id_Rtype~q ),
	.datac(\id_Btype~q ),
	.datad(id_reg_r2[18]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[18]~21 .lut_mask = 16'hFE02;
defparam \ex_wire_alu_in2[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \alu0|res[18]~214 (
// Equation(s):
// \alu0|res[18]~214_combout  = (id_reg_r1[18] & ((\ex_wire_alu_in2[18]~21_combout  $ (!\ex_alu_res[7]~16_combout )) # (!\ex_alu_res[7]~17_combout ))) # (!id_reg_r1[18] & ((\ex_wire_alu_in2[18]~21_combout ) # ((!\ex_alu_res[7]~16_combout  & 
// !\ex_alu_res[7]~17_combout ))))

	.dataa(id_reg_r1[18]),
	.datab(\ex_wire_alu_in2[18]~21_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[18]~214_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[18]~214 .lut_mask = 16'hC6EF;
defparam \alu0|res[18]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \alu0|Add1~30 (
// Equation(s):
// \alu0|Add1~30_combout  = (\ex_wire_alu_in2[15]~24_combout  & ((id_reg_r1[15] & (!\alu0|Add1~29 )) # (!id_reg_r1[15] & ((\alu0|Add1~29 ) # (GND))))) # (!\ex_wire_alu_in2[15]~24_combout  & ((id_reg_r1[15] & (\alu0|Add1~29  & VCC)) # (!id_reg_r1[15] & 
// (!\alu0|Add1~29 ))))
// \alu0|Add1~31  = CARRY((\ex_wire_alu_in2[15]~24_combout  & ((!\alu0|Add1~29 ) # (!id_reg_r1[15]))) # (!\ex_wire_alu_in2[15]~24_combout  & (!id_reg_r1[15] & !\alu0|Add1~29 )))

	.dataa(\ex_wire_alu_in2[15]~24_combout ),
	.datab(id_reg_r1[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~29 ),
	.combout(\alu0|Add1~30_combout ),
	.cout(\alu0|Add1~31 ));
// synopsys translate_off
defparam \alu0|Add1~30 .lut_mask = 16'h692B;
defparam \alu0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \alu0|Add1~32 (
// Equation(s):
// \alu0|Add1~32_combout  = ((\ex_wire_alu_in2[16]~23_combout  $ (id_reg_r1[16] $ (\alu0|Add1~31 )))) # (GND)
// \alu0|Add1~33  = CARRY((\ex_wire_alu_in2[16]~23_combout  & (id_reg_r1[16] & !\alu0|Add1~31 )) # (!\ex_wire_alu_in2[16]~23_combout  & ((id_reg_r1[16]) # (!\alu0|Add1~31 ))))

	.dataa(\ex_wire_alu_in2[16]~23_combout ),
	.datab(id_reg_r1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~31 ),
	.combout(\alu0|Add1~32_combout ),
	.cout(\alu0|Add1~33 ));
// synopsys translate_off
defparam \alu0|Add1~32 .lut_mask = 16'h964D;
defparam \alu0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \alu0|Add1~34 (
// Equation(s):
// \alu0|Add1~34_combout  = (id_reg_r1[17] & ((\ex_wire_alu_in2[17]~22_combout  & (!\alu0|Add1~33 )) # (!\ex_wire_alu_in2[17]~22_combout  & (\alu0|Add1~33  & VCC)))) # (!id_reg_r1[17] & ((\ex_wire_alu_in2[17]~22_combout  & ((\alu0|Add1~33 ) # (GND))) # 
// (!\ex_wire_alu_in2[17]~22_combout  & (!\alu0|Add1~33 ))))
// \alu0|Add1~35  = CARRY((id_reg_r1[17] & (\ex_wire_alu_in2[17]~22_combout  & !\alu0|Add1~33 )) # (!id_reg_r1[17] & ((\ex_wire_alu_in2[17]~22_combout ) # (!\alu0|Add1~33 ))))

	.dataa(id_reg_r1[17]),
	.datab(\ex_wire_alu_in2[17]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~33 ),
	.combout(\alu0|Add1~34_combout ),
	.cout(\alu0|Add1~35 ));
// synopsys translate_off
defparam \alu0|Add1~34 .lut_mask = 16'h694D;
defparam \alu0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \alu0|Add1~36 (
// Equation(s):
// \alu0|Add1~36_combout  = ((\ex_wire_alu_in2[18]~21_combout  $ (id_reg_r1[18] $ (\alu0|Add1~35 )))) # (GND)
// \alu0|Add1~37  = CARRY((\ex_wire_alu_in2[18]~21_combout  & (id_reg_r1[18] & !\alu0|Add1~35 )) # (!\ex_wire_alu_in2[18]~21_combout  & ((id_reg_r1[18]) # (!\alu0|Add1~35 ))))

	.dataa(\ex_wire_alu_in2[18]~21_combout ),
	.datab(id_reg_r1[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~35 ),
	.combout(\alu0|Add1~36_combout ),
	.cout(\alu0|Add1~37 ));
// synopsys translate_off
defparam \alu0|Add1~36 .lut_mask = 16'h964D;
defparam \alu0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \alu0|res[18]~215 (
// Equation(s):
// \alu0|res[18]~215_combout  = (\alu0|res[18]~214_combout  & ((\alu0|Add1~36_combout ) # ((\ex_alu_res[7]~16_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\alu0|res[18]~214_combout ),
	.datab(\alu0|Add1~36_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[18]~215_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[18]~215 .lut_mask = 16'hAAA8;
defparam \alu0|res[18]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \alu0|Mux65~10 (
// Equation(s):
// \alu0|Mux65~10_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[9]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[10]))

	.dataa(gnd),
	.datab(id_reg_r1[10]),
	.datac(id_reg_r1[9]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~10 .lut_mask = 16'hF0CC;
defparam \alu0|Mux65~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \alu0|Mux65~8 (
// Equation(s):
// \alu0|Mux65~8_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[7])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[8])))

	.dataa(id_reg_r1[7]),
	.datab(id_reg_r1[8]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~8 .lut_mask = 16'hAACC;
defparam \alu0|Mux65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \alu0|Mux65~11 (
// Equation(s):
// \alu0|Mux65~11_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~8_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~10_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux65~10_combout ),
	.datad(\alu0|Mux65~8_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~11 .lut_mask = 16'hFC30;
defparam \alu0|Mux65~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \alu0|Mux65~3 (
// Equation(s):
// \alu0|Mux65~3_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[5])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[6])))

	.dataa(gnd),
	.datab(id_reg_r1[5]),
	.datac(id_reg_r1[6]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~3 .lut_mask = 16'hCCF0;
defparam \alu0|Mux65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \alu0|Mux65~2 (
// Equation(s):
// \alu0|Mux65~2_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[3])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[4])))

	.dataa(id_reg_r1[3]),
	.datab(gnd),
	.datac(id_reg_r1[4]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~2 .lut_mask = 16'hAAF0;
defparam \alu0|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \alu0|Mux65~4 (
// Equation(s):
// \alu0|Mux65~4_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~2_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~3_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux65~3_combout ),
	.datad(\alu0|Mux65~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~4 .lut_mask = 16'hFA50;
defparam \alu0|Mux65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \alu0|Mux65~12 (
// Equation(s):
// \alu0|Mux65~12_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~4_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~11_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux65~11_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux65~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~12 .lut_mask = 16'hFC0C;
defparam \alu0|Mux65~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \alu0|Mux65~13 (
// Equation(s):
// \alu0|Mux65~13_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[11]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[12]))

	.dataa(gnd),
	.datab(id_reg_r1[12]),
	.datac(id_reg_r1[11]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~13 .lut_mask = 16'hF0CC;
defparam \alu0|Mux65~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \alu0|Mux65~16 (
// Equation(s):
// \alu0|Mux65~16_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[13]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[14]))

	.dataa(id_reg_r1[14]),
	.datab(gnd),
	.datac(id_reg_r1[13]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~16 .lut_mask = 16'hF0AA;
defparam \alu0|Mux65~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \alu0|Mux65~17 (
// Equation(s):
// \alu0|Mux65~17_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~13_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~16_combout )))

	.dataa(gnd),
	.datab(\alu0|Mux65~13_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux65~16_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~17 .lut_mask = 16'hCFC0;
defparam \alu0|Mux65~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \alu0|Mux65~20 (
// Equation(s):
// \alu0|Mux65~20_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[15]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[16]))

	.dataa(id_reg_r1[16]),
	.datab(gnd),
	.datac(id_reg_r1[15]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~20 .lut_mask = 16'hF0AA;
defparam \alu0|Mux65~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \alu0|Mux65~22 (
// Equation(s):
// \alu0|Mux65~22_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[17])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[18])))

	.dataa(id_reg_r1[17]),
	.datab(gnd),
	.datac(id_reg_r1[18]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~22 .lut_mask = 16'hAAF0;
defparam \alu0|Mux65~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \alu0|Mux65~23 (
// Equation(s):
// \alu0|Mux65~23_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~20_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~22_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux65~20_combout ),
	.datad(\alu0|Mux65~22_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~23 .lut_mask = 16'hF3C0;
defparam \alu0|Mux65~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \alu0|Mux65~24 (
// Equation(s):
// \alu0|Mux65~24_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~17_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~23_combout )))

	.dataa(gnd),
	.datab(\alu0|Mux65~17_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux65~23_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~24 .lut_mask = 16'hCFC0;
defparam \alu0|Mux65~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \ex_alu_res[23]~32 (
// Equation(s):
// \ex_alu_res[23]~32_combout  = (id_inst[14]) # ((!\ex_wire_alu_in2[4]~4_combout  & \ex_wire_alu_in2[3]~7_combout ))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\ex_alu_res[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[23]~32 .lut_mask = 16'hFF50;
defparam \ex_alu_res[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \alu0|Mux176~0 (
// Equation(s):
// \alu0|Mux176~0_combout  = (!\ex_wire_alu_in2[4]~4_combout  & !id_inst[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|Mux176~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux176~0 .lut_mask = 16'h000F;
defparam \alu0|Mux176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \alu0|Mux65~0 (
// Equation(s):
// \alu0|Mux65~0_combout  = (!\ex_wire_alu_in2[0]~0_combout  & ((\ex_wire_alu_in2[1]~5_combout  & (id_reg_r1[0])) # (!\ex_wire_alu_in2[1]~5_combout  & ((id_reg_r1[2])))))

	.dataa(id_reg_r1[0]),
	.datab(id_reg_r1[2]),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~0 .lut_mask = 16'h00AC;
defparam \alu0|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \alu0|Mux65~1 (
// Equation(s):
// \alu0|Mux65~1_combout  = (\alu0|Mux65~0_combout ) # ((id_reg_r1[1] & (!\ex_wire_alu_in2[1]~5_combout  & \ex_wire_alu_in2[0]~0_combout )))

	.dataa(\alu0|Mux65~0_combout ),
	.datab(id_reg_r1[1]),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~1 .lut_mask = 16'hAEAA;
defparam \alu0|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \alu0|Mux69~0 (
// Equation(s):
// \alu0|Mux69~0_combout  = (!\ex_wire_alu_in2[3]~7_combout  & (!\ex_wire_alu_in2[2]~6_combout  & \alu0|Mux65~1_combout ))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux65~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux69~0 .lut_mask = 16'h0500;
defparam \alu0|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \alu0|res[18]~119 (
// Equation(s):
// \alu0|res[18]~119_combout  = (\ex_alu_res[23]~32_combout  & (((!\alu0|Mux176~0_combout )))) # (!\ex_alu_res[23]~32_combout  & ((\alu0|Mux176~0_combout  & (\alu0|Mux65~24_combout )) # (!\alu0|Mux176~0_combout  & ((\alu0|Mux69~0_combout )))))

	.dataa(\alu0|Mux65~24_combout ),
	.datab(\ex_alu_res[23]~32_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\alu0|Mux69~0_combout ),
	.cin(gnd),
	.combout(\alu0|res[18]~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[18]~119 .lut_mask = 16'h2F2C;
defparam \alu0|res[18]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \alu0|res[18]~120 (
// Equation(s):
// \alu0|res[18]~120_combout  = (\alu0|res[18]~119_combout  & ((\alu0|Mux120~102_combout ) # ((!\ex_alu_res[23]~32_combout )))) # (!\alu0|res[18]~119_combout  & (((\alu0|Mux65~12_combout  & \ex_alu_res[23]~32_combout ))))

	.dataa(\alu0|Mux120~102_combout ),
	.datab(\alu0|Mux65~12_combout ),
	.datac(\alu0|res[18]~119_combout ),
	.datad(\ex_alu_res[23]~32_combout ),
	.cin(gnd),
	.combout(\alu0|res[18]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[18]~120 .lut_mask = 16'hACF0;
defparam \alu0|res[18]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \alu0|res[18]~121 (
// Equation(s):
// \alu0|res[18]~121_combout  = (\ex_alu_res[7]~33_combout  & (((\ex_alu_res[23]~31_combout ) # (\alu0|res[18]~120_combout )))) # (!\ex_alu_res[7]~33_combout  & (\alu0|res[18]~215_combout  & (!\ex_alu_res[23]~31_combout )))

	.dataa(\alu0|res[18]~215_combout ),
	.datab(\ex_alu_res[7]~33_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|res[18]~120_combout ),
	.cin(gnd),
	.combout(\alu0|res[18]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[18]~121 .lut_mask = 16'hCEC2;
defparam \alu0|res[18]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \alu0|Ires[0][17]~34 (
// Equation(s):
// \alu0|Ires[0][17]~34_combout  = (id_reg_r1[17] & ((\ex_wire_alu_in2[17]~22_combout  & (\alu0|Ires[0][16]~33  & VCC)) # (!\ex_wire_alu_in2[17]~22_combout  & (!\alu0|Ires[0][16]~33 )))) # (!id_reg_r1[17] & ((\ex_wire_alu_in2[17]~22_combout  & 
// (!\alu0|Ires[0][16]~33 )) # (!\ex_wire_alu_in2[17]~22_combout  & ((\alu0|Ires[0][16]~33 ) # (GND)))))
// \alu0|Ires[0][17]~35  = CARRY((id_reg_r1[17] & (!\ex_wire_alu_in2[17]~22_combout  & !\alu0|Ires[0][16]~33 )) # (!id_reg_r1[17] & ((!\alu0|Ires[0][16]~33 ) # (!\ex_wire_alu_in2[17]~22_combout ))))

	.dataa(id_reg_r1[17]),
	.datab(\ex_wire_alu_in2[17]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][16]~33 ),
	.combout(\alu0|Ires[0][17]~34_combout ),
	.cout(\alu0|Ires[0][17]~35 ));
// synopsys translate_off
defparam \alu0|Ires[0][17]~34 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \alu0|Ires[0][18]~36 (
// Equation(s):
// \alu0|Ires[0][18]~36_combout  = ((id_reg_r1[18] $ (\ex_wire_alu_in2[18]~21_combout  $ (!\alu0|Ires[0][17]~35 )))) # (GND)
// \alu0|Ires[0][18]~37  = CARRY((id_reg_r1[18] & ((\ex_wire_alu_in2[18]~21_combout ) # (!\alu0|Ires[0][17]~35 ))) # (!id_reg_r1[18] & (\ex_wire_alu_in2[18]~21_combout  & !\alu0|Ires[0][17]~35 )))

	.dataa(id_reg_r1[18]),
	.datab(\ex_wire_alu_in2[18]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][17]~35 ),
	.combout(\alu0|Ires[0][18]~36_combout ),
	.cout(\alu0|Ires[0][18]~37 ));
// synopsys translate_off
defparam \alu0|Ires[0][18]~36 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \alu0|res[18]~122 (
// Equation(s):
// \alu0|res[18]~122_combout  = (\alu0|res[18]~121_combout  & ((\alu0|srxisig~0_combout ) # ((!\ex_alu_res[23]~31_combout )))) # (!\alu0|res[18]~121_combout  & (((\ex_alu_res[23]~31_combout  & \alu0|Ires[0][18]~36_combout ))))

	.dataa(\alu0|srxisig~0_combout ),
	.datab(\alu0|res[18]~121_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|Ires[0][18]~36_combout ),
	.cin(gnd),
	.combout(\alu0|res[18]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[18]~122 .lut_mask = 16'hBC8C;
defparam \alu0|res[18]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \alu0|res[18]~195 (
// Equation(s):
// \alu0|res[18]~195_combout  = (\alu0|res[18]~122_combout  & ((\ex_alu_res[7]~20_combout ) # ((\ex_alu_res[7]~33_combout ) # (\ex_alu_res[23]~31_combout ))))

	.dataa(\ex_alu_res[7]~20_combout ),
	.datab(\ex_alu_res[7]~33_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|res[18]~122_combout ),
	.cin(gnd),
	.combout(\alu0|res[18]~195_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[18]~195 .lut_mask = 16'hFE00;
defparam \alu0|res[18]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \ex_alu_res[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[18]~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[18] .is_wysiwyg = "true";
defparam \ex_alu_res[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \mem_wire_pc_new~2 (
// Equation(s):
// \mem_wire_pc_new~2_combout  = (!ex_alu_res[17] & (!ex_alu_res[14] & (!ex_alu_res[18] & !ex_alu_res[13])))

	.dataa(ex_alu_res[17]),
	.datab(ex_alu_res[14]),
	.datac(ex_alu_res[18]),
	.datad(ex_alu_res[13]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~2 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \alu0|Mux120~61 (
// Equation(s):
// \alu0|Mux120~61_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[28])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[27])))

	.dataa(id_reg_r1[28]),
	.datab(gnd),
	.datac(id_reg_r1[27]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~61 .lut_mask = 16'hAAF0;
defparam \alu0|Mux120~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \alu0|Mux120~58 (
// Equation(s):
// \alu0|Mux120~58_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[30])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[29])))

	.dataa(gnd),
	.datab(id_reg_r1[30]),
	.datac(id_reg_r1[29]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~58 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \alu0|Mux120~84 (
// Equation(s):
// \alu0|Mux120~84_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~58_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~61_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux120~61_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~58_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~84 .lut_mask = 16'hFC0C;
defparam \alu0|Mux120~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \alu0|Mux120~114 (
// Equation(s):
// \alu0|Mux120~114_combout  = (id_reg_r1[31] & ((id_inst[30]) # ((!\ex_wire_alu_in2[0]~0_combout  & !\ex_wire_alu_in2[1]~5_combout ))))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(id_inst[30]),
	.datac(id_reg_r1[31]),
	.datad(\ex_wire_alu_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~114 .lut_mask = 16'hC0D0;
defparam \alu0|Mux120~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \alu0|Mux120~104 (
// Equation(s):
// \alu0|Mux120~104_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~114_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~84_combout ))

	.dataa(\alu0|Mux120~84_combout ),
	.datab(\alu0|Mux120~114_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux120~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~104 .lut_mask = 16'hCACA;
defparam \alu0|Mux120~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \alu0|Mux120~47 (
// Equation(s):
// \alu0|Mux120~47_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[20]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[19]))

	.dataa(id_reg_r1[19]),
	.datab(id_reg_r1[20]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~47 .lut_mask = 16'hCCAA;
defparam \alu0|Mux120~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \alu0|Mux120~79 (
// Equation(s):
// \alu0|Mux120~79_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~65_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~47_combout )))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux120~65_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~47_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~79 .lut_mask = 16'hDD88;
defparam \alu0|Mux120~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N8
cycloneive_lcell_comb \reg0|xx[7][26]~feeder (
// Equation(s):
// \reg0|xx[7][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N9
dffeas \reg0|xx[7][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][26] .is_wysiwyg = "true";
defparam \reg0|xx[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
cycloneive_lcell_comb \reg0|xx[6][26]~feeder (
// Equation(s):
// \reg0|xx[6][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \reg0|xx[6][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][26] .is_wysiwyg = "true";
defparam \reg0|xx[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
cycloneive_lcell_comb \reg0|xx[5][26]~feeder (
// Equation(s):
// \reg0|xx[5][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[5][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[5][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[5][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N9
dffeas \reg0|xx[5][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][26] .is_wysiwyg = "true";
defparam \reg0|xx[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N25
dffeas \reg0|xx[4][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][26] .is_wysiwyg = "true";
defparam \reg0|xx[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N24
cycloneive_lcell_comb \reg0|r1[26]~283 (
// Equation(s):
// \reg0|r1[26]~283_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][26]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][26]~q )))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[5][26]~q ),
	.datac(\reg0|xx[4][26]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~283_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~283 .lut_mask = 16'hEE50;
defparam \reg0|r1[26]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N16
cycloneive_lcell_comb \reg0|r1[26]~284 (
// Equation(s):
// \reg0|r1[26]~284_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[26]~283_combout  & (\reg0|xx[7][26]~q )) # (!\reg0|r1[26]~283_combout  & ((\reg0|xx[6][26]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[26]~283_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[7][26]~q ),
	.datac(\reg0|xx[6][26]~q ),
	.datad(\reg0|r1[26]~283_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~284_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~284 .lut_mask = 16'hDDA0;
defparam \reg0|r1[26]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \reg0|xx[15][26]~feeder (
// Equation(s):
// \reg0|xx[15][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~52_combout ),
	.cin(gnd),
	.combout(\reg0|xx[15][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][26]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[15][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \reg0|xx[15][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][26] .is_wysiwyg = "true";
defparam \reg0|xx[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \reg0|xx[14][26]~feeder (
// Equation(s):
// \reg0|xx[14][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~52_combout ),
	.cin(gnd),
	.combout(\reg0|xx[14][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][26]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[14][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \reg0|xx[14][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][26] .is_wysiwyg = "true";
defparam \reg0|xx[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \reg0|xx[12][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][26] .is_wysiwyg = "true";
defparam \reg0|xx[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \reg0|r1[26]~290 (
// Equation(s):
// \reg0|r1[26]~290_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[13][26]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][26]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[12][26]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][26]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~290_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~290 .lut_mask = 16'hCCE2;
defparam \reg0|r1[26]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \reg0|r1[26]~291 (
// Equation(s):
// \reg0|r1[26]~291_combout  = (\reg0|r1[26]~290_combout  & ((\reg0|xx[15][26]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[26]~290_combout  & (((\reg0|xx[14][26]~q  & \mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[15][26]~q ),
	.datab(\reg0|xx[14][26]~q ),
	.datac(\reg0|r1[26]~290_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~291_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~291 .lut_mask = 16'hACF0;
defparam \reg0|r1[26]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \reg0|xx~93 (
// Equation(s):
// \reg0|xx~93_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[26]),
	.cin(gnd),
	.combout(\reg0|xx~93_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~93 .lut_mask = 16'hFFF0;
defparam \reg0|xx~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \reg0|xx[1][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][26] .is_wysiwyg = "true";
defparam \reg0|xx[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
cycloneive_lcell_comb \reg0|xx[3][26]~feeder (
// Equation(s):
// \reg0|xx[3][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~52_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][26]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N1
dffeas \reg0|xx[3][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][26] .is_wysiwyg = "true";
defparam \reg0|xx[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
cycloneive_lcell_comb \reg0|xx[2][26]~feeder (
// Equation(s):
// \reg0|xx[2][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~52_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][26]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N9
dffeas \reg0|xx[2][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][26] .is_wysiwyg = "true";
defparam \reg0|xx[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneive_lcell_comb \reg0|r1[26]~287 (
// Equation(s):
// \reg0|r1[26]~287_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[3][26]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][26]~q )))))

	.dataa(\reg0|xx[3][26]~q ),
	.datab(\reg0|xx[2][26]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~287_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~287 .lut_mask = 16'hA0C0;
defparam \reg0|r1[26]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N14
cycloneive_lcell_comb \reg0|r1[26]~288 (
// Equation(s):
// \reg0|r1[26]~288_combout  = (\reg0|r1[26]~287_combout ) # ((\reg0|xx[1][26]~q  & (\mem0|q[15]~6_combout  & !\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[1][26]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[26]~287_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~288_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~288 .lut_mask = 16'hFF08;
defparam \reg0|r1[26]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \reg0|xx[9][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][26] .is_wysiwyg = "true";
defparam \reg0|xx[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N13
dffeas \reg0|xx[11][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][26] .is_wysiwyg = "true";
defparam \reg0|xx[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \reg0|xx[10][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][26] .is_wysiwyg = "true";
defparam \reg0|xx[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N9
dffeas \reg0|xx[8][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][26] .is_wysiwyg = "true";
defparam \reg0|xx[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \reg0|r1[26]~285 (
// Equation(s):
// \reg0|r1[26]~285_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|xx[10][26]~q )) # (!\mem0|q[16]~13_combout  & ((\reg0|xx[8][26]~q )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[10][26]~q ),
	.datac(\reg0|xx[8][26]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~285_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~285 .lut_mask = 16'hEE50;
defparam \reg0|r1[26]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \reg0|r1[26]~286 (
// Equation(s):
// \reg0|r1[26]~286_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[26]~285_combout  & ((\reg0|xx[11][26]~q ))) # (!\reg0|r1[26]~285_combout  & (\reg0|xx[9][26]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[26]~285_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][26]~q ),
	.datac(\reg0|xx[11][26]~q ),
	.datad(\reg0|r1[26]~285_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~286_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~286 .lut_mask = 16'hF588;
defparam \reg0|r1[26]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N28
cycloneive_lcell_comb \reg0|r1[26]~289 (
// Equation(s):
// \reg0|r1[26]~289_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[26]~286_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & (\reg0|r1[26]~288_combout )))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[26]~288_combout ),
	.datad(\reg0|r1[26]~286_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~289_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~289 .lut_mask = 16'hBA98;
defparam \reg0|r1[26]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N18
cycloneive_lcell_comb \reg0|r1[26]~292 (
// Equation(s):
// \reg0|r1[26]~292_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[26]~289_combout  & ((\reg0|r1[26]~291_combout ))) # (!\reg0|r1[26]~289_combout  & (\reg0|r1[26]~284_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[26]~289_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[26]~284_combout ),
	.datac(\reg0|r1[26]~291_combout ),
	.datad(\reg0|r1[26]~289_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~292_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~292 .lut_mask = 16'hF588;
defparam \reg0|r1[26]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \reg0|xx[31][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][26] .is_wysiwyg = "true";
defparam \reg0|xx[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \reg0|xx[23][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][26] .is_wysiwyg = "true";
defparam \reg0|xx[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \reg0|xx[27][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][26] .is_wysiwyg = "true";
defparam \reg0|xx[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \reg0|xx[19][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][26] .is_wysiwyg = "true";
defparam \reg0|xx[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \reg0|r1[26]~280 (
// Equation(s):
// \reg0|r1[26]~280_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|xx[27][26]~q )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|xx[19][26]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[27][26]~q ),
	.datad(\reg0|xx[19][26]~q ),
	.cin(gnd),
	.combout(\reg0|r1[26]~280_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~280 .lut_mask = 16'hB9A8;
defparam \reg0|r1[26]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \reg0|r1[26]~281 (
// Equation(s):
// \reg0|r1[26]~281_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[26]~280_combout  & (\reg0|xx[31][26]~q )) # (!\reg0|r1[26]~280_combout  & ((\reg0|xx[23][26]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[26]~280_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[31][26]~q ),
	.datac(\reg0|xx[23][26]~q ),
	.datad(\reg0|r1[26]~280_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~281_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~281 .lut_mask = 16'hDDA0;
defparam \reg0|r1[26]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \reg0|xx[29][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][26] .is_wysiwyg = "true";
defparam \reg0|xx[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \reg0|xx[21][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][26] .is_wysiwyg = "true";
defparam \reg0|xx[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \reg0|xx[17][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][26] .is_wysiwyg = "true";
defparam \reg0|xx[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \reg0|xx[25][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][26] .is_wysiwyg = "true";
defparam \reg0|xx[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \reg0|r1[26]~273 (
// Equation(s):
// \reg0|r1[26]~273_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[25][26]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][26]~q ))))

	.dataa(\reg0|xx[17][26]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[25][26]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~273_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~273 .lut_mask = 16'hFC22;
defparam \reg0|r1[26]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \reg0|r1[26]~274 (
// Equation(s):
// \reg0|r1[26]~274_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[26]~273_combout  & (\reg0|xx[29][26]~q )) # (!\reg0|r1[26]~273_combout  & ((\reg0|xx[21][26]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[26]~273_combout ))))

	.dataa(\reg0|xx[29][26]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][26]~q ),
	.datad(\reg0|r1[26]~273_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~274_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~274 .lut_mask = 16'hBBC0;
defparam \reg0|r1[26]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \reg0|xx[26][26]~feeder (
// Equation(s):
// \reg0|xx[26][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[26][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[26][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \reg0|xx[26][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][26] .is_wysiwyg = "true";
defparam \reg0|xx[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \reg0|xx[30][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][26] .is_wysiwyg = "true";
defparam \reg0|xx[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \reg0|xx[22][26]~feeder (
// Equation(s):
// \reg0|xx[22][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[22][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[22][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \reg0|xx[22][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][26] .is_wysiwyg = "true";
defparam \reg0|xx[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \reg0|xx[18][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][26] .is_wysiwyg = "true";
defparam \reg0|xx[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \reg0|r1[26]~275 (
// Equation(s):
// \reg0|r1[26]~275_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[22][26]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[18][26]~q )))))

	.dataa(\reg0|xx[22][26]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][26]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~275_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~275 .lut_mask = 16'hEE30;
defparam \reg0|r1[26]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \reg0|r1[26]~276 (
// Equation(s):
// \reg0|r1[26]~276_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[26]~275_combout  & ((\reg0|xx[30][26]~q ))) # (!\reg0|r1[26]~275_combout  & (\reg0|xx[26][26]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[26]~275_combout ))))

	.dataa(\reg0|xx[26][26]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[30][26]~q ),
	.datad(\reg0|r1[26]~275_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~276_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~276 .lut_mask = 16'hF388;
defparam \reg0|r1[26]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N9
dffeas \reg0|xx[28][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][26] .is_wysiwyg = "true";
defparam \reg0|xx[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \reg0|xx[24][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][26] .is_wysiwyg = "true";
defparam \reg0|xx[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \reg0|xx[20][26]~feeder (
// Equation(s):
// \reg0|xx[20][26]~feeder_combout  = \reg0|xx~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~52_combout ),
	.cin(gnd),
	.combout(\reg0|xx[20][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[20][26]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[20][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \reg0|xx[20][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][26] .is_wysiwyg = "true";
defparam \reg0|xx[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \reg0|xx[16][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][26] .is_wysiwyg = "true";
defparam \reg0|xx[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \reg0|r1[26]~277 (
// Equation(s):
// \reg0|r1[26]~277_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[20][26]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[16][26]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[20][26]~q ),
	.datab(\reg0|xx[16][26]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~277_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~277 .lut_mask = 16'hF0AC;
defparam \reg0|r1[26]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \reg0|r1[26]~278 (
// Equation(s):
// \reg0|r1[26]~278_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[26]~277_combout  & (\reg0|xx[28][26]~q )) # (!\reg0|r1[26]~277_combout  & ((\reg0|xx[24][26]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[26]~277_combout ))))

	.dataa(\reg0|xx[28][26]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][26]~q ),
	.datad(\reg0|r1[26]~277_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~278_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~278 .lut_mask = 16'hBBC0;
defparam \reg0|r1[26]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \reg0|r1[26]~279 (
// Equation(s):
// \reg0|r1[26]~279_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[26]~276_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & ((\reg0|r1[26]~278_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[26]~276_combout ),
	.datad(\reg0|r1[26]~278_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~279_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~279 .lut_mask = 16'hB9A8;
defparam \reg0|r1[26]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \reg0|r1[26]~282 (
// Equation(s):
// \reg0|r1[26]~282_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[26]~279_combout  & (\reg0|r1[26]~281_combout )) # (!\reg0|r1[26]~279_combout  & ((\reg0|r1[26]~274_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[26]~279_combout ))))

	.dataa(\reg0|r1[26]~281_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[26]~274_combout ),
	.datad(\reg0|r1[26]~279_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~282_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~282 .lut_mask = 16'hBBC0;
defparam \reg0|r1[26]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \reg0|r1[26]~293 (
// Equation(s):
// \reg0|r1[26]~293_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[26]~282_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[26]~292_combout ))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[26]~292_combout ),
	.datad(\reg0|r1[26]~282_combout ),
	.cin(gnd),
	.combout(\reg0|r1[26]~293_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[26]~293 .lut_mask = 16'hA820;
defparam \reg0|r1[26]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \id_reg_r1[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[26]~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[26] .is_wysiwyg = "true";
defparam \id_reg_r1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = ((id_reg_r1[12] $ (id_imm[12] $ (!\Add2~34 )))) # (GND)
// \Add2~37  = CARRY((id_reg_r1[12] & ((id_imm[12]) # (!\Add2~34 ))) # (!id_reg_r1[12] & (id_imm[12] & !\Add2~34 )))

	.dataa(id_reg_r1[12]),
	.datab(id_imm[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~34 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'h698E;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \Add2~39 (
// Equation(s):
// \Add2~39_combout  = id_reg_r1[13] $ (\Add2~37  $ (id_imm[13]))

	.dataa(id_reg_r1[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[13]),
	.cin(\Add2~37 ),
	.combout(\Add2~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~39 .lut_mask = 16'hA55A;
defparam \Add2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_combout  = (state[2] & (((\Add2~39_combout )))) # (!state[2] & ((state[1] & (\Add2~39_combout )) # (!state[1] & ((\pcreg0|pcnter [13])))))

	.dataa(state[2]),
	.datab(state[1]),
	.datac(\Add2~39_combout ),
	.datad(\pcreg0|pcnter [13]),
	.cin(gnd),
	.combout(\Add2~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~41 .lut_mask = 16'hF1E0;
defparam \Add2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N26
cycloneive_lcell_comb \reg0|xx~51 (
// Equation(s):
// \reg0|xx~51_combout  = (!\button_in[0]~input_o  & mem_reg_wb[25])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[25]),
	.cin(gnd),
	.combout(\reg0|xx~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~51 .lut_mask = 16'h3300;
defparam \reg0|xx~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N29
dffeas \reg0|xx[13][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][25] .is_wysiwyg = "true";
defparam \reg0|xx[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \reg0|xx[15][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][25] .is_wysiwyg = "true";
defparam \reg0|xx[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
cycloneive_lcell_comb \reg0|xx[12][25]~feeder (
// Equation(s):
// \reg0|xx[12][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[12][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[12][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N1
dffeas \reg0|xx[12][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][25] .is_wysiwyg = "true";
defparam \reg0|xx[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \reg0|xx[14][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][25] .is_wysiwyg = "true";
defparam \reg0|xx[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \reg0|r2[25]~311 (
// Equation(s):
// \reg0|r2[25]~311_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][25]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][25]~q ))))

	.dataa(\reg0|xx[12][25]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][25]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~311_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~311 .lut_mask = 16'hFC22;
defparam \reg0|r2[25]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneive_lcell_comb \reg0|r2[25]~312 (
// Equation(s):
// \reg0|r2[25]~312_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[25]~311_combout  & ((\reg0|xx[15][25]~q ))) # (!\reg0|r2[25]~311_combout  & (\reg0|xx[13][25]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[25]~311_combout ))))

	.dataa(\reg0|xx[13][25]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][25]~q ),
	.datad(\reg0|r2[25]~311_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~312_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~312 .lut_mask = 16'hF388;
defparam \reg0|r2[25]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N28
cycloneive_lcell_comb \reg0|xx[7][25]~feeder (
// Equation(s):
// \reg0|xx[7][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N29
dffeas \reg0|xx[7][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][25] .is_wysiwyg = "true";
defparam \reg0|xx[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \reg0|xx[5][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][25] .is_wysiwyg = "true";
defparam \reg0|xx[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneive_lcell_comb \reg0|xx[6][25]~feeder (
// Equation(s):
// \reg0|xx[6][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \reg0|xx[6][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][25] .is_wysiwyg = "true";
defparam \reg0|xx[6][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N26
cycloneive_lcell_comb \reg0|xx[4][25]~feeder (
// Equation(s):
// \reg0|xx[4][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N27
dffeas \reg0|xx[4][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][25] .is_wysiwyg = "true";
defparam \reg0|xx[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
cycloneive_lcell_comb \reg0|r2[25]~304 (
// Equation(s):
// \reg0|r2[25]~304_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][25]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][25]~q )))))

	.dataa(\reg0|xx[6][25]~q ),
	.datab(\reg0|xx[4][25]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~304_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~304 .lut_mask = 16'hFA0C;
defparam \reg0|r2[25]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneive_lcell_comb \reg0|r2[25]~305 (
// Equation(s):
// \reg0|r2[25]~305_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[25]~304_combout  & (\reg0|xx[7][25]~q )) # (!\reg0|r2[25]~304_combout  & ((\reg0|xx[5][25]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[25]~304_combout ))))

	.dataa(\reg0|xx[7][25]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][25]~q ),
	.datad(\reg0|r2[25]~304_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~305_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~305 .lut_mask = 16'hBBC0;
defparam \reg0|r2[25]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
cycloneive_lcell_comb \reg0|xx[3][25]~feeder (
// Equation(s):
// \reg0|xx[3][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~51_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][25]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \reg0|xx[3][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][25] .is_wysiwyg = "true";
defparam \reg0|xx[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \reg0|xx[2][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][25] .is_wysiwyg = "true";
defparam \reg0|xx[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneive_lcell_comb \reg0|r2[25]~308 (
// Equation(s):
// \reg0|r2[25]~308_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][25]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][25]~q )))

	.dataa(\reg0|xx[3][25]~q ),
	.datab(gnd),
	.datac(\reg0|xx[2][25]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~308_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~308 .lut_mask = 16'hAAF0;
defparam \reg0|r2[25]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \reg0|r2[25]~309 (
// Equation(s):
// \reg0|r2[25]~309_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[25]~308_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][25]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[1][25]~q ),
	.datab(\reg0|r2[25]~308_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~309_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~309 .lut_mask = 16'hCCA0;
defparam \reg0|r2[25]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \reg0|xx[10][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][25] .is_wysiwyg = "true";
defparam \reg0|xx[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \reg0|xx[11][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][25] .is_wysiwyg = "true";
defparam \reg0|xx[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \reg0|xx[9][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][25] .is_wysiwyg = "true";
defparam \reg0|xx[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \reg0|xx[8][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][25] .is_wysiwyg = "true";
defparam \reg0|xx[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \reg0|r2[25]~306 (
// Equation(s):
// \reg0|r2[25]~306_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|xx[9][25]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[8][25]~q )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[9][25]~q ),
	.datac(\reg0|xx[8][25]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~306_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~306 .lut_mask = 16'hEE50;
defparam \reg0|r2[25]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \reg0|r2[25]~307 (
// Equation(s):
// \reg0|r2[25]~307_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[25]~306_combout  & ((\reg0|xx[11][25]~q ))) # (!\reg0|r2[25]~306_combout  & (\reg0|xx[10][25]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[25]~306_combout ))))

	.dataa(\reg0|xx[10][25]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][25]~q ),
	.datad(\reg0|r2[25]~306_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~307_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~307 .lut_mask = 16'hF388;
defparam \reg0|r2[25]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \reg0|r2[25]~310 (
// Equation(s):
// \reg0|r2[25]~310_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout ) # (\reg0|r2[25]~307_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[25]~309_combout  & (!\mem0|q[22]~8_combout )))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[25]~309_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[25]~307_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~310_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~310 .lut_mask = 16'hAEA4;
defparam \reg0|r2[25]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \reg0|r2[25]~313 (
// Equation(s):
// \reg0|r2[25]~313_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[25]~310_combout  & (\reg0|r2[25]~312_combout )) # (!\reg0|r2[25]~310_combout  & ((\reg0|r2[25]~305_combout ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[25]~310_combout ))))

	.dataa(\reg0|r2[25]~312_combout ),
	.datab(\reg0|r2[25]~305_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[25]~310_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~313_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~313 .lut_mask = 16'hAFC0;
defparam \reg0|r2[25]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \reg0|xx[24][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][25] .is_wysiwyg = "true";
defparam \reg0|xx[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N20
cycloneive_lcell_comb \reg0|xx[16][25]~feeder (
// Equation(s):
// \reg0|xx[16][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[16][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[16][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N21
dffeas \reg0|xx[16][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][25] .is_wysiwyg = "true";
defparam \reg0|xx[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \reg0|xx[20][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][25] .is_wysiwyg = "true";
defparam \reg0|xx[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \reg0|r2[25]~298 (
// Equation(s):
// \reg0|r2[25]~298_combout  = (\mem0|q[23]~7_combout  & (\mem0|q[22]~8_combout )) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[20][25]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[16][25]~q ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[16][25]~q ),
	.datad(\reg0|xx[20][25]~q ),
	.cin(gnd),
	.combout(\reg0|r2[25]~298_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~298 .lut_mask = 16'hDC98;
defparam \reg0|r2[25]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \reg0|xx[28][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][25] .is_wysiwyg = "true";
defparam \reg0|xx[28][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \reg0|r2[25]~299 (
// Equation(s):
// \reg0|r2[25]~299_combout  = (\reg0|r2[25]~298_combout  & (((\reg0|xx[28][25]~q ) # (!\mem0|q[23]~7_combout )))) # (!\reg0|r2[25]~298_combout  & (\reg0|xx[24][25]~q  & ((\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[24][25]~q ),
	.datab(\reg0|r2[25]~298_combout ),
	.datac(\reg0|xx[28][25]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~299_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~299 .lut_mask = 16'hE2CC;
defparam \reg0|r2[25]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \reg0|xx[21][25]~feeder (
// Equation(s):
// \reg0|xx[21][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~51_combout ),
	.cin(gnd),
	.combout(\reg0|xx[21][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[21][25]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[21][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \reg0|xx[21][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[21][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][25] .is_wysiwyg = "true";
defparam \reg0|xx[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \reg0|xx[29][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][25] .is_wysiwyg = "true";
defparam \reg0|xx[29][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \reg0|xx[25][25]~feeder (
// Equation(s):
// \reg0|xx[25][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~51_combout ),
	.cin(gnd),
	.combout(\reg0|xx[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[25][25]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \reg0|xx[25][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][25] .is_wysiwyg = "true";
defparam \reg0|xx[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \reg0|xx[17][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][25] .is_wysiwyg = "true";
defparam \reg0|xx[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \reg0|r2[25]~296 (
// Equation(s):
// \reg0|r2[25]~296_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[25][25]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[17][25]~q )))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[25][25]~q ),
	.datac(\reg0|xx[17][25]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~296_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~296 .lut_mask = 16'hEE50;
defparam \reg0|r2[25]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \reg0|r2[25]~297 (
// Equation(s):
// \reg0|r2[25]~297_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[25]~296_combout  & ((\reg0|xx[29][25]~q ))) # (!\reg0|r2[25]~296_combout  & (\reg0|xx[21][25]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[25]~296_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[21][25]~q ),
	.datac(\reg0|xx[29][25]~q ),
	.datad(\reg0|r2[25]~296_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~297_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~297 .lut_mask = 16'hF588;
defparam \reg0|r2[25]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \reg0|r2[25]~300 (
// Equation(s):
// \reg0|r2[25]~300_combout  = (\mem0|q[20]~3_combout  & (((\reg0|r2[25]~297_combout ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[25]~299_combout  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|r2[25]~299_combout ),
	.datac(\reg0|r2[25]~297_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~300_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~300 .lut_mask = 16'hAAE4;
defparam \reg0|r2[25]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \reg0|xx[23][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][25] .is_wysiwyg = "true";
defparam \reg0|xx[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \reg0|xx[27][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][25] .is_wysiwyg = "true";
defparam \reg0|xx[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \reg0|xx[19][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][25] .is_wysiwyg = "true";
defparam \reg0|xx[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \reg0|r2[25]~301 (
// Equation(s):
// \reg0|r2[25]~301_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[27][25]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[19][25]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][25]~q ),
	.datac(\reg0|xx[19][25]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~301_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~301 .lut_mask = 16'hAAD8;
defparam \reg0|r2[25]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \reg0|xx[31][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][25] .is_wysiwyg = "true";
defparam \reg0|xx[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \reg0|r2[25]~302 (
// Equation(s):
// \reg0|r2[25]~302_combout  = (\reg0|r2[25]~301_combout  & (((\reg0|xx[31][25]~q ) # (!\mem0|q[22]~8_combout )))) # (!\reg0|r2[25]~301_combout  & (\reg0|xx[23][25]~q  & ((\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[23][25]~q ),
	.datab(\reg0|r2[25]~301_combout ),
	.datac(\reg0|xx[31][25]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~302_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~302 .lut_mask = 16'hE2CC;
defparam \reg0|r2[25]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \reg0|xx[30][25]~feeder (
// Equation(s):
// \reg0|xx[30][25]~feeder_combout  = \reg0|xx~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[30][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[30][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[30][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \reg0|xx[30][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[30][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][25] .is_wysiwyg = "true";
defparam \reg0|xx[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \reg0|xx[26][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][25] .is_wysiwyg = "true";
defparam \reg0|xx[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \reg0|xx[18][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][25] .is_wysiwyg = "true";
defparam \reg0|xx[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \reg0|xx[22][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][25] .is_wysiwyg = "true";
defparam \reg0|xx[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \reg0|r2[25]~294 (
// Equation(s):
// \reg0|r2[25]~294_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[22][25]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][25]~q ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[18][25]~q ),
	.datac(\reg0|xx[22][25]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~294_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~294 .lut_mask = 16'hFA44;
defparam \reg0|r2[25]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \reg0|r2[25]~295 (
// Equation(s):
// \reg0|r2[25]~295_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[25]~294_combout  & (\reg0|xx[30][25]~q )) # (!\reg0|r2[25]~294_combout  & ((\reg0|xx[26][25]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[25]~294_combout ))))

	.dataa(\reg0|xx[30][25]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[26][25]~q ),
	.datad(\reg0|r2[25]~294_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~295_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~295 .lut_mask = 16'hBBC0;
defparam \reg0|r2[25]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \reg0|r2[25]~303 (
// Equation(s):
// \reg0|r2[25]~303_combout  = (\reg0|r2[25]~300_combout  & (((\reg0|r2[25]~302_combout )) # (!\mem0|q[21]~9_combout ))) # (!\reg0|r2[25]~300_combout  & (\mem0|q[21]~9_combout  & ((\reg0|r2[25]~295_combout ))))

	.dataa(\reg0|r2[25]~300_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[25]~302_combout ),
	.datad(\reg0|r2[25]~295_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~303_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~303 .lut_mask = 16'hE6A2;
defparam \reg0|r2[25]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \reg0|r2[25]~314 (
// Equation(s):
// \reg0|r2[25]~314_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[25]~303_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[25]~313_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[25]~313_combout ),
	.datad(\reg0|r2[25]~303_combout ),
	.cin(gnd),
	.combout(\reg0|r2[25]~314_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[25]~314 .lut_mask = 16'hC840;
defparam \reg0|r2[25]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \id_reg_r2[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[25]~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[25] .is_wysiwyg = "true";
defparam \id_reg_r2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \mem0|Equal5~0 (
// Equation(s):
// \mem0|Equal5~0_combout  = ((id_inst[13]) # ((!state[1] & !state[2]))) # (!id_inst[12])

	.dataa(state[1]),
	.datab(id_inst[12]),
	.datac(id_inst[13]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\mem0|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|Equal5~0 .lut_mask = 16'hF3F7;
defparam \mem0|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \mem0|store_data[25]~37 (
// Equation(s):
// \mem0|store_data[25]~37_combout  = (\mem0|Equal5~0_combout  & ((id_reg_r2[1]))) # (!\mem0|Equal5~0_combout  & (id_reg_r2[9]))

	.dataa(\mem0|Equal5~0_combout ),
	.datab(id_reg_r2[9]),
	.datac(gnd),
	.datad(id_reg_r2[1]),
	.cin(gnd),
	.combout(\mem0|store_data[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[25]~37 .lut_mask = 16'hEE44;
defparam \mem0|store_data[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (id_imm[0] & (id_reg_r1[0] $ (VCC))) # (!id_imm[0] & (id_reg_r1[0] & VCC))
// \Add2~1  = CARRY((id_imm[0] & id_reg_r1[0]))

	.dataa(id_imm[0]),
	.datab(id_reg_r1[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \Add2~3 (
// Equation(s):
// \Add2~3_combout  = (id_reg_r1[1] & ((id_imm[1] & (\Add2~1  & VCC)) # (!id_imm[1] & (!\Add2~1 )))) # (!id_reg_r1[1] & ((id_imm[1] & (!\Add2~1 )) # (!id_imm[1] & ((\Add2~1 ) # (GND)))))
// \Add2~4  = CARRY((id_reg_r1[1] & (!id_imm[1] & !\Add2~1 )) # (!id_reg_r1[1] & ((!\Add2~1 ) # (!id_imm[1]))))

	.dataa(id_reg_r1[1]),
	.datab(id_imm[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~3_combout ),
	.cout(\Add2~4 ));
// synopsys translate_off
defparam \Add2~3 .lut_mask = 16'h9617;
defparam \Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_combout  = (state[2] & (\Add2~3_combout )) # (!state[2] & ((state[1] & (\Add2~3_combout )) # (!state[1] & ((\pcreg0|pcnter [1])))))

	.dataa(\Add2~3_combout ),
	.datab(\pcreg0|pcnter [1]),
	.datac(state[2]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~21 .lut_mask = 16'hAAAC;
defparam \Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \mem0|store_byte[24]~2 (
// Equation(s):
// \mem0|store_byte[24]~2_combout  = (\Add2~21_combout  & ((\Add2~2_combout ) # (!\mem0|Equal5~0_combout )))

	.dataa(gnd),
	.datab(\Add2~2_combout ),
	.datac(\mem0|Equal5~0_combout ),
	.datad(\Add2~21_combout ),
	.cin(gnd),
	.combout(\mem0|store_byte[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_byte[24]~2 .lut_mask = 16'hCF00;
defparam \mem0|store_byte[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \mem0|store_data[25]~38 (
// Equation(s):
// \mem0|store_data[25]~38_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & ((\mem0|store_data[25]~37_combout ))) # (!\mem0|store_byte[24]~2_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [25]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [25]),
	.datab(\mem0|store_data[25]~37_combout ),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_byte[24]~2_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[25]~38 .lut_mask = 16'hC0A0;
defparam \mem0|store_data[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \mem0|store_data[25]~39 (
// Equation(s):
// \mem0|store_data[25]~39_combout  = (\mem0|store_data[25]~38_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[25]))

	.dataa(gnd),
	.datab(\mem0|Equal4~0_combout ),
	.datac(id_reg_r2[25]),
	.datad(\mem0|store_data[25]~38_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[25]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[25]~39 .lut_mask = 16'hFF30;
defparam \mem0|store_data[25]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[25]~39_combout ,\mem0|store_data[14]~36_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200EA208CC482922228220A269AA2;
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \id_imm[25]~5 (
// Equation(s):
// \id_imm[25]~5_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [25]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [25]),
	.datab(gnd),
	.datac(\mem0|q[20]~2_combout ),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_imm[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[25]~5 .lut_mask = 16'hF0AA;
defparam \id_imm[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \id_imm[25]~feeder (
// Equation(s):
// \id_imm[25]~feeder_combout  = \id_imm[25]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_imm[25]~5_combout ),
	.cin(gnd),
	.combout(\id_imm[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[25]~feeder .lut_mask = 16'hFF00;
defparam \id_imm[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \id_imm[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[25]~feeder_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[25] .is_wysiwyg = "true";
defparam \id_imm[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \ex_imm[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[25] .is_wysiwyg = "true";
defparam \ex_imm[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \ex_wire_alu_in2[25]~14 (
// Equation(s):
// \ex_wire_alu_in2[25]~14_combout  = (\id_Rtype~q  & (id_reg_r2[25])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[25])) # (!\id_Btype~q  & ((id_imm[25])))))

	.dataa(id_reg_r2[25]),
	.datab(id_imm[25]),
	.datac(\id_Rtype~q ),
	.datad(\id_Btype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[25]~14 .lut_mask = 16'hAAAC;
defparam \ex_wire_alu_in2[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N29
dffeas \reg0|xx[5][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][24] .is_wysiwyg = "true";
defparam \reg0|xx[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \reg0|xx[7][24]~feeder (
// Equation(s):
// \reg0|xx[7][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \reg0|xx[7][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][24] .is_wysiwyg = "true";
defparam \reg0|xx[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N30
cycloneive_lcell_comb \reg0|xx[4][24]~feeder (
// Equation(s):
// \reg0|xx[4][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \reg0|xx[4][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][24] .is_wysiwyg = "true";
defparam \reg0|xx[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
cycloneive_lcell_comb \reg0|xx[6][24]~feeder (
// Equation(s):
// \reg0|xx[6][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \reg0|xx[6][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][24] .is_wysiwyg = "true";
defparam \reg0|xx[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \reg0|r2[24]~325 (
// Equation(s):
// \reg0|r2[24]~325_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][24]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][24]~q ))))

	.dataa(\reg0|xx[4][24]~q ),
	.datab(\reg0|xx[6][24]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~325_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~325 .lut_mask = 16'hFC0A;
defparam \reg0|r2[24]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \reg0|r2[24]~326 (
// Equation(s):
// \reg0|r2[24]~326_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[24]~325_combout  & ((\reg0|xx[7][24]~q ))) # (!\reg0|r2[24]~325_combout  & (\reg0|xx[5][24]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[24]~325_combout ))))

	.dataa(\reg0|xx[5][24]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[7][24]~q ),
	.datad(\reg0|r2[24]~325_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~326_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~326 .lut_mask = 16'hF388;
defparam \reg0|r2[24]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \reg0|xx[13][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][24] .is_wysiwyg = "true";
defparam \reg0|xx[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \reg0|xx[12][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][24] .is_wysiwyg = "true";
defparam \reg0|xx[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \reg0|xx[14][24]~feeder (
// Equation(s):
// \reg0|xx[14][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~50_combout ),
	.cin(gnd),
	.combout(\reg0|xx[14][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][24]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[14][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \reg0|xx[14][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[14][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][24] .is_wysiwyg = "true";
defparam \reg0|xx[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \reg0|r2[24]~332 (
// Equation(s):
// \reg0|r2[24]~332_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][24]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][24]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[12][24]~q ),
	.datac(\reg0|xx[14][24]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~332_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~332 .lut_mask = 16'hAAE4;
defparam \reg0|r2[24]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \reg0|r2[24]~333 (
// Equation(s):
// \reg0|r2[24]~333_combout  = (\reg0|r2[24]~332_combout  & ((\reg0|xx[15][24]~q ) # ((!\mem0|q[20]~3_combout )))) # (!\reg0|r2[24]~332_combout  & (((\reg0|xx[13][24]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[15][24]~q ),
	.datab(\reg0|xx[13][24]~q ),
	.datac(\reg0|r2[24]~332_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~333_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~333 .lut_mask = 16'hACF0;
defparam \reg0|r2[24]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
cycloneive_lcell_comb \reg0|xx[10][24]~feeder (
// Equation(s):
// \reg0|xx[10][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[10][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[10][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[10][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \reg0|xx[10][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][24] .is_wysiwyg = "true";
defparam \reg0|xx[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \reg0|xx[11][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][24] .is_wysiwyg = "true";
defparam \reg0|xx[11][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
cycloneive_lcell_comb \reg0|xx[9][24]~feeder (
// Equation(s):
// \reg0|xx[9][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[9][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[9][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[9][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \reg0|xx[9][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][24] .is_wysiwyg = "true";
defparam \reg0|xx[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \reg0|xx[8][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][24] .is_wysiwyg = "true";
defparam \reg0|xx[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \reg0|r2[24]~327 (
// Equation(s):
// \reg0|r2[24]~327_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[9][24]~q ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((\reg0|xx[8][24]~q  & !\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[9][24]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[8][24]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~327_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~327 .lut_mask = 16'hCCB8;
defparam \reg0|r2[24]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \reg0|r2[24]~328 (
// Equation(s):
// \reg0|r2[24]~328_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[24]~327_combout  & ((\reg0|xx[11][24]~q ))) # (!\reg0|r2[24]~327_combout  & (\reg0|xx[10][24]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[24]~327_combout ))))

	.dataa(\reg0|xx[10][24]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][24]~q ),
	.datad(\reg0|r2[24]~327_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~328_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~328 .lut_mask = 16'hF388;
defparam \reg0|r2[24]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \reg0|xx~95 (
// Equation(s):
// \reg0|xx~95_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[24]),
	.cin(gnd),
	.combout(\reg0|xx~95_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~95 .lut_mask = 16'hFFF0;
defparam \reg0|xx~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \reg0|xx[1][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][24] .is_wysiwyg = "true";
defparam \reg0|xx[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneive_lcell_comb \reg0|xx[3][24]~feeder (
// Equation(s):
// \reg0|xx[3][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~50_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][24]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \reg0|xx[3][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][24] .is_wysiwyg = "true";
defparam \reg0|xx[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \reg0|xx[2][24]~feeder (
// Equation(s):
// \reg0|xx[2][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~50_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][24]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \reg0|xx[2][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][24] .is_wysiwyg = "true";
defparam \reg0|xx[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \reg0|r2[24]~329 (
// Equation(s):
// \reg0|r2[24]~329_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][24]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][24]~q )))

	.dataa(\reg0|xx[3][24]~q ),
	.datab(gnd),
	.datac(\reg0|xx[2][24]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~329_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~329 .lut_mask = 16'hAAF0;
defparam \reg0|r2[24]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \reg0|r2[24]~330 (
// Equation(s):
// \reg0|r2[24]~330_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[24]~329_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][24]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[1][24]~q ),
	.datac(\reg0|r2[24]~329_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~330_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~330 .lut_mask = 16'hE4A0;
defparam \reg0|r2[24]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \reg0|r2[24]~331 (
// Equation(s):
// \reg0|r2[24]~331_combout  = (\mem0|q[22]~8_combout  & (\mem0|q[23]~7_combout )) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|r2[24]~328_combout )) # (!\mem0|q[23]~7_combout  & ((\reg0|r2[24]~330_combout )))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[24]~328_combout ),
	.datad(\reg0|r2[24]~330_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~331_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~331 .lut_mask = 16'hD9C8;
defparam \reg0|r2[24]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \reg0|r2[24]~334 (
// Equation(s):
// \reg0|r2[24]~334_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[24]~331_combout  & ((\reg0|r2[24]~333_combout ))) # (!\reg0|r2[24]~331_combout  & (\reg0|r2[24]~326_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[24]~331_combout ))))

	.dataa(\reg0|r2[24]~326_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[24]~333_combout ),
	.datad(\reg0|r2[24]~331_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~334_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~334 .lut_mask = 16'hF388;
defparam \reg0|r2[24]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \reg0|xx[30][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][24] .is_wysiwyg = "true";
defparam \reg0|xx[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \reg0|xx[18][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][24] .is_wysiwyg = "true";
defparam \reg0|xx[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \reg0|xx[22][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][24] .is_wysiwyg = "true";
defparam \reg0|xx[22][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \reg0|r2[24]~315 (
// Equation(s):
// \reg0|r2[24]~315_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][24]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][24]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][24]~q ),
	.datac(\reg0|xx[22][24]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~315_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~315 .lut_mask = 16'hAAE4;
defparam \reg0|r2[24]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \reg0|xx[26][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][24] .is_wysiwyg = "true";
defparam \reg0|xx[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \reg0|r2[24]~316 (
// Equation(s):
// \reg0|r2[24]~316_combout  = (\reg0|r2[24]~315_combout  & ((\reg0|xx[30][24]~q ) # ((!\mem0|q[23]~7_combout )))) # (!\reg0|r2[24]~315_combout  & (((\reg0|xx[26][24]~q  & \mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[30][24]~q ),
	.datab(\reg0|r2[24]~315_combout ),
	.datac(\reg0|xx[26][24]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~316_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~316 .lut_mask = 16'hB8CC;
defparam \reg0|r2[24]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \reg0|xx[21][24]~feeder (
// Equation(s):
// \reg0|xx[21][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[21][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[21][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[21][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \reg0|xx[21][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][24] .is_wysiwyg = "true";
defparam \reg0|xx[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \reg0|xx[29][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][24] .is_wysiwyg = "true";
defparam \reg0|xx[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \reg0|xx[25][24]~feeder (
// Equation(s):
// \reg0|xx[25][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[25][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[25][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[25][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \reg0|xx[25][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][24] .is_wysiwyg = "true";
defparam \reg0|xx[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \reg0|xx[17][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][24] .is_wysiwyg = "true";
defparam \reg0|xx[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \reg0|r2[24]~317 (
// Equation(s):
// \reg0|r2[24]~317_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][24]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][24]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][24]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][24]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~317_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~317 .lut_mask = 16'hCCB8;
defparam \reg0|r2[24]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \reg0|r2[24]~318 (
// Equation(s):
// \reg0|r2[24]~318_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[24]~317_combout  & ((\reg0|xx[29][24]~q ))) # (!\reg0|r2[24]~317_combout  & (\reg0|xx[21][24]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[24]~317_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[21][24]~q ),
	.datac(\reg0|xx[29][24]~q ),
	.datad(\reg0|r2[24]~317_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~318_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~318 .lut_mask = 16'hF588;
defparam \reg0|r2[24]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \reg0|xx[24][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][24] .is_wysiwyg = "true";
defparam \reg0|xx[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \reg0|xx[28][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][24] .is_wysiwyg = "true";
defparam \reg0|xx[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \reg0|xx[20][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][24] .is_wysiwyg = "true";
defparam \reg0|xx[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \reg0|xx[16][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][24] .is_wysiwyg = "true";
defparam \reg0|xx[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \reg0|r2[24]~319 (
// Equation(s):
// \reg0|r2[24]~319_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][24]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][24]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[20][24]~q ),
	.datac(\reg0|xx[16][24]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~319_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~319 .lut_mask = 16'hEE50;
defparam \reg0|r2[24]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \reg0|r2[24]~320 (
// Equation(s):
// \reg0|r2[24]~320_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[24]~319_combout  & ((\reg0|xx[28][24]~q ))) # (!\reg0|r2[24]~319_combout  & (\reg0|xx[24][24]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[24]~319_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][24]~q ),
	.datac(\reg0|xx[28][24]~q ),
	.datad(\reg0|r2[24]~319_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~320_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~320 .lut_mask = 16'hF588;
defparam \reg0|r2[24]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \reg0|r2[24]~321 (
// Equation(s):
// \reg0|r2[24]~321_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|r2[24]~318_combout )) # (!\mem0|q[20]~3_combout  & ((\reg0|r2[24]~320_combout )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[24]~318_combout ),
	.datad(\reg0|r2[24]~320_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~321_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~321 .lut_mask = 16'hD9C8;
defparam \reg0|r2[24]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \reg0|xx[27][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][24] .is_wysiwyg = "true";
defparam \reg0|xx[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \reg0|xx[19][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][24] .is_wysiwyg = "true";
defparam \reg0|xx[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \reg0|r2[24]~322 (
// Equation(s):
// \reg0|r2[24]~322_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[27][24]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[19][24]~q )))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[27][24]~q ),
	.datac(\reg0|xx[19][24]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~322_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~322 .lut_mask = 16'hEE50;
defparam \reg0|r2[24]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \reg0|xx[31][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][24] .is_wysiwyg = "true";
defparam \reg0|xx[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \reg0|xx[23][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][24] .is_wysiwyg = "true";
defparam \reg0|xx[23][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \reg0|r2[24]~323 (
// Equation(s):
// \reg0|r2[24]~323_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[24]~322_combout  & (\reg0|xx[31][24]~q )) # (!\reg0|r2[24]~322_combout  & ((\reg0|xx[23][24]~q ))))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[24]~322_combout ))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[24]~322_combout ),
	.datac(\reg0|xx[31][24]~q ),
	.datad(\reg0|xx[23][24]~q ),
	.cin(gnd),
	.combout(\reg0|r2[24]~323_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~323 .lut_mask = 16'hE6C4;
defparam \reg0|r2[24]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \reg0|r2[24]~324 (
// Equation(s):
// \reg0|r2[24]~324_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[24]~321_combout  & ((\reg0|r2[24]~323_combout ))) # (!\reg0|r2[24]~321_combout  & (\reg0|r2[24]~316_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[24]~321_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[24]~316_combout ),
	.datac(\reg0|r2[24]~321_combout ),
	.datad(\reg0|r2[24]~323_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~324_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~324 .lut_mask = 16'hF858;
defparam \reg0|r2[24]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \reg0|r2[24]~335 (
// Equation(s):
// \reg0|r2[24]~335_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[24]~324_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[24]~334_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[24]~334_combout ),
	.datad(\reg0|r2[24]~324_combout ),
	.cin(gnd),
	.combout(\reg0|r2[24]~335_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[24]~335 .lut_mask = 16'hC840;
defparam \reg0|r2[24]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \id_reg_r2[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[24]~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[24] .is_wysiwyg = "true";
defparam \id_reg_r2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \ex_wire_alu_in2[24]~15 (
// Equation(s):
// \ex_wire_alu_in2[24]~15_combout  = (\id_Rtype~q  & (((id_reg_r2[24])))) # (!\id_Rtype~q  & ((\id_Btype~q  & ((id_reg_r2[24]))) # (!\id_Btype~q  & (id_imm[24]))))

	.dataa(id_imm[24]),
	.datab(id_reg_r2[24]),
	.datac(\id_Rtype~q ),
	.datad(\id_Btype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[24]~15 .lut_mask = 16'hCCCA;
defparam \ex_wire_alu_in2[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N3
dffeas \reg0|xx[13][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][23] .is_wysiwyg = "true";
defparam \reg0|xx[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \reg0|xx[15][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][23] .is_wysiwyg = "true";
defparam \reg0|xx[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \reg0|xx[12][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][23] .is_wysiwyg = "true";
defparam \reg0|xx[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \reg0|xx[14][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][23] .is_wysiwyg = "true";
defparam \reg0|xx[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \reg0|r2[23]~353 (
// Equation(s):
// \reg0|r2[23]~353_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][23]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][23]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][23]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][23]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~353_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~353 .lut_mask = 16'hCCE2;
defparam \reg0|r2[23]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \reg0|r2[23]~354 (
// Equation(s):
// \reg0|r2[23]~354_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[23]~353_combout  & ((\reg0|xx[15][23]~q ))) # (!\reg0|r2[23]~353_combout  & (\reg0|xx[13][23]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[23]~353_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[13][23]~q ),
	.datac(\reg0|xx[15][23]~q ),
	.datad(\reg0|r2[23]~353_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~354_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~354 .lut_mask = 16'hF588;
defparam \reg0|r2[23]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \reg0|xx[5][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][23] .is_wysiwyg = "true";
defparam \reg0|xx[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \reg0|xx[7][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][23] .is_wysiwyg = "true";
defparam \reg0|xx[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N5
dffeas \reg0|xx[6][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][23] .is_wysiwyg = "true";
defparam \reg0|xx[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \reg0|xx[4][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][23] .is_wysiwyg = "true";
defparam \reg0|xx[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
cycloneive_lcell_comb \reg0|r2[23]~348 (
// Equation(s):
// \reg0|r2[23]~348_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][23]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][23]~q )))))

	.dataa(\reg0|xx[6][23]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[4][23]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~348_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~348 .lut_mask = 16'hEE30;
defparam \reg0|r2[23]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
cycloneive_lcell_comb \reg0|r2[23]~349 (
// Equation(s):
// \reg0|r2[23]~349_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[23]~348_combout  & ((\reg0|xx[7][23]~q ))) # (!\reg0|r2[23]~348_combout  & (\reg0|xx[5][23]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[23]~348_combout ))))

	.dataa(\reg0|xx[5][23]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[7][23]~q ),
	.datad(\reg0|r2[23]~348_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~349_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~349 .lut_mask = 16'hF388;
defparam \reg0|r2[23]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \reg0|xx~96 (
// Equation(s):
// \reg0|xx~96_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[23]),
	.cin(gnd),
	.combout(\reg0|xx~96_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~96 .lut_mask = 16'hFFF0;
defparam \reg0|xx~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \reg0|xx[1][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][23] .is_wysiwyg = "true";
defparam \reg0|xx[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \reg0|xx[2][23]~feeder (
// Equation(s):
// \reg0|xx[2][23]~feeder_combout  = \reg0|xx~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \reg0|xx[2][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][23] .is_wysiwyg = "true";
defparam \reg0|xx[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \reg0|xx[3][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][23] .is_wysiwyg = "true";
defparam \reg0|xx[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \reg0|r2[23]~350 (
// Equation(s):
// \reg0|r2[23]~350_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][23]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][23]~q ))

	.dataa(\reg0|xx[2][23]~q ),
	.datab(\reg0|xx[3][23]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~350_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~350 .lut_mask = 16'hCCAA;
defparam \reg0|r2[23]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneive_lcell_comb \reg0|r2[23]~351 (
// Equation(s):
// \reg0|r2[23]~351_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[23]~350_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][23]~q  & (\mem0|q[20]~3_combout )))

	.dataa(\reg0|xx[1][23]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[23]~350_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~351_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~351 .lut_mask = 16'hEC20;
defparam \reg0|r2[23]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
cycloneive_lcell_comb \reg0|r2[23]~352 (
// Equation(s):
// \reg0|r2[23]~352_combout  = (\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout ) # ((\reg0|r2[23]~349_combout )))) # (!\mem0|q[22]~8_combout  & (!\mem0|q[23]~7_combout  & ((\reg0|r2[23]~351_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[23]~349_combout ),
	.datad(\reg0|r2[23]~351_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~352_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~352 .lut_mask = 16'hB9A8;
defparam \reg0|r2[23]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \reg0|xx[10][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][23] .is_wysiwyg = "true";
defparam \reg0|xx[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \reg0|xx[11][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][23] .is_wysiwyg = "true";
defparam \reg0|xx[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \reg0|xx[9][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][23] .is_wysiwyg = "true";
defparam \reg0|xx[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \reg0|xx[8][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][23] .is_wysiwyg = "true";
defparam \reg0|xx[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \reg0|r2[23]~346 (
// Equation(s):
// \reg0|r2[23]~346_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[9][23]~q ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((\reg0|xx[8][23]~q  & !\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[9][23]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[8][23]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~346_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~346 .lut_mask = 16'hCCB8;
defparam \reg0|r2[23]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \reg0|r2[23]~347 (
// Equation(s):
// \reg0|r2[23]~347_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[23]~346_combout  & ((\reg0|xx[11][23]~q ))) # (!\reg0|r2[23]~346_combout  & (\reg0|xx[10][23]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[23]~346_combout ))))

	.dataa(\reg0|xx[10][23]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][23]~q ),
	.datad(\reg0|r2[23]~346_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~347_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~347 .lut_mask = 16'hF388;
defparam \reg0|r2[23]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneive_lcell_comb \reg0|r2[23]~355 (
// Equation(s):
// \reg0|r2[23]~355_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[23]~352_combout  & (\reg0|r2[23]~354_combout )) # (!\reg0|r2[23]~352_combout  & ((\reg0|r2[23]~347_combout ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[23]~352_combout ))))

	.dataa(\reg0|r2[23]~354_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[23]~352_combout ),
	.datad(\reg0|r2[23]~347_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~355_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~355 .lut_mask = 16'hBCB0;
defparam \reg0|r2[23]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \reg0|xx[27][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][23] .is_wysiwyg = "true";
defparam \reg0|xx[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \reg0|xx[31][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][23] .is_wysiwyg = "true";
defparam \reg0|xx[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \reg0|xx[23][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][23] .is_wysiwyg = "true";
defparam \reg0|xx[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \reg0|xx[19][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][23] .is_wysiwyg = "true";
defparam \reg0|xx[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \reg0|r2[23]~343 (
// Equation(s):
// \reg0|r2[23]~343_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[23][23]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[19][23]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[23][23]~q ),
	.datac(\reg0|xx[19][23]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~343_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~343 .lut_mask = 16'hAAD8;
defparam \reg0|r2[23]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \reg0|r2[23]~344 (
// Equation(s):
// \reg0|r2[23]~344_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[23]~343_combout  & ((\reg0|xx[31][23]~q ))) # (!\reg0|r2[23]~343_combout  & (\reg0|xx[27][23]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[23]~343_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][23]~q ),
	.datac(\reg0|xx[31][23]~q ),
	.datad(\reg0|r2[23]~343_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~344_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~344 .lut_mask = 16'hF588;
defparam \reg0|r2[23]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \reg0|xx[30][23]~feeder (
// Equation(s):
// \reg0|xx[30][23]~feeder_combout  = \reg0|xx~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~49_combout ),
	.cin(gnd),
	.combout(\reg0|xx[30][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[30][23]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[30][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \reg0|xx[30][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[30][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][23] .is_wysiwyg = "true";
defparam \reg0|xx[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \reg0|xx[22][23]~feeder (
// Equation(s):
// \reg0|xx[22][23]~feeder_combout  = \reg0|xx~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~49_combout ),
	.cin(gnd),
	.combout(\reg0|xx[22][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][23]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[22][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \reg0|xx[22][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][23] .is_wysiwyg = "true";
defparam \reg0|xx[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \reg0|xx[26][23]~feeder (
// Equation(s):
// \reg0|xx[26][23]~feeder_combout  = \reg0|xx~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~49_combout ),
	.cin(gnd),
	.combout(\reg0|xx[26][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][23]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[26][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \reg0|xx[26][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][23] .is_wysiwyg = "true";
defparam \reg0|xx[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \reg0|xx[18][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][23] .is_wysiwyg = "true";
defparam \reg0|xx[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \reg0|r2[23]~336 (
// Equation(s):
// \reg0|r2[23]~336_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[26][23]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[18][23]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[26][23]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[18][23]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~336_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~336 .lut_mask = 16'hCCB8;
defparam \reg0|r2[23]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \reg0|r2[23]~337 (
// Equation(s):
// \reg0|r2[23]~337_combout  = (\reg0|r2[23]~336_combout  & ((\reg0|xx[30][23]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[23]~336_combout  & (((\reg0|xx[22][23]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[30][23]~q ),
	.datab(\reg0|xx[22][23]~q ),
	.datac(\reg0|r2[23]~336_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~337_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~337 .lut_mask = 16'hACF0;
defparam \reg0|r2[23]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \reg0|xx[25][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][23] .is_wysiwyg = "true";
defparam \reg0|xx[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \reg0|xx[29][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][23] .is_wysiwyg = "true";
defparam \reg0|xx[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \reg0|xx[21][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][23] .is_wysiwyg = "true";
defparam \reg0|xx[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \reg0|xx[17][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][23] .is_wysiwyg = "true";
defparam \reg0|xx[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \reg0|r2[23]~338 (
// Equation(s):
// \reg0|r2[23]~338_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][23]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][23]~q )))))

	.dataa(\reg0|xx[21][23]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][23]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~338_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~338 .lut_mask = 16'hEE30;
defparam \reg0|r2[23]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \reg0|r2[23]~339 (
// Equation(s):
// \reg0|r2[23]~339_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[23]~338_combout  & ((\reg0|xx[29][23]~q ))) # (!\reg0|r2[23]~338_combout  & (\reg0|xx[25][23]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[23]~338_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[25][23]~q ),
	.datac(\reg0|xx[29][23]~q ),
	.datad(\reg0|r2[23]~338_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~339_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~339 .lut_mask = 16'hF588;
defparam \reg0|r2[23]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \reg0|xx[20][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][23] .is_wysiwyg = "true";
defparam \reg0|xx[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \reg0|xx[24][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][23] .is_wysiwyg = "true";
defparam \reg0|xx[24][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \reg0|xx[16][23]~feeder (
// Equation(s):
// \reg0|xx[16][23]~feeder_combout  = \reg0|xx~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~49_combout ),
	.cin(gnd),
	.combout(\reg0|xx[16][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][23]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[16][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N3
dffeas \reg0|xx[16][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][23] .is_wysiwyg = "true";
defparam \reg0|xx[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \reg0|r2[23]~340 (
// Equation(s):
// \reg0|r2[23]~340_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[24][23]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[16][23]~q )))))

	.dataa(\reg0|xx[24][23]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[16][23]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~340_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~340 .lut_mask = 16'hEE30;
defparam \reg0|r2[23]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \reg0|r2[23]~341 (
// Equation(s):
// \reg0|r2[23]~341_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[23]~340_combout  & ((\reg0|xx[28][23]~q ))) # (!\reg0|r2[23]~340_combout  & (\reg0|xx[20][23]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[23]~340_combout ))))

	.dataa(\reg0|xx[20][23]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[28][23]~q ),
	.datad(\reg0|r2[23]~340_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~341_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~341 .lut_mask = 16'hF388;
defparam \reg0|r2[23]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \reg0|r2[23]~342 (
// Equation(s):
// \reg0|r2[23]~342_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[23]~339_combout ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((!\mem0|q[21]~9_combout  & \reg0|r2[23]~341_combout ))))

	.dataa(\reg0|r2[23]~339_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[23]~341_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~342_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~342 .lut_mask = 16'hCBC8;
defparam \reg0|r2[23]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \reg0|r2[23]~345 (
// Equation(s):
// \reg0|r2[23]~345_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[23]~342_combout  & (\reg0|r2[23]~344_combout )) # (!\reg0|r2[23]~342_combout  & ((\reg0|r2[23]~337_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[23]~342_combout ))))

	.dataa(\reg0|r2[23]~344_combout ),
	.datab(\reg0|r2[23]~337_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[23]~342_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~345_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~345 .lut_mask = 16'hAFC0;
defparam \reg0|r2[23]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \reg0|r2[23]~356 (
// Equation(s):
// \reg0|r2[23]~356_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[23]~345_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[23]~355_combout ))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[23]~355_combout ),
	.datad(\reg0|r2[23]~345_combout ),
	.cin(gnd),
	.combout(\reg0|r2[23]~356_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[23]~356 .lut_mask = 16'hA820;
defparam \reg0|r2[23]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \id_reg_r2[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[23]~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[23] .is_wysiwyg = "true";
defparam \id_reg_r2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \ex_wire_alu_in2[23]~16 (
// Equation(s):
// \ex_wire_alu_in2[23]~16_combout  = (\id_Rtype~q  & (((id_reg_r2[23])))) # (!\id_Rtype~q  & ((\id_Btype~q  & ((id_reg_r2[23]))) # (!\id_Btype~q  & (id_imm[23]))))

	.dataa(id_imm[23]),
	.datab(\id_Rtype~q ),
	.datac(\id_Btype~q ),
	.datad(id_reg_r2[23]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[23]~16 .lut_mask = 16'hFE02;
defparam \ex_wire_alu_in2[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \reg0|xx[30][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][22] .is_wysiwyg = "true";
defparam \reg0|xx[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \reg0|xx[26][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][22] .is_wysiwyg = "true";
defparam \reg0|xx[26][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \reg0|xx[18][22]~feeder (
// Equation(s):
// \reg0|xx[18][22]~feeder_combout  = \reg0|xx~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~48_combout ),
	.cin(gnd),
	.combout(\reg0|xx[18][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][22]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[18][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \reg0|xx[18][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][22] .is_wysiwyg = "true";
defparam \reg0|xx[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \reg0|xx[22][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][22] .is_wysiwyg = "true";
defparam \reg0|xx[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \reg0|r2[22]~357 (
// Equation(s):
// \reg0|r2[22]~357_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][22]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][22]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][22]~q ),
	.datac(\reg0|xx[22][22]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~357_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~357 .lut_mask = 16'hAAE4;
defparam \reg0|r2[22]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \reg0|r2[22]~358 (
// Equation(s):
// \reg0|r2[22]~358_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[22]~357_combout  & (\reg0|xx[30][22]~q )) # (!\reg0|r2[22]~357_combout  & ((\reg0|xx[26][22]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[22]~357_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[30][22]~q ),
	.datac(\reg0|xx[26][22]~q ),
	.datad(\reg0|r2[22]~357_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~358_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~358 .lut_mask = 16'hDDA0;
defparam \reg0|r2[22]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \reg0|xx[24][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][22] .is_wysiwyg = "true";
defparam \reg0|xx[24][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \reg0|xx[16][22]~feeder (
// Equation(s):
// \reg0|xx[16][22]~feeder_combout  = \reg0|xx~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~48_combout ),
	.cin(gnd),
	.combout(\reg0|xx[16][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][22]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[16][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \reg0|xx[16][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][22] .is_wysiwyg = "true";
defparam \reg0|xx[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N29
dffeas \reg0|xx[20][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][22] .is_wysiwyg = "true";
defparam \reg0|xx[20][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \reg0|r2[22]~361 (
// Equation(s):
// \reg0|r2[22]~361_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[20][22]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[16][22]~q ))))

	.dataa(\reg0|xx[16][22]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|xx[20][22]~q ),
	.cin(gnd),
	.combout(\reg0|r2[22]~361_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~361 .lut_mask = 16'hF2C2;
defparam \reg0|r2[22]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \reg0|xx[28][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][22] .is_wysiwyg = "true";
defparam \reg0|xx[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \reg0|r2[22]~362 (
// Equation(s):
// \reg0|r2[22]~362_combout  = (\reg0|r2[22]~361_combout  & (((\reg0|xx[28][22]~q ) # (!\mem0|q[23]~7_combout )))) # (!\reg0|r2[22]~361_combout  & (\reg0|xx[24][22]~q  & ((\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[24][22]~q ),
	.datab(\reg0|r2[22]~361_combout ),
	.datac(\reg0|xx[28][22]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~362_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~362 .lut_mask = 16'hE2CC;
defparam \reg0|r2[22]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \reg0|xx[21][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][22] .is_wysiwyg = "true";
defparam \reg0|xx[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \reg0|xx[25][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][22] .is_wysiwyg = "true";
defparam \reg0|xx[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \reg0|xx[17][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][22] .is_wysiwyg = "true";
defparam \reg0|xx[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \reg0|r2[22]~359 (
// Equation(s):
// \reg0|r2[22]~359_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][22]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][22]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][22]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][22]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~359_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~359 .lut_mask = 16'hCCB8;
defparam \reg0|r2[22]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \reg0|xx[29][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][22] .is_wysiwyg = "true";
defparam \reg0|xx[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \reg0|r2[22]~360 (
// Equation(s):
// \reg0|r2[22]~360_combout  = (\reg0|r2[22]~359_combout  & (((\reg0|xx[29][22]~q ) # (!\mem0|q[22]~8_combout )))) # (!\reg0|r2[22]~359_combout  & (\reg0|xx[21][22]~q  & ((\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[21][22]~q ),
	.datab(\reg0|r2[22]~359_combout ),
	.datac(\reg0|xx[29][22]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~360_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~360 .lut_mask = 16'hE2CC;
defparam \reg0|r2[22]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \reg0|r2[22]~363 (
// Equation(s):
// \reg0|r2[22]~363_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[22]~360_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[22]~362_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[22]~362_combout ),
	.datad(\reg0|r2[22]~360_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~363_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~363 .lut_mask = 16'hDC98;
defparam \reg0|r2[22]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \reg0|xx[23][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][22] .is_wysiwyg = "true";
defparam \reg0|xx[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \reg0|xx[31][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][22] .is_wysiwyg = "true";
defparam \reg0|xx[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \reg0|xx[27][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][22] .is_wysiwyg = "true";
defparam \reg0|xx[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \reg0|xx[19][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][22] .is_wysiwyg = "true";
defparam \reg0|xx[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \reg0|r2[22]~364 (
// Equation(s):
// \reg0|r2[22]~364_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[27][22]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[19][22]~q )))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[27][22]~q ),
	.datac(\reg0|xx[19][22]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~364_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~364 .lut_mask = 16'hEE50;
defparam \reg0|r2[22]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \reg0|r2[22]~365 (
// Equation(s):
// \reg0|r2[22]~365_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[22]~364_combout  & ((\reg0|xx[31][22]~q ))) # (!\reg0|r2[22]~364_combout  & (\reg0|xx[23][22]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[22]~364_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[23][22]~q ),
	.datac(\reg0|xx[31][22]~q ),
	.datad(\reg0|r2[22]~364_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~365_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~365 .lut_mask = 16'hF588;
defparam \reg0|r2[22]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \reg0|r2[22]~366 (
// Equation(s):
// \reg0|r2[22]~366_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[22]~363_combout  & ((\reg0|r2[22]~365_combout ))) # (!\reg0|r2[22]~363_combout  & (\reg0|r2[22]~358_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[22]~363_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[22]~358_combout ),
	.datac(\reg0|r2[22]~363_combout ),
	.datad(\reg0|r2[22]~365_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~366_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~366 .lut_mask = 16'hF858;
defparam \reg0|r2[22]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N31
dffeas \reg0|xx[5][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][22] .is_wysiwyg = "true";
defparam \reg0|xx[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \reg0|xx[7][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][22] .is_wysiwyg = "true";
defparam \reg0|xx[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N7
dffeas \reg0|xx[6][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][22] .is_wysiwyg = "true";
defparam \reg0|xx[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N21
dffeas \reg0|xx[4][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][22] .is_wysiwyg = "true";
defparam \reg0|xx[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneive_lcell_comb \reg0|r2[22]~367 (
// Equation(s):
// \reg0|r2[22]~367_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][22]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][22]~q )))))

	.dataa(\reg0|xx[6][22]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[4][22]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~367_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~367 .lut_mask = 16'hEE30;
defparam \reg0|r2[22]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneive_lcell_comb \reg0|r2[22]~368 (
// Equation(s):
// \reg0|r2[22]~368_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[22]~367_combout  & ((\reg0|xx[7][22]~q ))) # (!\reg0|r2[22]~367_combout  & (\reg0|xx[5][22]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[22]~367_combout ))))

	.dataa(\reg0|xx[5][22]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[7][22]~q ),
	.datad(\reg0|r2[22]~367_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~368_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~368 .lut_mask = 16'hF388;
defparam \reg0|r2[22]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \reg0|xx[12][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][22] .is_wysiwyg = "true";
defparam \reg0|xx[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \reg0|r2[22]~374 (
// Equation(s):
// \reg0|r2[22]~374_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][22]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][22]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][22]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][22]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~374_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~374 .lut_mask = 16'hCCE2;
defparam \reg0|r2[22]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \reg0|xx[13][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][22] .is_wysiwyg = "true";
defparam \reg0|xx[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \reg0|xx[15][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][22] .is_wysiwyg = "true";
defparam \reg0|xx[15][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \reg0|r2[22]~375 (
// Equation(s):
// \reg0|r2[22]~375_combout  = (\reg0|r2[22]~374_combout  & (((\reg0|xx[15][22]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[22]~374_combout  & (\reg0|xx[13][22]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[22]~374_combout ),
	.datab(\reg0|xx[13][22]~q ),
	.datac(\reg0|xx[15][22]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~375_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~375 .lut_mask = 16'hE4AA;
defparam \reg0|r2[22]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \reg0|xx[10][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][22] .is_wysiwyg = "true";
defparam \reg0|xx[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \reg0|xx[11][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][22] .is_wysiwyg = "true";
defparam \reg0|xx[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb \reg0|xx[9][22]~feeder (
// Equation(s):
// \reg0|xx[9][22]~feeder_combout  = \reg0|xx~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~48_combout ),
	.cin(gnd),
	.combout(\reg0|xx[9][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[9][22]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[9][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \reg0|xx[9][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][22] .is_wysiwyg = "true";
defparam \reg0|xx[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \reg0|xx[8][22]~feeder (
// Equation(s):
// \reg0|xx[8][22]~feeder_combout  = \reg0|xx~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \reg0|xx[8][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][22] .is_wysiwyg = "true";
defparam \reg0|xx[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \reg0|r2[22]~369 (
// Equation(s):
// \reg0|r2[22]~369_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[9][22]~q ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((\reg0|xx[8][22]~q  & !\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[9][22]~q ),
	.datab(\reg0|xx[8][22]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~369_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~369 .lut_mask = 16'hF0AC;
defparam \reg0|r2[22]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \reg0|r2[22]~370 (
// Equation(s):
// \reg0|r2[22]~370_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[22]~369_combout  & ((\reg0|xx[11][22]~q ))) # (!\reg0|r2[22]~369_combout  & (\reg0|xx[10][22]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[22]~369_combout ))))

	.dataa(\reg0|xx[10][22]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][22]~q ),
	.datad(\reg0|r2[22]~369_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~370_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~370 .lut_mask = 16'hF388;
defparam \reg0|r2[22]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \reg0|xx~97 (
// Equation(s):
// \reg0|xx~97_combout  = (mem_reg_wb[22]) # (\button_in[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(mem_reg_wb[22]),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\reg0|xx~97_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~97 .lut_mask = 16'hFFF0;
defparam \reg0|xx~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \reg0|xx[1][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][22] .is_wysiwyg = "true";
defparam \reg0|xx[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \reg0|xx[3][22]~feeder (
// Equation(s):
// \reg0|xx[3][22]~feeder_combout  = \reg0|xx~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \reg0|xx[3][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][22] .is_wysiwyg = "true";
defparam \reg0|xx[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \reg0|xx[2][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][22] .is_wysiwyg = "true";
defparam \reg0|xx[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \reg0|r2[22]~371 (
// Equation(s):
// \reg0|r2[22]~371_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][22]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][22]~q )))

	.dataa(\reg0|xx[3][22]~q ),
	.datab(gnd),
	.datac(\reg0|xx[2][22]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~371_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~371 .lut_mask = 16'hAAF0;
defparam \reg0|r2[22]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \reg0|r2[22]~372 (
// Equation(s):
// \reg0|r2[22]~372_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[22]~371_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][22]~q )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[1][22]~q ),
	.datad(\reg0|r2[22]~371_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~372_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~372 .lut_mask = 16'hEA40;
defparam \reg0|r2[22]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \reg0|r2[22]~373 (
// Equation(s):
// \reg0|r2[22]~373_combout  = (\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout ) # ((\reg0|r2[22]~370_combout )))) # (!\mem0|q[23]~7_combout  & (!\mem0|q[22]~8_combout  & ((\reg0|r2[22]~372_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[22]~370_combout ),
	.datad(\reg0|r2[22]~372_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~373_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~373 .lut_mask = 16'hB9A8;
defparam \reg0|r2[22]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \reg0|r2[22]~376 (
// Equation(s):
// \reg0|r2[22]~376_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[22]~373_combout  & ((\reg0|r2[22]~375_combout ))) # (!\reg0|r2[22]~373_combout  & (\reg0|r2[22]~368_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[22]~373_combout ))))

	.dataa(\reg0|r2[22]~368_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[22]~375_combout ),
	.datad(\reg0|r2[22]~373_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~376_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~376 .lut_mask = 16'hF388;
defparam \reg0|r2[22]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \reg0|r2[22]~377 (
// Equation(s):
// \reg0|r2[22]~377_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[22]~366_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[22]~376_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|r2[22]~366_combout ),
	.datac(\reg0|WideOr1~combout ),
	.datad(\reg0|r2[22]~376_combout ),
	.cin(gnd),
	.combout(\reg0|r2[22]~377_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[22]~377 .lut_mask = 16'hD080;
defparam \reg0|r2[22]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \id_reg_r2[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[22]~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[22] .is_wysiwyg = "true";
defparam \id_reg_r2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \ex_wire_alu_in2[22]~17 (
// Equation(s):
// \ex_wire_alu_in2[22]~17_combout  = (\id_Btype~q  & (id_reg_r2[22])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[22])) # (!\id_Rtype~q  & ((id_imm[22])))))

	.dataa(id_reg_r2[22]),
	.datab(\id_Btype~q ),
	.datac(\id_Rtype~q ),
	.datad(id_imm[22]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[22]~17 .lut_mask = 16'hABA8;
defparam \ex_wire_alu_in2[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \alu0|Ires[0][21]~42 (
// Equation(s):
// \alu0|Ires[0][21]~42_combout  = (\ex_wire_alu_in2[21]~18_combout  & ((id_reg_r1[21] & (\alu0|Ires[0][20]~41  & VCC)) # (!id_reg_r1[21] & (!\alu0|Ires[0][20]~41 )))) # (!\ex_wire_alu_in2[21]~18_combout  & ((id_reg_r1[21] & (!\alu0|Ires[0][20]~41 )) # 
// (!id_reg_r1[21] & ((\alu0|Ires[0][20]~41 ) # (GND)))))
// \alu0|Ires[0][21]~43  = CARRY((\ex_wire_alu_in2[21]~18_combout  & (!id_reg_r1[21] & !\alu0|Ires[0][20]~41 )) # (!\ex_wire_alu_in2[21]~18_combout  & ((!\alu0|Ires[0][20]~41 ) # (!id_reg_r1[21]))))

	.dataa(\ex_wire_alu_in2[21]~18_combout ),
	.datab(id_reg_r1[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][20]~41 ),
	.combout(\alu0|Ires[0][21]~42_combout ),
	.cout(\alu0|Ires[0][21]~43 ));
// synopsys translate_off
defparam \alu0|Ires[0][21]~42 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \alu0|Ires[0][22]~44 (
// Equation(s):
// \alu0|Ires[0][22]~44_combout  = ((id_reg_r1[22] $ (\ex_wire_alu_in2[22]~17_combout  $ (!\alu0|Ires[0][21]~43 )))) # (GND)
// \alu0|Ires[0][22]~45  = CARRY((id_reg_r1[22] & ((\ex_wire_alu_in2[22]~17_combout ) # (!\alu0|Ires[0][21]~43 ))) # (!id_reg_r1[22] & (\ex_wire_alu_in2[22]~17_combout  & !\alu0|Ires[0][21]~43 )))

	.dataa(id_reg_r1[22]),
	.datab(\ex_wire_alu_in2[22]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][21]~43 ),
	.combout(\alu0|Ires[0][22]~44_combout ),
	.cout(\alu0|Ires[0][22]~45 ));
// synopsys translate_off
defparam \alu0|Ires[0][22]~44 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \alu0|Ires[0][23]~46 (
// Equation(s):
// \alu0|Ires[0][23]~46_combout  = (id_reg_r1[23] & ((\ex_wire_alu_in2[23]~16_combout  & (\alu0|Ires[0][22]~45  & VCC)) # (!\ex_wire_alu_in2[23]~16_combout  & (!\alu0|Ires[0][22]~45 )))) # (!id_reg_r1[23] & ((\ex_wire_alu_in2[23]~16_combout  & 
// (!\alu0|Ires[0][22]~45 )) # (!\ex_wire_alu_in2[23]~16_combout  & ((\alu0|Ires[0][22]~45 ) # (GND)))))
// \alu0|Ires[0][23]~47  = CARRY((id_reg_r1[23] & (!\ex_wire_alu_in2[23]~16_combout  & !\alu0|Ires[0][22]~45 )) # (!id_reg_r1[23] & ((!\alu0|Ires[0][22]~45 ) # (!\ex_wire_alu_in2[23]~16_combout ))))

	.dataa(id_reg_r1[23]),
	.datab(\ex_wire_alu_in2[23]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][22]~45 ),
	.combout(\alu0|Ires[0][23]~46_combout ),
	.cout(\alu0|Ires[0][23]~47 ));
// synopsys translate_off
defparam \alu0|Ires[0][23]~46 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \alu0|Ires[0][24]~48 (
// Equation(s):
// \alu0|Ires[0][24]~48_combout  = ((\ex_wire_alu_in2[24]~15_combout  $ (id_reg_r1[24] $ (!\alu0|Ires[0][23]~47 )))) # (GND)
// \alu0|Ires[0][24]~49  = CARRY((\ex_wire_alu_in2[24]~15_combout  & ((id_reg_r1[24]) # (!\alu0|Ires[0][23]~47 ))) # (!\ex_wire_alu_in2[24]~15_combout  & (id_reg_r1[24] & !\alu0|Ires[0][23]~47 )))

	.dataa(\ex_wire_alu_in2[24]~15_combout ),
	.datab(id_reg_r1[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][23]~47 ),
	.combout(\alu0|Ires[0][24]~48_combout ),
	.cout(\alu0|Ires[0][24]~49 ));
// synopsys translate_off
defparam \alu0|Ires[0][24]~48 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \alu0|Ires[0][25]~50 (
// Equation(s):
// \alu0|Ires[0][25]~50_combout  = (\ex_wire_alu_in2[25]~14_combout  & ((id_reg_r1[25] & (\alu0|Ires[0][24]~49  & VCC)) # (!id_reg_r1[25] & (!\alu0|Ires[0][24]~49 )))) # (!\ex_wire_alu_in2[25]~14_combout  & ((id_reg_r1[25] & (!\alu0|Ires[0][24]~49 )) # 
// (!id_reg_r1[25] & ((\alu0|Ires[0][24]~49 ) # (GND)))))
// \alu0|Ires[0][25]~51  = CARRY((\ex_wire_alu_in2[25]~14_combout  & (!id_reg_r1[25] & !\alu0|Ires[0][24]~49 )) # (!\ex_wire_alu_in2[25]~14_combout  & ((!\alu0|Ires[0][24]~49 ) # (!id_reg_r1[25]))))

	.dataa(\ex_wire_alu_in2[25]~14_combout ),
	.datab(id_reg_r1[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][24]~49 ),
	.combout(\alu0|Ires[0][25]~50_combout ),
	.cout(\alu0|Ires[0][25]~51 ));
// synopsys translate_off
defparam \alu0|Ires[0][25]~50 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \ex_alu_res[2]~27 (
// Equation(s):
// \ex_alu_res[2]~27_combout  = (\ex_alu_res[7]~12_combout  & ((\ex_wire_alu_in2[4]~4_combout ) # (!id_inst[14])))

	.dataa(id_inst[14]),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\ex_alu_res[7]~12_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[2]~27 .lut_mask = 16'hF500;
defparam \ex_alu_res[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \ex_alu_res[23]~24 (
// Equation(s):
// \ex_alu_res[23]~24_combout  = (id_inst[14] & \ex_alu_res[7]~12_combout )

	.dataa(id_inst[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_alu_res[7]~12_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[23]~24 .lut_mask = 16'hAA00;
defparam \ex_alu_res[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \alu0|Mux120~57 (
// Equation(s):
// \alu0|Mux120~57_combout  = (id_reg_r1[31] & (\ex_wire_alu_in2[1]~5_combout  & ((id_inst[30]) # (!\ex_wire_alu_in2[0]~0_combout ))))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(id_inst[30]),
	.datac(id_reg_r1[31]),
	.datad(\ex_wire_alu_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~57 .lut_mask = 16'hD000;
defparam \alu0|Mux120~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \alu0|Mux120~59 (
// Equation(s):
// \alu0|Mux120~59_combout  = (\alu0|Mux120~57_combout ) # ((!\ex_wire_alu_in2[1]~5_combout  & \alu0|Mux120~58_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux120~58_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~57_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~59 .lut_mask = 16'hFF44;
defparam \alu0|Mux120~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \alu0|Mux120~63 (
// Equation(s):
// \alu0|Mux120~63_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~61_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~62_combout ))

	.dataa(\alu0|Mux120~62_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~61_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~63 .lut_mask = 16'hFA0A;
defparam \alu0|Mux120~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \alu0|Mux120~92 (
// Equation(s):
// \alu0|Mux120~92_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~59_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~63_combout )))

	.dataa(\alu0|Mux120~59_combout ),
	.datab(\alu0|Mux120~63_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux120~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~92 .lut_mask = 16'hACAC;
defparam \alu0|Mux120~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \alu0|Mux120~115 (
// Equation(s):
// \alu0|Mux120~115_combout  = (\ex_wire_alu_in2[3]~7_combout  & (id_reg_r1[31] & (id_inst[30]))) # (!\ex_wire_alu_in2[3]~7_combout  & (((\alu0|Mux120~92_combout ))))

	.dataa(id_reg_r1[31]),
	.datab(id_inst[30]),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~92_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~115 .lut_mask = 16'h8F80;
defparam \alu0|Mux120~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \alu0|res[25]~150 (
// Equation(s):
// \alu0|res[25]~150_combout  = (id_inst[14] & ((\ex_wire_alu_in2[25]~14_combout ) # (id_reg_r1[25])))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[25]~14_combout ),
	.datac(id_reg_r1[25]),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|res[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~150 .lut_mask = 16'hFC00;
defparam \alu0|res[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \alu0|Add1~38 (
// Equation(s):
// \alu0|Add1~38_combout  = (id_reg_r1[19] & ((\ex_wire_alu_in2[19]~20_combout  & (!\alu0|Add1~37 )) # (!\ex_wire_alu_in2[19]~20_combout  & (\alu0|Add1~37  & VCC)))) # (!id_reg_r1[19] & ((\ex_wire_alu_in2[19]~20_combout  & ((\alu0|Add1~37 ) # (GND))) # 
// (!\ex_wire_alu_in2[19]~20_combout  & (!\alu0|Add1~37 ))))
// \alu0|Add1~39  = CARRY((id_reg_r1[19] & (\ex_wire_alu_in2[19]~20_combout  & !\alu0|Add1~37 )) # (!id_reg_r1[19] & ((\ex_wire_alu_in2[19]~20_combout ) # (!\alu0|Add1~37 ))))

	.dataa(id_reg_r1[19]),
	.datab(\ex_wire_alu_in2[19]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~37 ),
	.combout(\alu0|Add1~38_combout ),
	.cout(\alu0|Add1~39 ));
// synopsys translate_off
defparam \alu0|Add1~38 .lut_mask = 16'h694D;
defparam \alu0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \alu0|Add1~40 (
// Equation(s):
// \alu0|Add1~40_combout  = ((id_reg_r1[20] $ (\ex_wire_alu_in2[20]~19_combout  $ (\alu0|Add1~39 )))) # (GND)
// \alu0|Add1~41  = CARRY((id_reg_r1[20] & ((!\alu0|Add1~39 ) # (!\ex_wire_alu_in2[20]~19_combout ))) # (!id_reg_r1[20] & (!\ex_wire_alu_in2[20]~19_combout  & !\alu0|Add1~39 )))

	.dataa(id_reg_r1[20]),
	.datab(\ex_wire_alu_in2[20]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~39 ),
	.combout(\alu0|Add1~40_combout ),
	.cout(\alu0|Add1~41 ));
// synopsys translate_off
defparam \alu0|Add1~40 .lut_mask = 16'h962B;
defparam \alu0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \alu0|Add1~42 (
// Equation(s):
// \alu0|Add1~42_combout  = (\ex_wire_alu_in2[21]~18_combout  & ((id_reg_r1[21] & (!\alu0|Add1~41 )) # (!id_reg_r1[21] & ((\alu0|Add1~41 ) # (GND))))) # (!\ex_wire_alu_in2[21]~18_combout  & ((id_reg_r1[21] & (\alu0|Add1~41  & VCC)) # (!id_reg_r1[21] & 
// (!\alu0|Add1~41 ))))
// \alu0|Add1~43  = CARRY((\ex_wire_alu_in2[21]~18_combout  & ((!\alu0|Add1~41 ) # (!id_reg_r1[21]))) # (!\ex_wire_alu_in2[21]~18_combout  & (!id_reg_r1[21] & !\alu0|Add1~41 )))

	.dataa(\ex_wire_alu_in2[21]~18_combout ),
	.datab(id_reg_r1[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~41 ),
	.combout(\alu0|Add1~42_combout ),
	.cout(\alu0|Add1~43 ));
// synopsys translate_off
defparam \alu0|Add1~42 .lut_mask = 16'h692B;
defparam \alu0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \alu0|Add1~44 (
// Equation(s):
// \alu0|Add1~44_combout  = ((\ex_wire_alu_in2[22]~17_combout  $ (id_reg_r1[22] $ (\alu0|Add1~43 )))) # (GND)
// \alu0|Add1~45  = CARRY((\ex_wire_alu_in2[22]~17_combout  & (id_reg_r1[22] & !\alu0|Add1~43 )) # (!\ex_wire_alu_in2[22]~17_combout  & ((id_reg_r1[22]) # (!\alu0|Add1~43 ))))

	.dataa(\ex_wire_alu_in2[22]~17_combout ),
	.datab(id_reg_r1[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~43 ),
	.combout(\alu0|Add1~44_combout ),
	.cout(\alu0|Add1~45 ));
// synopsys translate_off
defparam \alu0|Add1~44 .lut_mask = 16'h964D;
defparam \alu0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \alu0|Add1~46 (
// Equation(s):
// \alu0|Add1~46_combout  = (\ex_wire_alu_in2[23]~16_combout  & ((id_reg_r1[23] & (!\alu0|Add1~45 )) # (!id_reg_r1[23] & ((\alu0|Add1~45 ) # (GND))))) # (!\ex_wire_alu_in2[23]~16_combout  & ((id_reg_r1[23] & (\alu0|Add1~45  & VCC)) # (!id_reg_r1[23] & 
// (!\alu0|Add1~45 ))))
// \alu0|Add1~47  = CARRY((\ex_wire_alu_in2[23]~16_combout  & ((!\alu0|Add1~45 ) # (!id_reg_r1[23]))) # (!\ex_wire_alu_in2[23]~16_combout  & (!id_reg_r1[23] & !\alu0|Add1~45 )))

	.dataa(\ex_wire_alu_in2[23]~16_combout ),
	.datab(id_reg_r1[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~45 ),
	.combout(\alu0|Add1~46_combout ),
	.cout(\alu0|Add1~47 ));
// synopsys translate_off
defparam \alu0|Add1~46 .lut_mask = 16'h692B;
defparam \alu0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \alu0|Add1~48 (
// Equation(s):
// \alu0|Add1~48_combout  = ((id_reg_r1[24] $ (\ex_wire_alu_in2[24]~15_combout  $ (\alu0|Add1~47 )))) # (GND)
// \alu0|Add1~49  = CARRY((id_reg_r1[24] & ((!\alu0|Add1~47 ) # (!\ex_wire_alu_in2[24]~15_combout ))) # (!id_reg_r1[24] & (!\ex_wire_alu_in2[24]~15_combout  & !\alu0|Add1~47 )))

	.dataa(id_reg_r1[24]),
	.datab(\ex_wire_alu_in2[24]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~47 ),
	.combout(\alu0|Add1~48_combout ),
	.cout(\alu0|Add1~49 ));
// synopsys translate_off
defparam \alu0|Add1~48 .lut_mask = 16'h962B;
defparam \alu0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \alu0|Add1~50 (
// Equation(s):
// \alu0|Add1~50_combout  = (\ex_wire_alu_in2[25]~14_combout  & ((id_reg_r1[25] & (!\alu0|Add1~49 )) # (!id_reg_r1[25] & ((\alu0|Add1~49 ) # (GND))))) # (!\ex_wire_alu_in2[25]~14_combout  & ((id_reg_r1[25] & (\alu0|Add1~49  & VCC)) # (!id_reg_r1[25] & 
// (!\alu0|Add1~49 ))))
// \alu0|Add1~51  = CARRY((\ex_wire_alu_in2[25]~14_combout  & ((!\alu0|Add1~49 ) # (!id_reg_r1[25]))) # (!\ex_wire_alu_in2[25]~14_combout  & (!id_reg_r1[25] & !\alu0|Add1~49 )))

	.dataa(\ex_wire_alu_in2[25]~14_combout ),
	.datab(id_reg_r1[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~49 ),
	.combout(\alu0|Add1~50_combout ),
	.cout(\alu0|Add1~51 ));
// synopsys translate_off
defparam \alu0|Add1~50 .lut_mask = 16'h692B;
defparam \alu0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \alu0|res[25]~201 (
// Equation(s):
// \alu0|res[25]~201_combout  = (\ex_alu_res[7]~17_combout  & ((\ex_wire_alu_in2[25]~14_combout  $ (id_reg_r1[25])))) # (!\ex_alu_res[7]~17_combout  & (\alu0|Equal4~0_combout ))

	.dataa(\alu0|Equal4~0_combout ),
	.datab(\ex_wire_alu_in2[25]~14_combout ),
	.datac(id_reg_r1[25]),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[25]~201_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~201 .lut_mask = 16'h3CAA;
defparam \alu0|res[25]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \alu0|res[25]~151 (
// Equation(s):
// \alu0|res[25]~151_combout  = (\ex_alu_res[7]~16_combout  & (((!\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & (\alu0|res[25]~201_combout  & ((\alu0|Add1~50_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\alu0|Add1~50_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\alu0|res[25]~201_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~151 .lut_mask = 16'h30EC;
defparam \alu0|res[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \ex_alu_res[2]~25 (
// Equation(s):
// \ex_alu_res[2]~25_combout  = (\ex_alu_res[7]~16_combout  & ((id_inst[14]) # ((!id_inst[12] & !\ex_alu_res[7]~15_combout ))))

	.dataa(id_inst[12]),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(id_inst[14]),
	.datad(\ex_alu_res[7]~15_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[2]~25 .lut_mask = 16'hC0C4;
defparam \ex_alu_res[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \alu0|res[25]~152 (
// Equation(s):
// \alu0|res[25]~152_combout  = (\alu0|res[25]~151_combout  & ((\alu0|res[25]~150_combout ) # ((!\ex_alu_res[2]~25_combout )))) # (!\alu0|res[25]~151_combout  & (((\ex_wire_alu_in2[25]~14_combout  & \ex_alu_res[2]~25_combout ))))

	.dataa(\alu0|res[25]~150_combout ),
	.datab(\ex_wire_alu_in2[25]~14_combout ),
	.datac(\alu0|res[25]~151_combout ),
	.datad(\ex_alu_res[2]~25_combout ),
	.cin(gnd),
	.combout(\alu0|res[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~152 .lut_mask = 16'hACF0;
defparam \alu0|res[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \alu0|res[25]~153 (
// Equation(s):
// \alu0|res[25]~153_combout  = (\ex_alu_res[23]~24_combout  & ((\alu0|Mux120~115_combout ) # ((\ex_alu_res[2]~27_combout )))) # (!\ex_alu_res[23]~24_combout  & (((\alu0|res[25]~152_combout  & !\ex_alu_res[2]~27_combout ))))

	.dataa(\ex_alu_res[23]~24_combout ),
	.datab(\alu0|Mux120~115_combout ),
	.datac(\alu0|res[25]~152_combout ),
	.datad(\ex_alu_res[2]~27_combout ),
	.cin(gnd),
	.combout(\alu0|res[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~153 .lut_mask = 16'hAAD8;
defparam \alu0|res[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \ex_alu_res[7]~19 (
// Equation(s):
// \ex_alu_res[7]~19_combout  = (\ex_wire_alu_in2[3]~7_combout ) # (\ex_wire_alu_in2[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\ex_wire_alu_in2[4]~4_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~19 .lut_mask = 16'hFFF0;
defparam \ex_alu_res[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \alu0|Mux120~43 (
// Equation(s):
// \alu0|Mux120~43_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[0])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[1])))

	.dataa(id_reg_r1[0]),
	.datab(id_reg_r1[1]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~43 .lut_mask = 16'hAACC;
defparam \alu0|Mux120~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \alu0|Mux64~1 (
// Equation(s):
// \alu0|Mux64~1_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[4])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[5])))

	.dataa(gnd),
	.datab(id_reg_r1[4]),
	.datac(id_reg_r1[5]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~1 .lut_mask = 16'hCCF0;
defparam \alu0|Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \alu0|Mux64~0 (
// Equation(s):
// \alu0|Mux64~0_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[2]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[3]))

	.dataa(id_reg_r1[3]),
	.datab(gnd),
	.datac(id_reg_r1[2]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~0 .lut_mask = 16'hF0AA;
defparam \alu0|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \alu0|Mux64~2 (
// Equation(s):
// \alu0|Mux64~2_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~0_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~1_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux64~1_combout ),
	.datad(\alu0|Mux64~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~2 .lut_mask = 16'hFC30;
defparam \alu0|Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \alu0|Mux64~7 (
// Equation(s):
// \alu0|Mux64~7_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[8])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[9])))

	.dataa(gnd),
	.datab(id_reg_r1[8]),
	.datac(id_reg_r1[9]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~7 .lut_mask = 16'hCCF0;
defparam \alu0|Mux64~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \alu0|Mux64~4 (
// Equation(s):
// \alu0|Mux64~4_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[6]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[7]))

	.dataa(id_reg_r1[7]),
	.datab(gnd),
	.datac(id_reg_r1[6]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~4 .lut_mask = 16'hF0AA;
defparam \alu0|Mux64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \alu0|Mux64~8 (
// Equation(s):
// \alu0|Mux64~8_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~4_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~7_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux64~7_combout ),
	.datad(\alu0|Mux64~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~8 .lut_mask = 16'hFA50;
defparam \alu0|Mux64~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \alu0|Mux66~2 (
// Equation(s):
// \alu0|Mux66~2_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~2_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~8_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~2_combout ),
	.datad(\alu0|Mux64~8_combout ),
	.cin(gnd),
	.combout(\alu0|Mux66~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux66~2 .lut_mask = 16'hF3C0;
defparam \alu0|Mux66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \alu0|Mux95~0 (
// Equation(s):
// \alu0|Mux95~0_combout  = (!\ex_wire_alu_in2[1]~5_combout  & !\ex_wire_alu_in2[2]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\ex_wire_alu_in2[2]~6_combout ),
	.cin(gnd),
	.combout(\alu0|Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux95~0 .lut_mask = 16'h000F;
defparam \alu0|Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \alu0|Mux70~2 (
// Equation(s):
// \alu0|Mux70~2_combout  = (\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux120~43_combout  & ((\alu0|Mux95~0_combout )))) # (!\ex_wire_alu_in2[3]~7_combout  & (((\alu0|Mux66~2_combout ))))

	.dataa(\alu0|Mux120~43_combout ),
	.datab(\alu0|Mux66~2_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux95~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux70~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux70~2 .lut_mask = 16'hAC0C;
defparam \alu0|Mux70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \alu0|Mux64~15 (
// Equation(s):
// \alu0|Mux64~15_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[14]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[15]))

	.dataa(id_reg_r1[15]),
	.datab(id_reg_r1[14]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~15 .lut_mask = 16'hCCAA;
defparam \alu0|Mux64~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \alu0|Mux64~18 (
// Equation(s):
// \alu0|Mux64~18_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[16]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[17]))

	.dataa(id_reg_r1[17]),
	.datab(gnd),
	.datac(id_reg_r1[16]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~18 .lut_mask = 16'hF0AA;
defparam \alu0|Mux64~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \alu0|Mux64~19 (
// Equation(s):
// \alu0|Mux64~19_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~15_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~18_combout )))

	.dataa(gnd),
	.datab(\alu0|Mux64~15_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux64~18_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~19 .lut_mask = 16'hCFC0;
defparam \alu0|Mux64~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \alu0|Mux64~12 (
// Equation(s):
// \alu0|Mux64~12_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[12]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[13]))

	.dataa(gnd),
	.datab(id_reg_r1[13]),
	.datac(id_reg_r1[12]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~12 .lut_mask = 16'hF0CC;
defparam \alu0|Mux64~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \alu0|Mux64~9 (
// Equation(s):
// \alu0|Mux64~9_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[10]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[11]))

	.dataa(gnd),
	.datab(id_reg_r1[11]),
	.datac(id_reg_r1[10]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~9 .lut_mask = 16'hF0CC;
defparam \alu0|Mux64~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \alu0|Mux64~13 (
// Equation(s):
// \alu0|Mux64~13_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~9_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~12_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux64~12_combout ),
	.datad(\alu0|Mux64~9_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~13 .lut_mask = 16'hFA50;
defparam \alu0|Mux64~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \alu0|Mux66~5 (
// Equation(s):
// \alu0|Mux66~5_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~13_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~19_combout ))

	.dataa(\alu0|Mux64~19_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux66~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux66~5 .lut_mask = 16'hE2E2;
defparam \alu0|Mux66~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \alu0|Mux64~20 (
// Equation(s):
// \alu0|Mux64~20_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[18]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[19]))

	.dataa(id_reg_r1[19]),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[0]~0_combout ),
	.datad(id_reg_r1[18]),
	.cin(gnd),
	.combout(\alu0|Mux64~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~20 .lut_mask = 16'hFA0A;
defparam \alu0|Mux64~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \alu0|Mux64~23 (
// Equation(s):
// \alu0|Mux64~23_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[20]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[21]))

	.dataa(gnd),
	.datab(id_reg_r1[21]),
	.datac(id_reg_r1[20]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~23 .lut_mask = 16'hF0CC;
defparam \alu0|Mux64~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \alu0|Mux64~24 (
// Equation(s):
// \alu0|Mux64~24_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~20_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~23_combout )))

	.dataa(\alu0|Mux64~20_combout ),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux64~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux64~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~24 .lut_mask = 16'hB8B8;
defparam \alu0|Mux64~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \alu0|Mux64~28 (
// Equation(s):
// \alu0|Mux64~28_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[24])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[25])))

	.dataa(gnd),
	.datab(id_reg_r1[24]),
	.datac(id_reg_r1[25]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~28 .lut_mask = 16'hCCF0;
defparam \alu0|Mux64~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \alu0|Mux64~25 (
// Equation(s):
// \alu0|Mux64~25_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[22]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[23]))

	.dataa(id_reg_r1[23]),
	.datab(gnd),
	.datac(id_reg_r1[22]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~25 .lut_mask = 16'hF0AA;
defparam \alu0|Mux64~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \alu0|Mux64~29 (
// Equation(s):
// \alu0|Mux64~29_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~25_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~28_combout ))

	.dataa(\alu0|Mux64~28_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux64~25_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~29 .lut_mask = 16'hFA0A;
defparam \alu0|Mux64~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \ex_alu_res[7]~18 (
// Equation(s):
// \ex_alu_res[7]~18_combout  = (\ex_wire_alu_in2[4]~4_combout ) # ((!\ex_wire_alu_in2[3]~7_combout  & \ex_wire_alu_in2[2]~6_combout ))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\ex_wire_alu_in2[2]~6_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~18 .lut_mask = 16'hAFAA;
defparam \ex_alu_res[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \alu0|res[25]~148 (
// Equation(s):
// \alu0|res[25]~148_combout  = (\ex_alu_res[7]~19_combout  & (((\ex_alu_res[7]~18_combout )))) # (!\ex_alu_res[7]~19_combout  & ((\ex_alu_res[7]~18_combout  & (\alu0|Mux64~24_combout )) # (!\ex_alu_res[7]~18_combout  & ((\alu0|Mux64~29_combout )))))

	.dataa(\alu0|Mux64~24_combout ),
	.datab(\alu0|Mux64~29_combout ),
	.datac(\ex_alu_res[7]~19_combout ),
	.datad(\ex_alu_res[7]~18_combout ),
	.cin(gnd),
	.combout(\alu0|res[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~148 .lut_mask = 16'hFA0C;
defparam \alu0|res[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \alu0|res[25]~149 (
// Equation(s):
// \alu0|res[25]~149_combout  = (\ex_alu_res[7]~19_combout  & ((\alu0|res[25]~148_combout  & (\alu0|Mux70~2_combout )) # (!\alu0|res[25]~148_combout  & ((\alu0|Mux66~5_combout ))))) # (!\ex_alu_res[7]~19_combout  & (((\alu0|res[25]~148_combout ))))

	.dataa(\ex_alu_res[7]~19_combout ),
	.datab(\alu0|Mux70~2_combout ),
	.datac(\alu0|Mux66~5_combout ),
	.datad(\alu0|res[25]~148_combout ),
	.cin(gnd),
	.combout(\alu0|res[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~149 .lut_mask = 16'hDDA0;
defparam \alu0|res[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \alu0|res[25]~154 (
// Equation(s):
// \alu0|res[25]~154_combout  = (\ex_alu_res[2]~27_combout  & ((\alu0|res[25]~153_combout  & (\alu0|srxisig~0_combout )) # (!\alu0|res[25]~153_combout  & ((\alu0|res[25]~149_combout ))))) # (!\ex_alu_res[2]~27_combout  & (\alu0|res[25]~153_combout ))

	.dataa(\ex_alu_res[2]~27_combout ),
	.datab(\alu0|res[25]~153_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|res[25]~149_combout ),
	.cin(gnd),
	.combout(\alu0|res[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~154 .lut_mask = 16'hE6C4;
defparam \alu0|res[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \alu0|res[25]~155 (
// Equation(s):
// \alu0|res[25]~155_combout  = (\ex_alu_res[23]~28_combout  & (\alu0|Ires[0][25]~50_combout )) # (!\ex_alu_res[23]~28_combout  & ((\alu0|res[25]~154_combout )))

	.dataa(\ex_alu_res[23]~28_combout ),
	.datab(\alu0|Ires[0][25]~50_combout ),
	.datac(\alu0|res[25]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|res[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[25]~155 .lut_mask = 16'hD8D8;
defparam \alu0|res[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \ex_alu_res[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[25]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[25] .is_wysiwyg = "true";
defparam \ex_alu_res[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \mem_wire_reg_wb[25]~75 (
// Equation(s):
// \mem_wire_reg_wb[25]~75_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[25]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[25] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[25]),
	.datac(ex_pc_4[25]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[25]~75 .lut_mask = 16'hAAE4;
defparam \mem_wire_reg_wb[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \mem0|q[25]~31 (
// Equation(s):
// \mem0|q[25]~31_combout  = (\mem0|buffer_sig_load~q  & \id_imm[25]~5_combout )

	.dataa(gnd),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(gnd),
	.datad(\id_imm[25]~5_combout ),
	.cin(gnd),
	.combout(\mem0|q[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[25]~31 .lut_mask = 16'hCC00;
defparam \mem0|q[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \if_pc[25]~feeder (
// Equation(s):
// \if_pc[25]~feeder_combout  = \pcreg0|pcnter [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [25]),
	.cin(gnd),
	.combout(\if_pc[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[25]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \if_pc[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[25] .is_wysiwyg = "true";
defparam \if_pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \id_pc[25]~feeder (
// Equation(s):
// \id_pc[25]~feeder_combout  = if_pc[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[25]),
	.cin(gnd),
	.combout(\id_pc[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[25]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \id_pc[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[25] .is_wysiwyg = "true";
defparam \id_pc[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \ex_pc[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[25] .is_wysiwyg = "true";
defparam \ex_pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \Add4~48 (
// Equation(s):
// \Add4~48_combout  = ((ex_pc[24] $ (ex_imm[24] $ (!\Add4~47 )))) # (GND)
// \Add4~49  = CARRY((ex_pc[24] & ((ex_imm[24]) # (!\Add4~47 ))) # (!ex_pc[24] & (ex_imm[24] & !\Add4~47 )))

	.dataa(ex_pc[24]),
	.datab(ex_imm[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~47 ),
	.combout(\Add4~48_combout ),
	.cout(\Add4~49 ));
// synopsys translate_off
defparam \Add4~48 .lut_mask = 16'h698E;
defparam \Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \Add4~50 (
// Equation(s):
// \Add4~50_combout  = (ex_pc[25] & ((ex_imm[25] & (\Add4~49  & VCC)) # (!ex_imm[25] & (!\Add4~49 )))) # (!ex_pc[25] & ((ex_imm[25] & (!\Add4~49 )) # (!ex_imm[25] & ((\Add4~49 ) # (GND)))))
// \Add4~51  = CARRY((ex_pc[25] & (!ex_imm[25] & !\Add4~49 )) # (!ex_pc[25] & ((!\Add4~49 ) # (!ex_imm[25]))))

	.dataa(ex_pc[25]),
	.datab(ex_imm[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~49 ),
	.combout(\Add4~50_combout ),
	.cout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~50 .lut_mask = 16'h9617;
defparam \Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \mem_wire_reg_wb[25]~76 (
// Equation(s):
// \mem_wire_reg_wb[25]~76_combout  = (\mem_wire_reg_wb[25]~75_combout  & (((\Add4~50_combout )) # (!\mem_reg_wb[26]~0_combout ))) # (!\mem_wire_reg_wb[25]~75_combout  & (\mem_reg_wb[26]~0_combout  & (\mem0|q[25]~31_combout )))

	.dataa(\mem_wire_reg_wb[25]~75_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\mem0|q[25]~31_combout ),
	.datad(\Add4~50_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[25]~76 .lut_mask = 16'hEA62;
defparam \mem_wire_reg_wb[25]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \mem_wire_reg_wb[25]~77 (
// Equation(s):
// \mem_wire_reg_wb[25]~77_combout  = (\Equal6~1_combout  & (ex_imm[25])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[25]~76_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(ex_imm[25]),
	.datac(\mem_wire_reg_wb[25]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[25]~77 .lut_mask = 16'hD8D8;
defparam \mem_wire_reg_wb[25]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \mem_reg_wb[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[25]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[25] .is_wysiwyg = "true";
defparam \mem_reg_wb[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N6
cycloneive_lcell_comb \reg0|xx~94 (
// Equation(s):
// \reg0|xx~94_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[25])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[25]),
	.cin(gnd),
	.combout(\reg0|xx~94_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~94 .lut_mask = 16'hFFCC;
defparam \reg0|xx~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N7
dffeas \reg0|xx[1][25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][25] .is_wysiwyg = "true";
defparam \reg0|xx[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \reg0|r1[25]~308 (
// Equation(s):
// \reg0|r1[25]~308_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[3][25]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][25]~q )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[3][25]~q ),
	.datac(\reg0|xx[2][25]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~308_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~308 .lut_mask = 16'hD800;
defparam \reg0|r1[25]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \reg0|r1[25]~309 (
// Equation(s):
// \reg0|r1[25]~309_combout  = (\reg0|r1[25]~308_combout ) # ((\reg0|xx[1][25]~q  & (\mem0|q[15]~6_combout  & !\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[1][25]~q ),
	.datab(\reg0|r1[25]~308_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~309_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~309 .lut_mask = 16'hCCEC;
defparam \reg0|r1[25]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneive_lcell_comb \reg0|r1[25]~306 (
// Equation(s):
// \reg0|r1[25]~306_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][25]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][25]~q )))))

	.dataa(\reg0|xx[5][25]~q ),
	.datab(\reg0|xx[4][25]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~306_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~306 .lut_mask = 16'hFA0C;
defparam \reg0|r1[25]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneive_lcell_comb \reg0|r1[25]~307 (
// Equation(s):
// \reg0|r1[25]~307_combout  = (\reg0|r1[25]~306_combout  & (((\reg0|xx[7][25]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[25]~306_combout  & (\reg0|xx[6][25]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[6][25]~q ),
	.datab(\reg0|xx[7][25]~q ),
	.datac(\reg0|r1[25]~306_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~307_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~307 .lut_mask = 16'hCAF0;
defparam \reg0|r1[25]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \reg0|r1[25]~310 (
// Equation(s):
// \reg0|r1[25]~310_combout  = (\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout ) # ((\reg0|r1[25]~307_combout )))) # (!\mem0|q[17]~11_combout  & (!\mem0|q[18]~12_combout  & (\reg0|r1[25]~309_combout )))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[25]~309_combout ),
	.datad(\reg0|r1[25]~307_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~310_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~310 .lut_mask = 16'hBA98;
defparam \reg0|r1[25]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb \reg0|r1[25]~304 (
// Equation(s):
// \reg0|r1[25]~304_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|xx[10][25]~q ))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][25]~q ))))

	.dataa(\reg0|xx[8][25]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[10][25]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~304_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~304 .lut_mask = 16'hFC22;
defparam \reg0|r1[25]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
cycloneive_lcell_comb \reg0|r1[25]~305 (
// Equation(s):
// \reg0|r1[25]~305_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[25]~304_combout  & (\reg0|xx[11][25]~q )) # (!\reg0|r1[25]~304_combout  & ((\reg0|xx[9][25]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[25]~304_combout ))))

	.dataa(\reg0|xx[11][25]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[9][25]~q ),
	.datad(\reg0|r1[25]~304_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~305_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~305 .lut_mask = 16'hBBC0;
defparam \reg0|r1[25]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneive_lcell_comb \reg0|r1[25]~311 (
// Equation(s):
// \reg0|r1[25]~311_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][25]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][25]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][25]~q ),
	.datac(\reg0|xx[13][25]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~311_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~311 .lut_mask = 16'hFA44;
defparam \reg0|r1[25]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \reg0|r1[25]~312 (
// Equation(s):
// \reg0|r1[25]~312_combout  = (\reg0|r1[25]~311_combout  & (((\reg0|xx[15][25]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[25]~311_combout  & (\reg0|xx[14][25]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[14][25]~q ),
	.datab(\reg0|xx[15][25]~q ),
	.datac(\reg0|r1[25]~311_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~312_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~312 .lut_mask = 16'hCAF0;
defparam \reg0|r1[25]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \reg0|r1[25]~313 (
// Equation(s):
// \reg0|r1[25]~313_combout  = (\reg0|r1[25]~310_combout  & (((\reg0|r1[25]~312_combout )) # (!\mem0|q[18]~12_combout ))) # (!\reg0|r1[25]~310_combout  & (\mem0|q[18]~12_combout  & (\reg0|r1[25]~305_combout )))

	.dataa(\reg0|r1[25]~310_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[25]~305_combout ),
	.datad(\reg0|r1[25]~312_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~313_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~313 .lut_mask = 16'hEA62;
defparam \reg0|r1[25]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \reg0|r1[25]~294 (
// Equation(s):
// \reg0|r1[25]~294_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][25]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][25]~q ))))

	.dataa(\reg0|xx[17][25]~q ),
	.datab(\reg0|xx[21][25]~q ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~294_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~294 .lut_mask = 16'hFC0A;
defparam \reg0|r1[25]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \reg0|r1[25]~295 (
// Equation(s):
// \reg0|r1[25]~295_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[25]~294_combout  & ((\reg0|xx[29][25]~q ))) # (!\reg0|r1[25]~294_combout  & (\reg0|xx[25][25]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[25]~294_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[25][25]~q ),
	.datac(\reg0|xx[29][25]~q ),
	.datad(\reg0|r1[25]~294_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~295_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~295 .lut_mask = 16'hF588;
defparam \reg0|r1[25]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \reg0|r1[25]~301 (
// Equation(s):
// \reg0|r1[25]~301_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][25]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][25]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[19][25]~q ),
	.datac(\reg0|xx[23][25]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~301_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~301 .lut_mask = 16'hFA44;
defparam \reg0|r1[25]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \reg0|r1[25]~302 (
// Equation(s):
// \reg0|r1[25]~302_combout  = (\reg0|r1[25]~301_combout  & ((\reg0|xx[31][25]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[25]~301_combout  & (((\reg0|xx[27][25]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[25]~301_combout ),
	.datab(\reg0|xx[31][25]~q ),
	.datac(\reg0|xx[27][25]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~302_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~302 .lut_mask = 16'hD8AA;
defparam \reg0|r1[25]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \reg0|r1[25]~296 (
// Equation(s):
// \reg0|r1[25]~296_combout  = (\mem0|q[18]~12_combout  & ((\reg0|xx[26][25]~q ) # ((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|xx[18][25]~q  & !\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][25]~q ),
	.datac(\reg0|xx[18][25]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~296_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~296 .lut_mask = 16'hAAD8;
defparam \reg0|r1[25]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \reg0|r1[25]~297 (
// Equation(s):
// \reg0|r1[25]~297_combout  = (\reg0|r1[25]~296_combout  & ((\reg0|xx[30][25]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[25]~296_combout  & (((\reg0|xx[22][25]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[30][25]~q ),
	.datab(\reg0|xx[22][25]~q ),
	.datac(\reg0|r1[25]~296_combout ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~297_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~297 .lut_mask = 16'hACF0;
defparam \reg0|r1[25]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \reg0|r1[25]~298 (
// Equation(s):
// \reg0|r1[25]~298_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][25]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][25]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[16][25]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][25]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~298_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~298 .lut_mask = 16'hCCE2;
defparam \reg0|r1[25]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \reg0|r1[25]~299 (
// Equation(s):
// \reg0|r1[25]~299_combout  = (\reg0|r1[25]~298_combout  & ((\reg0|xx[28][25]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[25]~298_combout  & (((\reg0|xx[20][25]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[25]~298_combout ),
	.datab(\reg0|xx[28][25]~q ),
	.datac(\reg0|xx[20][25]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~299_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~299 .lut_mask = 16'hD8AA;
defparam \reg0|r1[25]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \reg0|r1[25]~300 (
// Equation(s):
// \reg0|r1[25]~300_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[25]~297_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[25]~299_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[25]~297_combout ),
	.datad(\reg0|r1[25]~299_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~300_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~300 .lut_mask = 16'hD9C8;
defparam \reg0|r1[25]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \reg0|r1[25]~303 (
// Equation(s):
// \reg0|r1[25]~303_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[25]~300_combout  & ((\reg0|r1[25]~302_combout ))) # (!\reg0|r1[25]~300_combout  & (\reg0|r1[25]~295_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[25]~300_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[25]~295_combout ),
	.datac(\reg0|r1[25]~302_combout ),
	.datad(\reg0|r1[25]~300_combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~303_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~303 .lut_mask = 16'hF588;
defparam \reg0|r1[25]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \reg0|r1[25]~314 (
// Equation(s):
// \reg0|r1[25]~314_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[25]~303_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[25]~313_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|r1[25]~313_combout ),
	.datac(\reg0|r1[25]~303_combout ),
	.datad(\reg0|WideOr0~combout ),
	.cin(gnd),
	.combout(\reg0|r1[25]~314_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[25]~314 .lut_mask = 16'hE400;
defparam \reg0|r1[25]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \id_reg_r1[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[25]~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[25] .is_wysiwyg = "true";
defparam \id_reg_r1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \alu0|Mux120~62 (
// Equation(s):
// \alu0|Mux120~62_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[26])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[25])))

	.dataa(gnd),
	.datab(id_reg_r1[26]),
	.datac(id_reg_r1[25]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~62 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \alu0|Mux120~64 (
// Equation(s):
// \alu0|Mux120~64_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[24])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[23])))

	.dataa(gnd),
	.datab(id_reg_r1[24]),
	.datac(id_reg_r1[23]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~64 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \alu0|Mux120~85 (
// Equation(s):
// \alu0|Mux120~85_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~62_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~64_combout )))

	.dataa(\alu0|Mux120~62_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~64_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~85 .lut_mask = 16'hAFA0;
defparam \alu0|Mux120~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \alu0|Mux120~105 (
// Equation(s):
// \alu0|Mux120~105_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~85_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~79_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\alu0|Mux120~79_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~85_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~105 .lut_mask = 16'hEE44;
defparam \alu0|Mux120~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \alu0|Mux120~106 (
// Equation(s):
// \alu0|Mux120~106_combout  = (\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux120~104_combout )) # (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux120~105_combout )))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~104_combout ),
	.datad(\alu0|Mux120~105_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~106 .lut_mask = 16'hF5A0;
defparam \alu0|Mux120~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \ex_alu_res[2]~22 (
// Equation(s):
// \ex_alu_res[2]~22_combout  = (\ex_wire_alu_in2[2]~6_combout ) # (\ex_wire_alu_in2[3]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\ex_wire_alu_in2[3]~7_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[2]~22 .lut_mask = 16'hFFF0;
defparam \ex_alu_res[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \alu0|Mux68~0 (
// Equation(s):
// \alu0|Mux68~0_combout  = (!\ex_alu_res[2]~22_combout  & ((\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~43_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~0_combout )))))

	.dataa(\alu0|Mux120~43_combout ),
	.datab(\ex_alu_res[2]~22_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux64~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux68~0 .lut_mask = 16'h2320;
defparam \alu0|Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \alu0|Mux64~16 (
// Equation(s):
// \alu0|Mux64~16_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~12_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~15_combout )))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux64~12_combout ),
	.datad(\alu0|Mux64~15_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~16 .lut_mask = 16'hF5A0;
defparam \alu0|Mux64~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \alu0|Mux64~21 (
// Equation(s):
// \alu0|Mux64~21_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~18_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~20_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux64~20_combout ),
	.datad(\alu0|Mux64~18_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~21 .lut_mask = 16'hFC30;
defparam \alu0|Mux64~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \alu0|Mux64~22 (
// Equation(s):
// \alu0|Mux64~22_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~16_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~21_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~16_combout ),
	.datad(\alu0|Mux64~21_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~22 .lut_mask = 16'hF3C0;
defparam \alu0|Mux64~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \alu0|Mux64~10 (
// Equation(s):
// \alu0|Mux64~10_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~7_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~9_combout )))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux64~7_combout ),
	.datad(\alu0|Mux64~9_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~10 .lut_mask = 16'hF5A0;
defparam \alu0|Mux64~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \alu0|Mux64~5 (
// Equation(s):
// \alu0|Mux64~5_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~1_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~4_combout )))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux64~1_combout ),
	.datac(gnd),
	.datad(\alu0|Mux64~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~5 .lut_mask = 16'hDD88;
defparam \alu0|Mux64~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \alu0|Mux64~11 (
// Equation(s):
// \alu0|Mux64~11_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~5_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~10_combout ))

	.dataa(\alu0|Mux64~10_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(gnd),
	.datad(\alu0|Mux64~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~11 .lut_mask = 16'hEE22;
defparam \alu0|Mux64~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \alu0|res[19]~123 (
// Equation(s):
// \alu0|res[19]~123_combout  = (\ex_alu_res[23]~32_combout  & (((\alu0|Mux64~11_combout )) # (!\alu0|Mux176~0_combout ))) # (!\ex_alu_res[23]~32_combout  & (\alu0|Mux176~0_combout  & (\alu0|Mux64~22_combout )))

	.dataa(\ex_alu_res[23]~32_combout ),
	.datab(\alu0|Mux176~0_combout ),
	.datac(\alu0|Mux64~22_combout ),
	.datad(\alu0|Mux64~11_combout ),
	.cin(gnd),
	.combout(\alu0|res[19]~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[19]~123 .lut_mask = 16'hEA62;
defparam \alu0|res[19]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \alu0|res[19]~124 (
// Equation(s):
// \alu0|res[19]~124_combout  = (\alu0|Mux176~0_combout  & (((\alu0|res[19]~123_combout )))) # (!\alu0|Mux176~0_combout  & ((\alu0|res[19]~123_combout  & (\alu0|Mux120~106_combout )) # (!\alu0|res[19]~123_combout  & ((\alu0|Mux68~0_combout )))))

	.dataa(\alu0|Mux120~106_combout ),
	.datab(\alu0|Mux68~0_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\alu0|res[19]~123_combout ),
	.cin(gnd),
	.combout(\alu0|res[19]~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[19]~124 .lut_mask = 16'hFA0C;
defparam \alu0|res[19]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \alu0|res[19]~212 (
// Equation(s):
// \alu0|res[19]~212_combout  = (id_reg_r1[19] & ((\ex_wire_alu_in2[19]~20_combout  $ (!\ex_alu_res[7]~16_combout )) # (!\ex_alu_res[7]~17_combout ))) # (!id_reg_r1[19] & ((\ex_wire_alu_in2[19]~20_combout ) # ((!\ex_alu_res[7]~16_combout  & 
// !\ex_alu_res[7]~17_combout ))))

	.dataa(id_reg_r1[19]),
	.datab(\ex_wire_alu_in2[19]~20_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[19]~212_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[19]~212 .lut_mask = 16'hC6EF;
defparam \alu0|res[19]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \alu0|res[19]~213 (
// Equation(s):
// \alu0|res[19]~213_combout  = (\alu0|res[19]~212_combout  & ((\alu0|Add1~38_combout ) # ((\ex_alu_res[7]~17_combout ) # (\ex_alu_res[7]~16_combout ))))

	.dataa(\alu0|Add1~38_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(\alu0|res[19]~212_combout ),
	.cin(gnd),
	.combout(\alu0|res[19]~213_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[19]~213 .lut_mask = 16'hFE00;
defparam \alu0|res[19]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \alu0|res[19]~125 (
// Equation(s):
// \alu0|res[19]~125_combout  = (\ex_alu_res[7]~33_combout  & ((\alu0|res[19]~124_combout ) # ((\ex_alu_res[23]~31_combout )))) # (!\ex_alu_res[7]~33_combout  & (((!\ex_alu_res[23]~31_combout  & \alu0|res[19]~213_combout ))))

	.dataa(\alu0|res[19]~124_combout ),
	.datab(\ex_alu_res[7]~33_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|res[19]~213_combout ),
	.cin(gnd),
	.combout(\alu0|res[19]~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[19]~125 .lut_mask = 16'hCBC8;
defparam \alu0|res[19]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \alu0|Ires[0][19]~38 (
// Equation(s):
// \alu0|Ires[0][19]~38_combout  = (\ex_wire_alu_in2[19]~20_combout  & ((id_reg_r1[19] & (\alu0|Ires[0][18]~37  & VCC)) # (!id_reg_r1[19] & (!\alu0|Ires[0][18]~37 )))) # (!\ex_wire_alu_in2[19]~20_combout  & ((id_reg_r1[19] & (!\alu0|Ires[0][18]~37 )) # 
// (!id_reg_r1[19] & ((\alu0|Ires[0][18]~37 ) # (GND)))))
// \alu0|Ires[0][19]~39  = CARRY((\ex_wire_alu_in2[19]~20_combout  & (!id_reg_r1[19] & !\alu0|Ires[0][18]~37 )) # (!\ex_wire_alu_in2[19]~20_combout  & ((!\alu0|Ires[0][18]~37 ) # (!id_reg_r1[19]))))

	.dataa(\ex_wire_alu_in2[19]~20_combout ),
	.datab(id_reg_r1[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][18]~37 ),
	.combout(\alu0|Ires[0][19]~38_combout ),
	.cout(\alu0|Ires[0][19]~39 ));
// synopsys translate_off
defparam \alu0|Ires[0][19]~38 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \alu0|res[19]~126 (
// Equation(s):
// \alu0|res[19]~126_combout  = (\ex_alu_res[23]~31_combout  & ((\alu0|res[19]~125_combout  & (\alu0|srxisig~0_combout )) # (!\alu0|res[19]~125_combout  & ((\alu0|Ires[0][19]~38_combout ))))) # (!\ex_alu_res[23]~31_combout  & (((\alu0|res[19]~125_combout 
// ))))

	.dataa(\alu0|srxisig~0_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|res[19]~125_combout ),
	.datad(\alu0|Ires[0][19]~38_combout ),
	.cin(gnd),
	.combout(\alu0|res[19]~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[19]~126 .lut_mask = 16'hBCB0;
defparam \alu0|res[19]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \alu0|res[19]~196 (
// Equation(s):
// \alu0|res[19]~196_combout  = (\alu0|res[19]~126_combout  & ((\ex_alu_res[7]~20_combout ) # ((\ex_alu_res[7]~33_combout ) # (\ex_alu_res[23]~31_combout ))))

	.dataa(\ex_alu_res[7]~20_combout ),
	.datab(\ex_alu_res[7]~33_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|res[19]~126_combout ),
	.cin(gnd),
	.combout(\alu0|res[19]~196_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[19]~196 .lut_mask = 16'hFE00;
defparam \alu0|res[19]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \ex_alu_res[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[19]~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[19] .is_wysiwyg = "true";
defparam \ex_alu_res[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \alu0|Ires[0][20]~40 (
// Equation(s):
// \alu0|Ires[0][20]~40_combout  = ((\ex_wire_alu_in2[20]~19_combout  $ (id_reg_r1[20] $ (!\alu0|Ires[0][19]~39 )))) # (GND)
// \alu0|Ires[0][20]~41  = CARRY((\ex_wire_alu_in2[20]~19_combout  & ((id_reg_r1[20]) # (!\alu0|Ires[0][19]~39 ))) # (!\ex_wire_alu_in2[20]~19_combout  & (id_reg_r1[20] & !\alu0|Ires[0][19]~39 )))

	.dataa(\ex_wire_alu_in2[20]~19_combout ),
	.datab(id_reg_r1[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][19]~39 ),
	.combout(\alu0|Ires[0][20]~40_combout ),
	.cout(\alu0|Ires[0][20]~41 ));
// synopsys translate_off
defparam \alu0|Ires[0][20]~40 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \alu0|Mux67~0 (
// Equation(s):
// \alu0|Mux67~0_combout  = (\ex_wire_alu_in2[2]~6_combout  & (!\ex_wire_alu_in2[0]~0_combout  & (!\ex_wire_alu_in2[1]~5_combout  & id_reg_r1[0])))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(id_reg_r1[0]),
	.cin(gnd),
	.combout(\alu0|Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux67~0 .lut_mask = 16'h0200;
defparam \alu0|Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \alu0|Mux65~6 (
// Equation(s):
// \alu0|Mux65~6_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[1])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[2])))))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(id_reg_r1[1]),
	.datac(id_reg_r1[2]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~6 .lut_mask = 16'h88A0;
defparam \alu0|Mux65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \alu0|Mux65~7 (
// Equation(s):
// \alu0|Mux65~7_combout  = (\alu0|Mux65~6_combout ) # ((!\ex_wire_alu_in2[1]~5_combout  & \alu0|Mux65~2_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux65~6_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux65~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~7 .lut_mask = 16'hCFCC;
defparam \alu0|Mux65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \alu0|Mux67~1 (
// Equation(s):
// \alu0|Mux67~1_combout  = (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux67~0_combout ) # ((!\ex_wire_alu_in2[2]~6_combout  & \alu0|Mux65~7_combout ))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux67~0_combout ),
	.datad(\alu0|Mux65~7_combout ),
	.cin(gnd),
	.combout(\alu0|Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux67~1 .lut_mask = 16'h5150;
defparam \alu0|Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \alu0|Mux65~21 (
// Equation(s):
// \alu0|Mux65~21_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~16_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~20_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux65~20_combout ),
	.datad(\alu0|Mux65~16_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~21 .lut_mask = 16'hFC30;
defparam \alu0|Mux65~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \alu0|Mux65~25 (
// Equation(s):
// \alu0|Mux65~25_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[19])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[20])))

	.dataa(id_reg_r1[19]),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[0]~0_combout ),
	.datad(id_reg_r1[20]),
	.cin(gnd),
	.combout(\alu0|Mux65~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~25 .lut_mask = 16'hAFA0;
defparam \alu0|Mux65~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \alu0|Mux65~26 (
// Equation(s):
// \alu0|Mux65~26_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~22_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~25_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux65~25_combout ),
	.datad(\alu0|Mux65~22_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~26 .lut_mask = 16'hFC30;
defparam \alu0|Mux65~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \alu0|Mux67~6 (
// Equation(s):
// \alu0|Mux67~6_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~21_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~26_combout )))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux65~21_combout ),
	.datad(\alu0|Mux65~26_combout ),
	.cin(gnd),
	.combout(\alu0|Mux67~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux67~6 .lut_mask = 16'hF5A0;
defparam \alu0|Mux67~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \alu0|res[20]~127 (
// Equation(s):
// \alu0|res[20]~127_combout  = (\alu0|Mux176~0_combout  & (((\alu0|Mux67~6_combout  & !\ex_alu_res[23]~32_combout )))) # (!\alu0|Mux176~0_combout  & ((\alu0|Mux67~1_combout ) # ((\ex_alu_res[23]~32_combout ))))

	.dataa(\alu0|Mux67~1_combout ),
	.datab(\alu0|Mux176~0_combout ),
	.datac(\alu0|Mux67~6_combout ),
	.datad(\ex_alu_res[23]~32_combout ),
	.cin(gnd),
	.combout(\alu0|res[20]~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[20]~127 .lut_mask = 16'h33E2;
defparam \alu0|res[20]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \alu0|Mux120~22 (
// Equation(s):
// \alu0|Mux120~22_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[25]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[24]))

	.dataa(gnd),
	.datab(id_reg_r1[24]),
	.datac(id_reg_r1[25]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~22 .lut_mask = 16'hF0CC;
defparam \alu0|Mux120~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \alu0|Mux120~21 (
// Equation(s):
// \alu0|Mux120~21_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[27])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[26])))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(id_reg_r1[27]),
	.datad(id_reg_r1[26]),
	.cin(gnd),
	.combout(\alu0|Mux120~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~21 .lut_mask = 16'hF3C0;
defparam \alu0|Mux120~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \alu0|Mux120~23 (
// Equation(s):
// \alu0|Mux120~23_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~21_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~22_combout ))

	.dataa(\alu0|Mux120~22_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~21_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~23 .lut_mask = 16'hFA0A;
defparam \alu0|Mux120~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \alu0|Mux120~36 (
// Equation(s):
// \alu0|Mux120~36_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[23])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[22])))

	.dataa(id_reg_r1[23]),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[0]~0_combout ),
	.datad(id_reg_r1[22]),
	.cin(gnd),
	.combout(\alu0|Mux120~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~36 .lut_mask = 16'hAFA0;
defparam \alu0|Mux120~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \alu0|Mux120~37 (
// Equation(s):
// \alu0|Mux120~37_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[21])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[20])))

	.dataa(gnd),
	.datab(id_reg_r1[21]),
	.datac(id_reg_r1[20]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~37 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \alu0|Mux120~38 (
// Equation(s):
// \alu0|Mux120~38_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~36_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~37_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux120~36_combout ),
	.datad(\alu0|Mux120~37_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~38 .lut_mask = 16'hF3C0;
defparam \alu0|Mux120~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \alu0|Mux120~90 (
// Equation(s):
// \alu0|Mux120~90_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~23_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~38_combout )))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~23_combout ),
	.datad(\alu0|Mux120~38_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~90 .lut_mask = 16'hF5A0;
defparam \alu0|Mux120~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \alu0|Mux120~19 (
// Equation(s):
// \alu0|Mux120~19_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[29]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[28]))

	.dataa(id_reg_r1[28]),
	.datab(gnd),
	.datac(id_reg_r1[29]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~19 .lut_mask = 16'hF0AA;
defparam \alu0|Mux120~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \alu0|Mux120~18 (
// Equation(s):
// \alu0|Mux120~18_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[31])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[30])))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(id_reg_r1[31]),
	.datad(id_reg_r1[30]),
	.cin(gnd),
	.combout(\alu0|Mux120~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~18 .lut_mask = 16'hF3C0;
defparam \alu0|Mux120~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \alu0|Mux120~20 (
// Equation(s):
// \alu0|Mux120~20_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~18_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~19_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux120~19_combout ),
	.datad(\alu0|Mux120~18_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~20 .lut_mask = 16'hFC30;
defparam \alu0|Mux120~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \alu0|Mux120~89 (
// Equation(s):
// \alu0|Mux120~89_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\ex_wire_alu_in2[2]~6_combout  & ((\alu0|srxisig~0_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~20_combout ))))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\alu0|Mux120~20_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\ex_wire_alu_in2[3]~7_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~89 .lut_mask = 16'hE400;
defparam \alu0|Mux120~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \alu0|Mux120~91 (
// Equation(s):
// \alu0|Mux120~91_combout  = (\alu0|Mux120~89_combout ) # ((!\ex_wire_alu_in2[3]~7_combout  & \alu0|Mux120~90_combout ))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~90_combout ),
	.datad(\alu0|Mux120~89_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~91 .lut_mask = 16'hFF50;
defparam \alu0|Mux120~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \alu0|Mux65~9 (
// Equation(s):
// \alu0|Mux65~9_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~3_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~8_combout )))

	.dataa(\alu0|Mux65~3_combout ),
	.datab(gnd),
	.datac(\alu0|Mux65~8_combout ),
	.datad(\ex_wire_alu_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~9 .lut_mask = 16'hAAF0;
defparam \alu0|Mux65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \alu0|Mux65~14 (
// Equation(s):
// \alu0|Mux65~14_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~10_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~13_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux65~13_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux65~10_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~14 .lut_mask = 16'hFC0C;
defparam \alu0|Mux65~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \alu0|Mux67~4 (
// Equation(s):
// \alu0|Mux67~4_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~9_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~14_combout )))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux65~9_combout ),
	.datad(\alu0|Mux65~14_combout ),
	.cin(gnd),
	.combout(\alu0|Mux67~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux67~4 .lut_mask = 16'hF5A0;
defparam \alu0|Mux67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \alu0|res[20]~128 (
// Equation(s):
// \alu0|res[20]~128_combout  = (\alu0|res[20]~127_combout  & (((\alu0|Mux120~91_combout )) # (!\ex_alu_res[23]~32_combout ))) # (!\alu0|res[20]~127_combout  & (\ex_alu_res[23]~32_combout  & ((\alu0|Mux67~4_combout ))))

	.dataa(\alu0|res[20]~127_combout ),
	.datab(\ex_alu_res[23]~32_combout ),
	.datac(\alu0|Mux120~91_combout ),
	.datad(\alu0|Mux67~4_combout ),
	.cin(gnd),
	.combout(\alu0|res[20]~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[20]~128 .lut_mask = 16'hE6A2;
defparam \alu0|res[20]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \alu0|res[20]~210 (
// Equation(s):
// \alu0|res[20]~210_combout  = (id_reg_r1[20] & ((\ex_wire_alu_in2[20]~19_combout  $ (!\ex_alu_res[7]~16_combout )) # (!\ex_alu_res[7]~17_combout ))) # (!id_reg_r1[20] & ((\ex_wire_alu_in2[20]~19_combout ) # ((!\ex_alu_res[7]~17_combout  & 
// !\ex_alu_res[7]~16_combout ))))

	.dataa(id_reg_r1[20]),
	.datab(\ex_wire_alu_in2[20]~19_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[20]~210_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[20]~210 .lut_mask = 16'hCE6F;
defparam \alu0|res[20]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \alu0|res[20]~211 (
// Equation(s):
// \alu0|res[20]~211_combout  = (\alu0|res[20]~210_combout  & ((\ex_alu_res[7]~16_combout ) # ((\alu0|Add1~40_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\alu0|Add1~40_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\alu0|res[20]~210_combout ),
	.cin(gnd),
	.combout(\alu0|res[20]~211_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[20]~211 .lut_mask = 16'hFE00;
defparam \alu0|res[20]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \alu0|res[20]~129 (
// Equation(s):
// \alu0|res[20]~129_combout  = (\ex_alu_res[7]~33_combout  & ((\ex_alu_res[23]~31_combout ) # ((\alu0|res[20]~128_combout )))) # (!\ex_alu_res[7]~33_combout  & (!\ex_alu_res[23]~31_combout  & ((\alu0|res[20]~211_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|res[20]~128_combout ),
	.datad(\alu0|res[20]~211_combout ),
	.cin(gnd),
	.combout(\alu0|res[20]~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[20]~129 .lut_mask = 16'hB9A8;
defparam \alu0|res[20]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \alu0|res[20]~130 (
// Equation(s):
// \alu0|res[20]~130_combout  = (\ex_alu_res[23]~31_combout  & ((\alu0|res[20]~129_combout  & ((\alu0|srxisig~0_combout ))) # (!\alu0|res[20]~129_combout  & (\alu0|Ires[0][20]~40_combout )))) # (!\ex_alu_res[23]~31_combout  & (((\alu0|res[20]~129_combout 
// ))))

	.dataa(\alu0|Ires[0][20]~40_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|res[20]~129_combout ),
	.cin(gnd),
	.combout(\alu0|res[20]~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[20]~130 .lut_mask = 16'hF388;
defparam \alu0|res[20]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \alu0|res[20]~197 (
// Equation(s):
// \alu0|res[20]~197_combout  = (\alu0|res[20]~130_combout  & ((\ex_alu_res[7]~33_combout ) # ((\ex_alu_res[23]~31_combout ) # (\ex_alu_res[7]~20_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\ex_alu_res[7]~20_combout ),
	.datad(\alu0|res[20]~130_combout ),
	.cin(gnd),
	.combout(\alu0|res[20]~197_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[20]~197 .lut_mask = 16'hFE00;
defparam \alu0|res[20]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \ex_alu_res[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[20]~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[20] .is_wysiwyg = "true";
defparam \ex_alu_res[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \alu0|res[22]~206 (
// Equation(s):
// \alu0|res[22]~206_combout  = (id_reg_r1[22] & ((\ex_wire_alu_in2[22]~17_combout  $ (!\ex_alu_res[7]~16_combout )) # (!\ex_alu_res[7]~17_combout ))) # (!id_reg_r1[22] & ((\ex_wire_alu_in2[22]~17_combout ) # ((!\ex_alu_res[7]~17_combout  & 
// !\ex_alu_res[7]~16_combout ))))

	.dataa(id_reg_r1[22]),
	.datab(\ex_wire_alu_in2[22]~17_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[22]~206 .lut_mask = 16'hCE6F;
defparam \alu0|res[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \alu0|res[22]~207 (
// Equation(s):
// \alu0|res[22]~207_combout  = (\alu0|res[22]~206_combout  & ((\alu0|Add1~44_combout ) # ((\ex_alu_res[7]~17_combout ) # (\ex_alu_res[7]~16_combout ))))

	.dataa(\alu0|Add1~44_combout ),
	.datab(\alu0|res[22]~206_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[22]~207 .lut_mask = 16'hCCC8;
defparam \alu0|res[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \alu0|Mux65~5 (
// Equation(s):
// \alu0|Mux65~5_combout  = (!\ex_wire_alu_in2[3]~7_combout  & ((\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~1_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~4_combout ))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\alu0|Mux65~4_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux65~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~5 .lut_mask = 16'h5404;
defparam \alu0|Mux65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \alu0|Mux65~27 (
// Equation(s):
// \alu0|Mux65~27_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[21])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[22])))

	.dataa(gnd),
	.datab(id_reg_r1[21]),
	.datac(\ex_wire_alu_in2[0]~0_combout ),
	.datad(id_reg_r1[22]),
	.cin(gnd),
	.combout(\alu0|Mux65~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~27 .lut_mask = 16'hCFC0;
defparam \alu0|Mux65~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \alu0|Mux65~28 (
// Equation(s):
// \alu0|Mux65~28_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~25_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~27_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux65~27_combout ),
	.datac(\alu0|Mux65~25_combout ),
	.datad(\ex_wire_alu_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~28 .lut_mask = 16'hF0CC;
defparam \alu0|Mux65~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \alu0|Mux65~29 (
// Equation(s):
// \alu0|Mux65~29_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~23_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~28_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux65~28_combout ),
	.datad(\alu0|Mux65~23_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~29 .lut_mask = 16'hFA50;
defparam \alu0|Mux65~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \alu0|res[22]~135 (
// Equation(s):
// \alu0|res[22]~135_combout  = (\alu0|Mux176~0_combout  & (((\alu0|Mux65~29_combout  & !\ex_alu_res[23]~32_combout )))) # (!\alu0|Mux176~0_combout  & ((\alu0|Mux65~5_combout ) # ((\ex_alu_res[23]~32_combout ))))

	.dataa(\alu0|Mux65~5_combout ),
	.datab(\alu0|Mux65~29_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\ex_alu_res[23]~32_combout ),
	.cin(gnd),
	.combout(\alu0|res[22]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[22]~135 .lut_mask = 16'h0FCA;
defparam \alu0|res[22]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \alu0|Mux65~18 (
// Equation(s):
// \alu0|Mux65~18_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~11_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~17_combout )))

	.dataa(gnd),
	.datab(\alu0|Mux65~11_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux65~17_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~18 .lut_mask = 16'hCFC0;
defparam \alu0|Mux65~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \alu0|Mux120~76 (
// Equation(s):
// \alu0|Mux120~76_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~22_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~36_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux120~22_combout ),
	.datad(\alu0|Mux120~36_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~76 .lut_mask = 16'hF3C0;
defparam \alu0|Mux120~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \alu0|Mux120~75 (
// Equation(s):
// \alu0|Mux120~75_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~19_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~21_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux120~19_combout ),
	.datad(\alu0|Mux120~21_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~75 .lut_mask = 16'hF3C0;
defparam \alu0|Mux120~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \alu0|Mux120~77 (
// Equation(s):
// \alu0|Mux120~77_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~75_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~76_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux120~76_combout ),
	.datad(\alu0|Mux120~75_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~77 .lut_mask = 16'hFC30;
defparam \alu0|Mux120~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \alu0|Mux120~74 (
// Equation(s):
// \alu0|Mux120~74_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux95~0_combout  & ((\alu0|Mux120~18_combout ))) # (!\alu0|Mux95~0_combout  & (\alu0|srxisig~0_combout ))))

	.dataa(\alu0|srxisig~0_combout ),
	.datab(\alu0|Mux120~18_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux95~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~74 .lut_mask = 16'hC0A0;
defparam \alu0|Mux120~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \alu0|Mux120~78 (
// Equation(s):
// \alu0|Mux120~78_combout  = (\alu0|Mux120~74_combout ) # ((!\ex_wire_alu_in2[3]~7_combout  & \alu0|Mux120~77_combout ))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~77_combout ),
	.datad(\alu0|Mux120~74_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~78 .lut_mask = 16'hFF50;
defparam \alu0|Mux120~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \alu0|res[22]~136 (
// Equation(s):
// \alu0|res[22]~136_combout  = (\alu0|res[22]~135_combout  & (((\alu0|Mux120~78_combout )) # (!\ex_alu_res[23]~32_combout ))) # (!\alu0|res[22]~135_combout  & (\ex_alu_res[23]~32_combout  & (\alu0|Mux65~18_combout )))

	.dataa(\alu0|res[22]~135_combout ),
	.datab(\ex_alu_res[23]~32_combout ),
	.datac(\alu0|Mux65~18_combout ),
	.datad(\alu0|Mux120~78_combout ),
	.cin(gnd),
	.combout(\alu0|res[22]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[22]~136 .lut_mask = 16'hEA62;
defparam \alu0|res[22]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \alu0|res[22]~137 (
// Equation(s):
// \alu0|res[22]~137_combout  = (\ex_alu_res[7]~33_combout  & ((\ex_alu_res[23]~31_combout ) # ((\alu0|res[22]~136_combout )))) # (!\ex_alu_res[7]~33_combout  & (!\ex_alu_res[23]~31_combout  & (\alu0|res[22]~207_combout )))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|res[22]~207_combout ),
	.datad(\alu0|res[22]~136_combout ),
	.cin(gnd),
	.combout(\alu0|res[22]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[22]~137 .lut_mask = 16'hBA98;
defparam \alu0|res[22]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \alu0|res[22]~138 (
// Equation(s):
// \alu0|res[22]~138_combout  = (\ex_alu_res[23]~31_combout  & ((\alu0|res[22]~137_combout  & ((\alu0|srxisig~0_combout ))) # (!\alu0|res[22]~137_combout  & (\alu0|Ires[0][22]~44_combout )))) # (!\ex_alu_res[23]~31_combout  & (((\alu0|res[22]~137_combout 
// ))))

	.dataa(\alu0|Ires[0][22]~44_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|res[22]~137_combout ),
	.cin(gnd),
	.combout(\alu0|res[22]~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[22]~138 .lut_mask = 16'hF388;
defparam \alu0|res[22]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \alu0|res[22]~199 (
// Equation(s):
// \alu0|res[22]~199_combout  = (\alu0|res[22]~138_combout  & ((\ex_alu_res[7]~33_combout ) # ((\ex_alu_res[23]~31_combout ) # (\ex_alu_res[7]~20_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\ex_alu_res[7]~20_combout ),
	.datad(\alu0|res[22]~138_combout ),
	.cin(gnd),
	.combout(\alu0|res[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[22]~199 .lut_mask = 16'hFE00;
defparam \alu0|res[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \ex_alu_res[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[22]~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[22] .is_wysiwyg = "true";
defparam \ex_alu_res[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \mem_wire_pc_new~1 (
// Equation(s):
// \mem_wire_pc_new~1_combout  = (!ex_alu_res[19] & (!ex_alu_res[20] & (!ex_alu_res[21] & !ex_alu_res[22])))

	.dataa(ex_alu_res[19]),
	.datab(ex_alu_res[20]),
	.datac(ex_alu_res[21]),
	.datad(ex_alu_res[22]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~1 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \alu0|Ires[0][3]~6 (
// Equation(s):
// \alu0|Ires[0][3]~6_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((id_reg_r1[3] & (\alu0|Ires[0][2]~5  & VCC)) # (!id_reg_r1[3] & (!\alu0|Ires[0][2]~5 )))) # (!\ex_wire_alu_in2[3]~7_combout  & ((id_reg_r1[3] & (!\alu0|Ires[0][2]~5 )) # (!id_reg_r1[3] & 
// ((\alu0|Ires[0][2]~5 ) # (GND)))))
// \alu0|Ires[0][3]~7  = CARRY((\ex_wire_alu_in2[3]~7_combout  & (!id_reg_r1[3] & !\alu0|Ires[0][2]~5 )) # (!\ex_wire_alu_in2[3]~7_combout  & ((!\alu0|Ires[0][2]~5 ) # (!id_reg_r1[3]))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(id_reg_r1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][2]~5 ),
	.combout(\alu0|Ires[0][3]~6_combout ),
	.cout(\alu0|Ires[0][3]~7 ));
// synopsys translate_off
defparam \alu0|Ires[0][3]~6 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \alu0|Ires[0][4]~8 (
// Equation(s):
// \alu0|Ires[0][4]~8_combout  = ((id_reg_r1[4] $ (\ex_wire_alu_in2[4]~4_combout  $ (!\alu0|Ires[0][3]~7 )))) # (GND)
// \alu0|Ires[0][4]~9  = CARRY((id_reg_r1[4] & ((\ex_wire_alu_in2[4]~4_combout ) # (!\alu0|Ires[0][3]~7 ))) # (!id_reg_r1[4] & (\ex_wire_alu_in2[4]~4_combout  & !\alu0|Ires[0][3]~7 )))

	.dataa(id_reg_r1[4]),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][3]~7 ),
	.combout(\alu0|Ires[0][4]~8_combout ),
	.cout(\alu0|Ires[0][4]~9 ));
// synopsys translate_off
defparam \alu0|Ires[0][4]~8 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \alu0|Ires[0][5]~10 (
// Equation(s):
// \alu0|Ires[0][5]~10_combout  = (id_reg_r1[5] & ((\ex_wire_alu_in2[5]~1_combout  & (\alu0|Ires[0][4]~9  & VCC)) # (!\ex_wire_alu_in2[5]~1_combout  & (!\alu0|Ires[0][4]~9 )))) # (!id_reg_r1[5] & ((\ex_wire_alu_in2[5]~1_combout  & (!\alu0|Ires[0][4]~9 )) # 
// (!\ex_wire_alu_in2[5]~1_combout  & ((\alu0|Ires[0][4]~9 ) # (GND)))))
// \alu0|Ires[0][5]~11  = CARRY((id_reg_r1[5] & (!\ex_wire_alu_in2[5]~1_combout  & !\alu0|Ires[0][4]~9 )) # (!id_reg_r1[5] & ((!\alu0|Ires[0][4]~9 ) # (!\ex_wire_alu_in2[5]~1_combout ))))

	.dataa(id_reg_r1[5]),
	.datab(\ex_wire_alu_in2[5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][4]~9 ),
	.combout(\alu0|Ires[0][5]~10_combout ),
	.cout(\alu0|Ires[0][5]~11 ));
// synopsys translate_off
defparam \alu0|Ires[0][5]~10 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \alu0|Ires[0][6]~12 (
// Equation(s):
// \alu0|Ires[0][6]~12_combout  = ((id_reg_r1[6] $ (\ex_wire_alu_in2[6]~2_combout  $ (!\alu0|Ires[0][5]~11 )))) # (GND)
// \alu0|Ires[0][6]~13  = CARRY((id_reg_r1[6] & ((\ex_wire_alu_in2[6]~2_combout ) # (!\alu0|Ires[0][5]~11 ))) # (!id_reg_r1[6] & (\ex_wire_alu_in2[6]~2_combout  & !\alu0|Ires[0][5]~11 )))

	.dataa(id_reg_r1[6]),
	.datab(\ex_wire_alu_in2[6]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][5]~11 ),
	.combout(\alu0|Ires[0][6]~12_combout ),
	.cout(\alu0|Ires[0][6]~13 ));
// synopsys translate_off
defparam \alu0|Ires[0][6]~12 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \alu0|Ires[0][7]~14 (
// Equation(s):
// \alu0|Ires[0][7]~14_combout  = (\ex_wire_alu_in2[7]~3_combout  & ((id_reg_r1[7] & (\alu0|Ires[0][6]~13  & VCC)) # (!id_reg_r1[7] & (!\alu0|Ires[0][6]~13 )))) # (!\ex_wire_alu_in2[7]~3_combout  & ((id_reg_r1[7] & (!\alu0|Ires[0][6]~13 )) # (!id_reg_r1[7] & 
// ((\alu0|Ires[0][6]~13 ) # (GND)))))
// \alu0|Ires[0][7]~15  = CARRY((\ex_wire_alu_in2[7]~3_combout  & (!id_reg_r1[7] & !\alu0|Ires[0][6]~13 )) # (!\ex_wire_alu_in2[7]~3_combout  & ((!\alu0|Ires[0][6]~13 ) # (!id_reg_r1[7]))))

	.dataa(\ex_wire_alu_in2[7]~3_combout ),
	.datab(id_reg_r1[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][6]~13 ),
	.combout(\alu0|Ires[0][7]~14_combout ),
	.cout(\alu0|Ires[0][7]~15 ));
// synopsys translate_off
defparam \alu0|Ires[0][7]~14 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \alu0|Ires[0][8]~16 (
// Equation(s):
// \alu0|Ires[0][8]~16_combout  = ((id_reg_r1[8] $ (\ex_wire_alu_in2[8]~31_combout  $ (!\alu0|Ires[0][7]~15 )))) # (GND)
// \alu0|Ires[0][8]~17  = CARRY((id_reg_r1[8] & ((\ex_wire_alu_in2[8]~31_combout ) # (!\alu0|Ires[0][7]~15 ))) # (!id_reg_r1[8] & (\ex_wire_alu_in2[8]~31_combout  & !\alu0|Ires[0][7]~15 )))

	.dataa(id_reg_r1[8]),
	.datab(\ex_wire_alu_in2[8]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][7]~15 ),
	.combout(\alu0|Ires[0][8]~16_combout ),
	.cout(\alu0|Ires[0][8]~17 ));
// synopsys translate_off
defparam \alu0|Ires[0][8]~16 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \alu0|Ires[0][9]~18 (
// Equation(s):
// \alu0|Ires[0][9]~18_combout  = (\ex_wire_alu_in2[9]~30_combout  & ((id_reg_r1[9] & (\alu0|Ires[0][8]~17  & VCC)) # (!id_reg_r1[9] & (!\alu0|Ires[0][8]~17 )))) # (!\ex_wire_alu_in2[9]~30_combout  & ((id_reg_r1[9] & (!\alu0|Ires[0][8]~17 )) # (!id_reg_r1[9] 
// & ((\alu0|Ires[0][8]~17 ) # (GND)))))
// \alu0|Ires[0][9]~19  = CARRY((\ex_wire_alu_in2[9]~30_combout  & (!id_reg_r1[9] & !\alu0|Ires[0][8]~17 )) # (!\ex_wire_alu_in2[9]~30_combout  & ((!\alu0|Ires[0][8]~17 ) # (!id_reg_r1[9]))))

	.dataa(\ex_wire_alu_in2[9]~30_combout ),
	.datab(id_reg_r1[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][8]~17 ),
	.combout(\alu0|Ires[0][9]~18_combout ),
	.cout(\alu0|Ires[0][9]~19 ));
// synopsys translate_off
defparam \alu0|Ires[0][9]~18 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \alu0|res[9]~79 (
// Equation(s):
// \alu0|res[9]~79_combout  = (\ex_alu_res[7]~12_combout  & (!\ex_alu_res[11]~30_combout  & (\ex_wire_alu_in2[4]~4_combout ))) # (!\ex_alu_res[7]~12_combout  & (((!\ex_alu_res[7]~20_combout ))))

	.dataa(\ex_alu_res[7]~12_combout ),
	.datab(\ex_alu_res[11]~30_combout ),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\ex_alu_res[7]~20_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~79 .lut_mask = 16'h2075;
defparam \alu0|res[9]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \alu0|res[9]~80 (
// Equation(s):
// \alu0|res[9]~80_combout  = (\ex_alu_res[23]~28_combout ) # (\alu0|res[9]~79_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\alu0|res[9]~79_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~80 .lut_mask = 16'hFFF0;
defparam \alu0|res[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \alu0|Mux120~48 (
// Equation(s):
// \alu0|Mux120~48_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[18])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[17])))

	.dataa(gnd),
	.datab(id_reg_r1[18]),
	.datac(id_reg_r1[17]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~48 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \alu0|Mux120~49 (
// Equation(s):
// \alu0|Mux120~49_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~47_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~48_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux120~48_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~47_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~49 .lut_mask = 16'hEE44;
defparam \alu0|Mux120~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \alu0|Mux120~93 (
// Equation(s):
// \alu0|Mux120~93_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~66_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~49_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~49_combout ),
	.datad(\alu0|Mux120~66_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~93 .lut_mask = 16'hFA50;
defparam \alu0|Mux120~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \alu0|Mux120~50 (
// Equation(s):
// \alu0|Mux120~50_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[16])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[15])))

	.dataa(id_reg_r1[16]),
	.datab(gnd),
	.datac(id_reg_r1[15]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~50 .lut_mask = 16'hAAF0;
defparam \alu0|Mux120~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \alu0|Mux120~51 (
// Equation(s):
// \alu0|Mux120~51_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[14])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[13])))

	.dataa(gnd),
	.datab(id_reg_r1[14]),
	.datac(id_reg_r1[13]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~51 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \alu0|Mux120~52 (
// Equation(s):
// \alu0|Mux120~52_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~50_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~51_combout )))

	.dataa(gnd),
	.datab(\alu0|Mux120~50_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~51_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~52 .lut_mask = 16'hCFC0;
defparam \alu0|Mux120~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \alu0|Mux120~45 (
// Equation(s):
// \alu0|Mux120~45_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[10])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[9])))

	.dataa(gnd),
	.datab(id_reg_r1[10]),
	.datac(id_reg_r1[9]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~45 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \alu0|Mux120~44 (
// Equation(s):
// \alu0|Mux120~44_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[12])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[11])))

	.dataa(gnd),
	.datab(id_reg_r1[12]),
	.datac(id_reg_r1[11]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~44 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \alu0|Mux120~46 (
// Equation(s):
// \alu0|Mux120~46_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~44_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~45_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux120~45_combout ),
	.datad(\alu0|Mux120~44_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~46 .lut_mask = 16'hFC30;
defparam \alu0|Mux120~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \alu0|Mux120~95 (
// Equation(s):
// \alu0|Mux120~95_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~52_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~46_combout )))

	.dataa(\alu0|Mux120~52_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~46_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~95 .lut_mask = 16'hBB88;
defparam \alu0|Mux120~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \alu0|res[9]~77 (
// Equation(s):
// \alu0|res[9]~77_combout  = (\ex_alu_res[11]~30_combout  & ((\alu0|Mux120~93_combout ) # ((\ex_alu_res[11]~29_combout )))) # (!\ex_alu_res[11]~30_combout  & (((!\ex_alu_res[11]~29_combout  & \alu0|Mux120~95_combout ))))

	.dataa(\ex_alu_res[11]~30_combout ),
	.datab(\alu0|Mux120~93_combout ),
	.datac(\ex_alu_res[11]~29_combout ),
	.datad(\alu0|Mux120~95_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~77 .lut_mask = 16'hADA8;
defparam \alu0|res[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \alu0|res[9]~78 (
// Equation(s):
// \alu0|res[9]~78_combout  = (\alu0|res[9]~77_combout  & (((\alu0|Mux120~115_combout ) # (!\ex_alu_res[11]~29_combout )))) # (!\alu0|res[9]~77_combout  & (\alu0|Mux70~2_combout  & (\ex_alu_res[11]~29_combout )))

	.dataa(\alu0|Mux70~2_combout ),
	.datab(\alu0|res[9]~77_combout ),
	.datac(\ex_alu_res[11]~29_combout ),
	.datad(\alu0|Mux120~115_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~78 .lut_mask = 16'hEC2C;
defparam \alu0|res[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \alu0|res[9]~224 (
// Equation(s):
// \alu0|res[9]~224_combout  = (\ex_alu_res[7]~17_combout  & (\ex_wire_alu_in2[9]~30_combout  $ (((id_reg_r1[9] & !\ex_alu_res[7]~16_combout ))))) # (!\ex_alu_res[7]~17_combout  & ((\ex_wire_alu_in2[9]~30_combout ) # ((id_reg_r1[9]) # 
// (!\ex_alu_res[7]~16_combout ))))

	.dataa(\ex_wire_alu_in2[9]~30_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(id_reg_r1[9]),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~224_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~224 .lut_mask = 16'hBA7B;
defparam \alu0|res[9]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \alu0|res[9]~225 (
// Equation(s):
// \alu0|res[9]~225_combout  = (\alu0|res[9]~224_combout  & ((\alu0|Add1~18_combout ) # ((\ex_alu_res[7]~16_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\alu0|Add1~18_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\alu0|res[9]~224_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~225 .lut_mask = 16'hF0E0;
defparam \alu0|res[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \alu0|res[9]~81 (
// Equation(s):
// \alu0|res[9]~81_combout  = (!\alu0|res[9]~80_combout  & ((\ex_alu_res[7]~12_combout  & (\alu0|res[9]~78_combout )) # (!\ex_alu_res[7]~12_combout  & ((\alu0|res[9]~225_combout )))))

	.dataa(\ex_alu_res[7]~12_combout ),
	.datab(\alu0|res[9]~80_combout ),
	.datac(\alu0|res[9]~78_combout ),
	.datad(\alu0|res[9]~225_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~81 .lut_mask = 16'h3120;
defparam \alu0|res[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \alu0|res[9]~82 (
// Equation(s):
// \alu0|res[9]~82_combout  = (\alu0|res[9]~81_combout ) # ((\alu0|Ires[0][9]~18_combout  & \ex_alu_res[23]~28_combout ))

	.dataa(gnd),
	.datab(\alu0|Ires[0][9]~18_combout ),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\alu0|res[9]~81_combout ),
	.cin(gnd),
	.combout(\alu0|res[9]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[9]~82 .lut_mask = 16'hFFC0;
defparam \alu0|res[9]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \ex_alu_res[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[9]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[9] .is_wysiwyg = "true";
defparam \ex_alu_res[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \alu0|Ires[0][10]~20 (
// Equation(s):
// \alu0|Ires[0][10]~20_combout  = ((id_reg_r1[10] $ (\ex_wire_alu_in2[10]~29_combout  $ (!\alu0|Ires[0][9]~19 )))) # (GND)
// \alu0|Ires[0][10]~21  = CARRY((id_reg_r1[10] & ((\ex_wire_alu_in2[10]~29_combout ) # (!\alu0|Ires[0][9]~19 ))) # (!id_reg_r1[10] & (\ex_wire_alu_in2[10]~29_combout  & !\alu0|Ires[0][9]~19 )))

	.dataa(id_reg_r1[10]),
	.datab(\ex_wire_alu_in2[10]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][9]~19 ),
	.combout(\alu0|Ires[0][10]~20_combout ),
	.cout(\alu0|Ires[0][10]~21 ));
// synopsys translate_off
defparam \alu0|Ires[0][10]~20 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \alu0|res[10]~222 (
// Equation(s):
// \alu0|res[10]~222_combout  = (\ex_alu_res[7]~17_combout  & (\ex_wire_alu_in2[10]~29_combout  $ (((id_reg_r1[10] & !\ex_alu_res[7]~16_combout ))))) # (!\ex_alu_res[7]~17_combout  & ((\ex_wire_alu_in2[10]~29_combout ) # ((id_reg_r1[10]) # 
// (!\ex_alu_res[7]~16_combout ))))

	.dataa(\ex_wire_alu_in2[10]~29_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(id_reg_r1[10]),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[10]~222_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[10]~222 .lut_mask = 16'hBA7B;
defparam \alu0|res[10]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \alu0|res[10]~223 (
// Equation(s):
// \alu0|res[10]~223_combout  = (\alu0|res[10]~222_combout  & ((\ex_alu_res[7]~16_combout ) # ((\alu0|Add1~20_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\alu0|Add1~20_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\alu0|res[10]~222_combout ),
	.cin(gnd),
	.combout(\alu0|res[10]~223_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[10]~223 .lut_mask = 16'hFE00;
defparam \alu0|res[10]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \alu0|Mux120~99 (
// Equation(s):
// \alu0|Mux120~99_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\ex_wire_alu_in2[1]~5_combout  & (\alu0|srxisig~0_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~18_combout )))))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|Mux120~18_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~99 .lut_mask = 16'hA280;
defparam \alu0|Mux120~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \alu0|Mux120~100 (
// Equation(s):
// \alu0|Mux120~100_combout  = (\alu0|Mux120~99_combout ) # ((!\ex_wire_alu_in2[2]~6_combout  & \alu0|Mux120~75_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~75_combout ),
	.datad(\alu0|Mux120~99_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~100 .lut_mask = 16'hFF50;
defparam \alu0|Mux120~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \alu0|Mux120~116 (
// Equation(s):
// \alu0|Mux120~116_combout  = (\ex_wire_alu_in2[3]~7_combout  & (id_reg_r1[31] & (id_inst[30]))) # (!\ex_wire_alu_in2[3]~7_combout  & (((\alu0|Mux120~100_combout ))))

	.dataa(id_reg_r1[31]),
	.datab(id_inst[30]),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~100_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~116 .lut_mask = 16'h8F80;
defparam \alu0|Mux120~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \alu0|Mux120~25 (
// Equation(s):
// \alu0|Mux120~25_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[15])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[14])))

	.dataa(id_reg_r1[15]),
	.datab(id_reg_r1[14]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~25 .lut_mask = 16'hAACC;
defparam \alu0|Mux120~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \alu0|Mux120~40 (
// Equation(s):
// \alu0|Mux120~40_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[17])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[16])))

	.dataa(gnd),
	.datab(id_reg_r1[17]),
	.datac(id_reg_r1[16]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~40 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \alu0|Mux120~70 (
// Equation(s):
// \alu0|Mux120~70_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~40_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~25_combout ))

	.dataa(\alu0|Mux120~25_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~40_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~70 .lut_mask = 16'hFA0A;
defparam \alu0|Mux120~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \alu0|Mux120~26 (
// Equation(s):
// \alu0|Mux120~26_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[13])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[12])))

	.dataa(gnd),
	.datab(id_reg_r1[13]),
	.datac(id_reg_r1[12]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~26 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \alu0|Mux120~28 (
// Equation(s):
// \alu0|Mux120~28_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[11])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[10])))

	.dataa(gnd),
	.datab(id_reg_r1[11]),
	.datac(id_reg_r1[10]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~28 .lut_mask = 16'hCCF0;
defparam \alu0|Mux120~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \alu0|Mux120~72 (
// Equation(s):
// \alu0|Mux120~72_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~26_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~28_combout )))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~26_combout ),
	.datad(\alu0|Mux120~28_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~72 .lut_mask = 16'hF5A0;
defparam \alu0|Mux120~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \alu0|Mux120~103 (
// Equation(s):
// \alu0|Mux120~103_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~70_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~72_combout )))

	.dataa(\alu0|Mux120~70_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux120~72_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~103 .lut_mask = 16'hAFA0;
defparam \alu0|Mux120~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \alu0|Mux69~1 (
// Equation(s):
// \alu0|Mux69~1_combout  = (\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux65~1_combout  & (!\ex_wire_alu_in2[2]~6_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (((\alu0|Mux65~12_combout ))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\alu0|Mux65~1_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux65~12_combout ),
	.cin(gnd),
	.combout(\alu0|Mux69~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux69~1 .lut_mask = 16'h5D08;
defparam \alu0|Mux69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \alu0|res[10]~83 (
// Equation(s):
// \alu0|res[10]~83_combout  = (\ex_alu_res[11]~29_combout  & (((\alu0|Mux69~1_combout ) # (\ex_alu_res[11]~30_combout )))) # (!\ex_alu_res[11]~29_combout  & (\alu0|Mux120~103_combout  & ((!\ex_alu_res[11]~30_combout ))))

	.dataa(\alu0|Mux120~103_combout ),
	.datab(\ex_alu_res[11]~29_combout ),
	.datac(\alu0|Mux69~1_combout ),
	.datad(\ex_alu_res[11]~30_combout ),
	.cin(gnd),
	.combout(\alu0|res[10]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[10]~83 .lut_mask = 16'hCCE2;
defparam \alu0|res[10]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \alu0|res[10]~84 (
// Equation(s):
// \alu0|res[10]~84_combout  = (\alu0|res[10]~83_combout  & (((\alu0|Mux120~116_combout ) # (!\ex_alu_res[11]~30_combout )))) # (!\alu0|res[10]~83_combout  & (\alu0|Mux120~101_combout  & ((\ex_alu_res[11]~30_combout ))))

	.dataa(\alu0|Mux120~101_combout ),
	.datab(\alu0|Mux120~116_combout ),
	.datac(\alu0|res[10]~83_combout ),
	.datad(\ex_alu_res[11]~30_combout ),
	.cin(gnd),
	.combout(\alu0|res[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[10]~84 .lut_mask = 16'hCAF0;
defparam \alu0|res[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \alu0|res[10]~85 (
// Equation(s):
// \alu0|res[10]~85_combout  = (!\alu0|res[9]~80_combout  & ((\ex_alu_res[7]~12_combout  & ((\alu0|res[10]~84_combout ))) # (!\ex_alu_res[7]~12_combout  & (\alu0|res[10]~223_combout ))))

	.dataa(\ex_alu_res[7]~12_combout ),
	.datab(\alu0|res[10]~223_combout ),
	.datac(\alu0|res[10]~84_combout ),
	.datad(\alu0|res[9]~80_combout ),
	.cin(gnd),
	.combout(\alu0|res[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[10]~85 .lut_mask = 16'h00E4;
defparam \alu0|res[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \alu0|res[10]~86 (
// Equation(s):
// \alu0|res[10]~86_combout  = (\alu0|res[10]~85_combout ) # ((\alu0|Ires[0][10]~20_combout  & \ex_alu_res[23]~28_combout ))

	.dataa(\alu0|Ires[0][10]~20_combout ),
	.datab(gnd),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\alu0|res[10]~85_combout ),
	.cin(gnd),
	.combout(\alu0|res[10]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[10]~86 .lut_mask = 16'hFFA0;
defparam \alu0|res[10]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \ex_alu_res[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[10]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[10] .is_wysiwyg = "true";
defparam \ex_alu_res[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \alu0|Ires[0][11]~22 (
// Equation(s):
// \alu0|Ires[0][11]~22_combout  = (\ex_wire_alu_in2[11]~28_combout  & ((id_reg_r1[11] & (\alu0|Ires[0][10]~21  & VCC)) # (!id_reg_r1[11] & (!\alu0|Ires[0][10]~21 )))) # (!\ex_wire_alu_in2[11]~28_combout  & ((id_reg_r1[11] & (!\alu0|Ires[0][10]~21 )) # 
// (!id_reg_r1[11] & ((\alu0|Ires[0][10]~21 ) # (GND)))))
// \alu0|Ires[0][11]~23  = CARRY((\ex_wire_alu_in2[11]~28_combout  & (!id_reg_r1[11] & !\alu0|Ires[0][10]~21 )) # (!\ex_wire_alu_in2[11]~28_combout  & ((!\alu0|Ires[0][10]~21 ) # (!id_reg_r1[11]))))

	.dataa(\ex_wire_alu_in2[11]~28_combout ),
	.datab(id_reg_r1[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][10]~21 ),
	.combout(\alu0|Ires[0][11]~22_combout ),
	.cout(\alu0|Ires[0][11]~23 ));
// synopsys translate_off
defparam \alu0|Ires[0][11]~22 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \alu0|Ires[0][12]~24 (
// Equation(s):
// \alu0|Ires[0][12]~24_combout  = ((id_reg_r1[12] $ (\ex_wire_alu_in2[12]~27_combout  $ (!\alu0|Ires[0][11]~23 )))) # (GND)
// \alu0|Ires[0][12]~25  = CARRY((id_reg_r1[12] & ((\ex_wire_alu_in2[12]~27_combout ) # (!\alu0|Ires[0][11]~23 ))) # (!id_reg_r1[12] & (\ex_wire_alu_in2[12]~27_combout  & !\alu0|Ires[0][11]~23 )))

	.dataa(id_reg_r1[12]),
	.datab(\ex_wire_alu_in2[12]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][11]~23 ),
	.combout(\alu0|Ires[0][12]~24_combout ),
	.cout(\alu0|Ires[0][12]~25 ));
// synopsys translate_off
defparam \alu0|Ires[0][12]~24 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \alu0|Mux120~118 (
// Equation(s):
// \alu0|Mux120~118_combout  = (\ex_alu_res[2]~22_combout  & (id_inst[30] & (id_reg_r1[31]))) # (!\ex_alu_res[2]~22_combout  & (((\alu0|Mux120~20_combout ))))

	.dataa(id_inst[30]),
	.datab(\ex_alu_res[2]~22_combout ),
	.datac(id_reg_r1[31]),
	.datad(\alu0|Mux120~20_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~118 .lut_mask = 16'hB380;
defparam \alu0|Mux120~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \alu0|Mux120~27 (
// Equation(s):
// \alu0|Mux120~27_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~25_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~26_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~26_combout ),
	.datad(\alu0|Mux120~25_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~27 .lut_mask = 16'hFA50;
defparam \alu0|Mux120~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \alu0|Mux120~41 (
// Equation(s):
// \alu0|Mux120~41_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~39_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~40_combout )))

	.dataa(\alu0|Mux120~39_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~40_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~41 .lut_mask = 16'hAFA0;
defparam \alu0|Mux120~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \alu0|Mux120~88 (
// Equation(s):
// \alu0|Mux120~88_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~41_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~27_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~27_combout ),
	.datad(\alu0|Mux120~41_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~88 .lut_mask = 16'hFA50;
defparam \alu0|Mux120~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \alu0|Mux67~3 (
// Equation(s):
// \alu0|Mux67~3_combout  = (\alu0|Mux67~0_combout ) # ((!\ex_wire_alu_in2[2]~6_combout  & \alu0|Mux65~7_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux67~0_combout ),
	.datad(\alu0|Mux65~7_combout ),
	.cin(gnd),
	.combout(\alu0|Mux67~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux67~3 .lut_mask = 16'hF5F0;
defparam \alu0|Mux67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \alu0|Mux67~5 (
// Equation(s):
// \alu0|Mux67~5_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux67~3_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux67~4_combout ))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\alu0|Mux67~4_combout ),
	.datac(gnd),
	.datad(\alu0|Mux67~3_combout ),
	.cin(gnd),
	.combout(\alu0|Mux67~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux67~5 .lut_mask = 16'hEE44;
defparam \alu0|Mux67~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \alu0|res[12]~93 (
// Equation(s):
// \alu0|res[12]~93_combout  = (\ex_alu_res[11]~30_combout  & (((\ex_alu_res[11]~29_combout )))) # (!\ex_alu_res[11]~30_combout  & ((\ex_alu_res[11]~29_combout  & ((\alu0|Mux67~5_combout ))) # (!\ex_alu_res[11]~29_combout  & (\alu0|Mux120~88_combout ))))

	.dataa(\alu0|Mux120~88_combout ),
	.datab(\ex_alu_res[11]~30_combout ),
	.datac(\ex_alu_res[11]~29_combout ),
	.datad(\alu0|Mux67~5_combout ),
	.cin(gnd),
	.combout(\alu0|res[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[12]~93 .lut_mask = 16'hF2C2;
defparam \alu0|res[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \alu0|res[12]~94 (
// Equation(s):
// \alu0|res[12]~94_combout  = (\alu0|res[12]~93_combout  & ((\alu0|Mux120~118_combout ) # ((!\ex_alu_res[11]~30_combout )))) # (!\alu0|res[12]~93_combout  & (((\alu0|Mux120~90_combout  & \ex_alu_res[11]~30_combout ))))

	.dataa(\alu0|Mux120~118_combout ),
	.datab(\alu0|Mux120~90_combout ),
	.datac(\alu0|res[12]~93_combout ),
	.datad(\ex_alu_res[11]~30_combout ),
	.cin(gnd),
	.combout(\alu0|res[12]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[12]~94 .lut_mask = 16'hACF0;
defparam \alu0|res[12]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \alu0|res[12]~220 (
// Equation(s):
// \alu0|res[12]~220_combout  = (\ex_alu_res[7]~17_combout  & (\ex_wire_alu_in2[12]~27_combout  $ (((id_reg_r1[12] & !\ex_alu_res[7]~16_combout ))))) # (!\ex_alu_res[7]~17_combout  & ((\ex_wire_alu_in2[12]~27_combout ) # ((id_reg_r1[12]) # 
// (!\ex_alu_res[7]~16_combout ))))

	.dataa(\ex_wire_alu_in2[12]~27_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(id_reg_r1[12]),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[12]~220_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[12]~220 .lut_mask = 16'hBA7B;
defparam \alu0|res[12]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \alu0|res[12]~221 (
// Equation(s):
// \alu0|res[12]~221_combout  = (\alu0|res[12]~220_combout  & ((\ex_alu_res[7]~17_combout ) # ((\alu0|Add1~24_combout ) # (\ex_alu_res[7]~16_combout ))))

	.dataa(\alu0|res[12]~220_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\alu0|Add1~24_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[12]~221_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[12]~221 .lut_mask = 16'hAAA8;
defparam \alu0|res[12]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \alu0|res[12]~95 (
// Equation(s):
// \alu0|res[12]~95_combout  = (!\alu0|res[9]~80_combout  & ((\ex_alu_res[7]~12_combout  & (\alu0|res[12]~94_combout )) # (!\ex_alu_res[7]~12_combout  & ((\alu0|res[12]~221_combout )))))

	.dataa(\alu0|res[9]~80_combout ),
	.datab(\ex_alu_res[7]~12_combout ),
	.datac(\alu0|res[12]~94_combout ),
	.datad(\alu0|res[12]~221_combout ),
	.cin(gnd),
	.combout(\alu0|res[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[12]~95 .lut_mask = 16'h5140;
defparam \alu0|res[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \alu0|res[12]~96 (
// Equation(s):
// \alu0|res[12]~96_combout  = (\alu0|res[12]~95_combout ) # ((\alu0|Ires[0][12]~24_combout  & \ex_alu_res[23]~28_combout ))

	.dataa(gnd),
	.datab(\alu0|Ires[0][12]~24_combout ),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\alu0|res[12]~95_combout ),
	.cin(gnd),
	.combout(\alu0|res[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[12]~96 .lut_mask = 16'hFFC0;
defparam \alu0|res[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \ex_alu_res[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[12]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[12] .is_wysiwyg = "true";
defparam \ex_alu_res[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \mem_wire_pc_new~3 (
// Equation(s):
// \mem_wire_pc_new~3_combout  = (!ex_alu_res[9] & (!ex_alu_res[11] & (!ex_alu_res[10] & !ex_alu_res[12])))

	.dataa(ex_alu_res[9]),
	.datab(ex_alu_res[11]),
	.datac(ex_alu_res[10]),
	.datad(ex_alu_res[12]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~3 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \reg0|xx[30][27]~feeder (
// Equation(s):
// \reg0|xx[30][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~53_combout ),
	.cin(gnd),
	.combout(\reg0|xx[30][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[30][27]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[30][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \reg0|xx[30][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[30][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][27] .is_wysiwyg = "true";
defparam \reg0|xx[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \reg0|xx[26][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][27] .is_wysiwyg = "true";
defparam \reg0|xx[26][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \reg0|xx[18][27]~feeder (
// Equation(s):
// \reg0|xx[18][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~53_combout ),
	.cin(gnd),
	.combout(\reg0|xx[18][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][27]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[18][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \reg0|xx[18][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[18][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][27] .is_wysiwyg = "true";
defparam \reg0|xx[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \reg0|xx[22][27]~feeder (
// Equation(s):
// \reg0|xx[22][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~53_combout ),
	.cin(gnd),
	.combout(\reg0|xx[22][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][27]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[22][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \reg0|xx[22][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][27] .is_wysiwyg = "true";
defparam \reg0|xx[22][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \reg0|r2[27]~252 (
// Equation(s):
// \reg0|r2[27]~252_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[22][27]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][27]~q ))))

	.dataa(\reg0|xx[18][27]~q ),
	.datab(\reg0|xx[22][27]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~252_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~252 .lut_mask = 16'hFC0A;
defparam \reg0|r2[27]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \reg0|r2[27]~253 (
// Equation(s):
// \reg0|r2[27]~253_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[27]~252_combout  & (\reg0|xx[30][27]~q )) # (!\reg0|r2[27]~252_combout  & ((\reg0|xx[26][27]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[27]~252_combout ))))

	.dataa(\reg0|xx[30][27]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[26][27]~q ),
	.datad(\reg0|r2[27]~252_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~253_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~253 .lut_mask = 16'hBBC0;
defparam \reg0|r2[27]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \reg0|xx[27][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][27] .is_wysiwyg = "true";
defparam \reg0|xx[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \reg0|xx[19][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][27] .is_wysiwyg = "true";
defparam \reg0|xx[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \reg0|r2[27]~259 (
// Equation(s):
// \reg0|r2[27]~259_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[27][27]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[19][27]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][27]~q ),
	.datac(\reg0|xx[19][27]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~259_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~259 .lut_mask = 16'hAAD8;
defparam \reg0|r2[27]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \reg0|xx[23][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][27] .is_wysiwyg = "true";
defparam \reg0|xx[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \reg0|xx[31][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][27] .is_wysiwyg = "true";
defparam \reg0|xx[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \reg0|r2[27]~260 (
// Equation(s):
// \reg0|r2[27]~260_combout  = (\reg0|r2[27]~259_combout  & (((\reg0|xx[31][27]~q ) # (!\mem0|q[22]~8_combout )))) # (!\reg0|r2[27]~259_combout  & (\reg0|xx[23][27]~q  & ((\mem0|q[22]~8_combout ))))

	.dataa(\reg0|r2[27]~259_combout ),
	.datab(\reg0|xx[23][27]~q ),
	.datac(\reg0|xx[31][27]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~260_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~260 .lut_mask = 16'hE4AA;
defparam \reg0|r2[27]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \reg0|xx[21][27]~feeder (
// Equation(s):
// \reg0|xx[21][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[21][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[21][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[21][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \reg0|xx[21][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][27] .is_wysiwyg = "true";
defparam \reg0|xx[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \reg0|xx[29][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][27] .is_wysiwyg = "true";
defparam \reg0|xx[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \reg0|xx[25][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][27] .is_wysiwyg = "true";
defparam \reg0|xx[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \reg0|xx[17][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][27] .is_wysiwyg = "true";
defparam \reg0|xx[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \reg0|r2[27]~254 (
// Equation(s):
// \reg0|r2[27]~254_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[25][27]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[17][27]~q )))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[25][27]~q ),
	.datac(\reg0|xx[17][27]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~254_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~254 .lut_mask = 16'hEE50;
defparam \reg0|r2[27]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \reg0|r2[27]~255 (
// Equation(s):
// \reg0|r2[27]~255_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[27]~254_combout  & ((\reg0|xx[29][27]~q ))) # (!\reg0|r2[27]~254_combout  & (\reg0|xx[21][27]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[27]~254_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[21][27]~q ),
	.datac(\reg0|xx[29][27]~q ),
	.datad(\reg0|r2[27]~254_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~255_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~255 .lut_mask = 16'hF588;
defparam \reg0|r2[27]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \reg0|xx[24][27]~feeder (
// Equation(s):
// \reg0|xx[24][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[24][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[24][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[24][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \reg0|xx[24][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[24][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][27] .is_wysiwyg = "true";
defparam \reg0|xx[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \reg0|xx[28][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][27] .is_wysiwyg = "true";
defparam \reg0|xx[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \reg0|xx[20][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][27] .is_wysiwyg = "true";
defparam \reg0|xx[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N23
dffeas \reg0|xx[16][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][27] .is_wysiwyg = "true";
defparam \reg0|xx[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \reg0|r2[27]~256 (
// Equation(s):
// \reg0|r2[27]~256_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][27]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][27]~q )))))

	.dataa(\reg0|xx[20][27]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][27]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~256_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~256 .lut_mask = 16'hEE30;
defparam \reg0|r2[27]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \reg0|r2[27]~257 (
// Equation(s):
// \reg0|r2[27]~257_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[27]~256_combout  & ((\reg0|xx[28][27]~q ))) # (!\reg0|r2[27]~256_combout  & (\reg0|xx[24][27]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[27]~256_combout ))))

	.dataa(\reg0|xx[24][27]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[28][27]~q ),
	.datad(\reg0|r2[27]~256_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~257_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~257 .lut_mask = 16'hF388;
defparam \reg0|r2[27]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \reg0|r2[27]~258 (
// Equation(s):
// \reg0|r2[27]~258_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|r2[27]~255_combout )) # (!\mem0|q[20]~3_combout  & ((\reg0|r2[27]~257_combout )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[27]~255_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[27]~257_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~258_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~258 .lut_mask = 16'hE5E0;
defparam \reg0|r2[27]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \reg0|r2[27]~261 (
// Equation(s):
// \reg0|r2[27]~261_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[27]~258_combout  & ((\reg0|r2[27]~260_combout ))) # (!\reg0|r2[27]~258_combout  & (\reg0|r2[27]~253_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[27]~258_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[27]~253_combout ),
	.datac(\reg0|r2[27]~260_combout ),
	.datad(\reg0|r2[27]~258_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~261_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~261 .lut_mask = 16'hF588;
defparam \reg0|r2[27]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \reg0|xx[13][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][27] .is_wysiwyg = "true";
defparam \reg0|xx[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \reg0|xx[15][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][27] .is_wysiwyg = "true";
defparam \reg0|xx[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N22
cycloneive_lcell_comb \reg0|xx[12][27]~feeder (
// Equation(s):
// \reg0|xx[12][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~53_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][27]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N23
dffeas \reg0|xx[12][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][27] .is_wysiwyg = "true";
defparam \reg0|xx[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \reg0|xx[14][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][27] .is_wysiwyg = "true";
defparam \reg0|xx[14][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneive_lcell_comb \reg0|r2[27]~269 (
// Equation(s):
// \reg0|r2[27]~269_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][27]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][27]~q ))))

	.dataa(\reg0|xx[12][27]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][27]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~269_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~269 .lut_mask = 16'hFC22;
defparam \reg0|r2[27]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneive_lcell_comb \reg0|r2[27]~270 (
// Equation(s):
// \reg0|r2[27]~270_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[27]~269_combout  & ((\reg0|xx[15][27]~q ))) # (!\reg0|r2[27]~269_combout  & (\reg0|xx[13][27]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[27]~269_combout ))))

	.dataa(\reg0|xx[13][27]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][27]~q ),
	.datad(\reg0|r2[27]~269_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~270_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~270 .lut_mask = 16'hF388;
defparam \reg0|r2[27]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \reg0|xx~92 (
// Equation(s):
// \reg0|xx~92_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[27]),
	.cin(gnd),
	.combout(\reg0|xx~92_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~92 .lut_mask = 16'hFFF0;
defparam \reg0|xx~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \reg0|xx[1][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][27] .is_wysiwyg = "true";
defparam \reg0|xx[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
cycloneive_lcell_comb \reg0|xx[3][27]~feeder (
// Equation(s):
// \reg0|xx[3][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~53_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][27]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \reg0|xx[3][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][27] .is_wysiwyg = "true";
defparam \reg0|xx[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
cycloneive_lcell_comb \reg0|xx[2][27]~feeder (
// Equation(s):
// \reg0|xx[2][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~53_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][27]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \reg0|xx[2][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][27] .is_wysiwyg = "true";
defparam \reg0|xx[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \reg0|r2[27]~266 (
// Equation(s):
// \reg0|r2[27]~266_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][27]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][27]~q )))

	.dataa(gnd),
	.datab(\reg0|xx[3][27]~q ),
	.datac(\reg0|xx[2][27]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~266_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~266 .lut_mask = 16'hCCF0;
defparam \reg0|r2[27]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \reg0|r2[27]~267 (
// Equation(s):
// \reg0|r2[27]~267_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[27]~266_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][27]~q )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[1][27]~q ),
	.datac(\reg0|r2[27]~266_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~267_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~267 .lut_mask = 16'hF088;
defparam \reg0|r2[27]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \reg0|xx[9][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][27] .is_wysiwyg = "true";
defparam \reg0|xx[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \reg0|xx[8][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][27] .is_wysiwyg = "true";
defparam \reg0|xx[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \reg0|r2[27]~264 (
// Equation(s):
// \reg0|r2[27]~264_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[9][27]~q ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((\reg0|xx[8][27]~q  & !\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[9][27]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[8][27]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~264_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~264 .lut_mask = 16'hCCB8;
defparam \reg0|r2[27]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \reg0|xx[10][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][27] .is_wysiwyg = "true";
defparam \reg0|xx[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \reg0|r2[27]~265 (
// Equation(s):
// \reg0|r2[27]~265_combout  = (\reg0|r2[27]~264_combout  & (((\reg0|xx[11][27]~q ) # (!\mem0|q[21]~9_combout )))) # (!\reg0|r2[27]~264_combout  & (\reg0|xx[10][27]~q  & ((\mem0|q[21]~9_combout ))))

	.dataa(\reg0|r2[27]~264_combout ),
	.datab(\reg0|xx[10][27]~q ),
	.datac(\reg0|xx[11][27]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~265_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~265 .lut_mask = 16'hE4AA;
defparam \reg0|r2[27]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \reg0|r2[27]~268 (
// Equation(s):
// \reg0|r2[27]~268_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|r2[27]~265_combout ))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[27]~267_combout ))))

	.dataa(\reg0|r2[27]~267_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[27]~265_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~268_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~268 .lut_mask = 16'hFC22;
defparam \reg0|r2[27]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N22
cycloneive_lcell_comb \reg0|xx[7][27]~feeder (
// Equation(s):
// \reg0|xx[7][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N23
dffeas \reg0|xx[7][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][27] .is_wysiwyg = "true";
defparam \reg0|xx[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N31
dffeas \reg0|xx[5][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][27] .is_wysiwyg = "true";
defparam \reg0|xx[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N10
cycloneive_lcell_comb \reg0|xx[4][27]~feeder (
// Equation(s):
// \reg0|xx[4][27]~feeder_combout  = \reg0|xx~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N11
dffeas \reg0|xx[4][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][27] .is_wysiwyg = "true";
defparam \reg0|xx[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N7
dffeas \reg0|xx[6][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][27] .is_wysiwyg = "true";
defparam \reg0|xx[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
cycloneive_lcell_comb \reg0|r2[27]~262 (
// Equation(s):
// \reg0|r2[27]~262_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][27]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][27]~q ))))

	.dataa(\reg0|xx[4][27]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[6][27]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~262_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~262 .lut_mask = 16'hFC22;
defparam \reg0|r2[27]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N30
cycloneive_lcell_comb \reg0|r2[27]~263 (
// Equation(s):
// \reg0|r2[27]~263_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[27]~262_combout  & (\reg0|xx[7][27]~q )) # (!\reg0|r2[27]~262_combout  & ((\reg0|xx[5][27]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[27]~262_combout ))))

	.dataa(\reg0|xx[7][27]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][27]~q ),
	.datad(\reg0|r2[27]~262_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~263_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~263 .lut_mask = 16'hBBC0;
defparam \reg0|r2[27]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \reg0|r2[27]~271 (
// Equation(s):
// \reg0|r2[27]~271_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[27]~268_combout  & (\reg0|r2[27]~270_combout )) # (!\reg0|r2[27]~268_combout  & ((\reg0|r2[27]~263_combout ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[27]~268_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[27]~270_combout ),
	.datac(\reg0|r2[27]~268_combout ),
	.datad(\reg0|r2[27]~263_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~271_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~271 .lut_mask = 16'hDAD0;
defparam \reg0|r2[27]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \reg0|r2[27]~272 (
// Equation(s):
// \reg0|r2[27]~272_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[27]~261_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[27]~271_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[27]~261_combout ),
	.datad(\reg0|r2[27]~271_combout ),
	.cin(gnd),
	.combout(\reg0|r2[27]~272_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[27]~272 .lut_mask = 16'hC480;
defparam \reg0|r2[27]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \id_reg_r2[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[27]~272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[27] .is_wysiwyg = "true";
defparam \id_reg_r2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \ex_wire_alu_in2[27]~12 (
// Equation(s):
// \ex_wire_alu_in2[27]~12_combout  = (\id_Btype~q  & (((id_reg_r2[27])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[27]))) # (!\id_Rtype~q  & (id_imm[27]))))

	.dataa(\id_Btype~q ),
	.datab(id_imm[27]),
	.datac(\id_Rtype~q ),
	.datad(id_reg_r2[27]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[27]~12 .lut_mask = 16'hFE04;
defparam \ex_wire_alu_in2[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \ex_wire_alu_in2[26]~13 (
// Equation(s):
// \ex_wire_alu_in2[26]~13_combout  = (\id_Btype~q  & (((id_reg_r2[26])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[26]))) # (!\id_Rtype~q  & (id_imm[26]))))

	.dataa(\id_Btype~q ),
	.datab(id_imm[26]),
	.datac(\id_Rtype~q ),
	.datad(id_reg_r2[26]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[26]~13 .lut_mask = 16'hFE04;
defparam \ex_wire_alu_in2[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \alu0|Ires[0][26]~52 (
// Equation(s):
// \alu0|Ires[0][26]~52_combout  = ((id_reg_r1[26] $ (\ex_wire_alu_in2[26]~13_combout  $ (!\alu0|Ires[0][25]~51 )))) # (GND)
// \alu0|Ires[0][26]~53  = CARRY((id_reg_r1[26] & ((\ex_wire_alu_in2[26]~13_combout ) # (!\alu0|Ires[0][25]~51 ))) # (!id_reg_r1[26] & (\ex_wire_alu_in2[26]~13_combout  & !\alu0|Ires[0][25]~51 )))

	.dataa(id_reg_r1[26]),
	.datab(\ex_wire_alu_in2[26]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][25]~51 ),
	.combout(\alu0|Ires[0][26]~52_combout ),
	.cout(\alu0|Ires[0][26]~53 ));
// synopsys translate_off
defparam \alu0|Ires[0][26]~52 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \alu0|Ires[0][27]~54 (
// Equation(s):
// \alu0|Ires[0][27]~54_combout  = (id_reg_r1[27] & ((\ex_wire_alu_in2[27]~12_combout  & (\alu0|Ires[0][26]~53  & VCC)) # (!\ex_wire_alu_in2[27]~12_combout  & (!\alu0|Ires[0][26]~53 )))) # (!id_reg_r1[27] & ((\ex_wire_alu_in2[27]~12_combout  & 
// (!\alu0|Ires[0][26]~53 )) # (!\ex_wire_alu_in2[27]~12_combout  & ((\alu0|Ires[0][26]~53 ) # (GND)))))
// \alu0|Ires[0][27]~55  = CARRY((id_reg_r1[27] & (!\ex_wire_alu_in2[27]~12_combout  & !\alu0|Ires[0][26]~53 )) # (!id_reg_r1[27] & ((!\alu0|Ires[0][26]~53 ) # (!\ex_wire_alu_in2[27]~12_combout ))))

	.dataa(id_reg_r1[27]),
	.datab(\ex_wire_alu_in2[27]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][26]~53 ),
	.combout(\alu0|Ires[0][27]~54_combout ),
	.cout(\alu0|Ires[0][27]~55 ));
// synopsys translate_off
defparam \alu0|Ires[0][27]~54 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \alu0|Mux120~110 (
// Equation(s):
// \alu0|Mux120~110_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[26]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[27]))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(id_reg_r1[27]),
	.datad(id_reg_r1[26]),
	.cin(gnd),
	.combout(\alu0|Mux120~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~110 .lut_mask = 16'hFC30;
defparam \alu0|Mux120~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \alu0|Mux64~30 (
// Equation(s):
// \alu0|Mux64~30_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~28_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~110_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux120~110_combout ),
	.datad(\alu0|Mux64~28_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~30 .lut_mask = 16'hFC30;
defparam \alu0|Mux64~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \alu0|Mux64~26 (
// Equation(s):
// \alu0|Mux64~26_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~23_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux64~25_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux64~25_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux64~23_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~26 .lut_mask = 16'hFC0C;
defparam \alu0|Mux64~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \alu0|res[27]~164 (
// Equation(s):
// \alu0|res[27]~164_combout  = (\ex_alu_res[7]~19_combout  & (((\ex_alu_res[7]~18_combout )))) # (!\ex_alu_res[7]~19_combout  & ((\ex_alu_res[7]~18_combout  & ((\alu0|Mux64~26_combout ))) # (!\ex_alu_res[7]~18_combout  & (\alu0|Mux64~30_combout ))))

	.dataa(\ex_alu_res[7]~19_combout ),
	.datab(\alu0|Mux64~30_combout ),
	.datac(\alu0|Mux64~26_combout ),
	.datad(\ex_alu_res[7]~18_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~164_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~164 .lut_mask = 16'hFA44;
defparam \alu0|res[27]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \alu0|Mux64~3 (
// Equation(s):
// \alu0|Mux64~3_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~43_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux64~0_combout )))

	.dataa(gnd),
	.datab(\alu0|Mux120~43_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux64~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~3 .lut_mask = 16'hCFC0;
defparam \alu0|Mux64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \alu0|Mux68~1 (
// Equation(s):
// \alu0|Mux68~1_combout  = (\ex_wire_alu_in2[3]~7_combout  & (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~3_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (((\alu0|Mux64~11_combout ))))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\alu0|Mux64~3_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux64~11_combout ),
	.cin(gnd),
	.combout(\alu0|Mux68~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux68~1 .lut_mask = 16'h4F40;
defparam \alu0|Mux68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \alu0|res[27]~165 (
// Equation(s):
// \alu0|res[27]~165_combout  = (\ex_alu_res[7]~19_combout  & ((\alu0|res[27]~164_combout  & ((\alu0|Mux68~1_combout ))) # (!\alu0|res[27]~164_combout  & (\alu0|Mux64~22_combout )))) # (!\ex_alu_res[7]~19_combout  & (((\alu0|res[27]~164_combout ))))

	.dataa(\ex_alu_res[7]~19_combout ),
	.datab(\alu0|Mux64~22_combout ),
	.datac(\alu0|res[27]~164_combout ),
	.datad(\alu0|Mux68~1_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~165_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~165 .lut_mask = 16'hF858;
defparam \alu0|res[27]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \alu0|res[27]~166 (
// Equation(s):
// \alu0|res[27]~166_combout  = (id_inst[14] & ((id_reg_r1[27]) # (\ex_wire_alu_in2[27]~12_combout )))

	.dataa(id_inst[14]),
	.datab(gnd),
	.datac(id_reg_r1[27]),
	.datad(\ex_wire_alu_in2[27]~12_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~166_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~166 .lut_mask = 16'hAAA0;
defparam \alu0|res[27]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \alu0|res[27]~203 (
// Equation(s):
// \alu0|res[27]~203_combout  = (\ex_alu_res[7]~17_combout  & (\ex_wire_alu_in2[27]~12_combout  $ (((id_reg_r1[27]))))) # (!\ex_alu_res[7]~17_combout  & (((\alu0|Equal4~0_combout ))))

	.dataa(\ex_wire_alu_in2[27]~12_combout ),
	.datab(\alu0|Equal4~0_combout ),
	.datac(id_reg_r1[27]),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~203_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~203 .lut_mask = 16'h5ACC;
defparam \alu0|res[27]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \alu0|Add1~52 (
// Equation(s):
// \alu0|Add1~52_combout  = ((id_reg_r1[26] $ (\ex_wire_alu_in2[26]~13_combout  $ (\alu0|Add1~51 )))) # (GND)
// \alu0|Add1~53  = CARRY((id_reg_r1[26] & ((!\alu0|Add1~51 ) # (!\ex_wire_alu_in2[26]~13_combout ))) # (!id_reg_r1[26] & (!\ex_wire_alu_in2[26]~13_combout  & !\alu0|Add1~51 )))

	.dataa(id_reg_r1[26]),
	.datab(\ex_wire_alu_in2[26]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~51 ),
	.combout(\alu0|Add1~52_combout ),
	.cout(\alu0|Add1~53 ));
// synopsys translate_off
defparam \alu0|Add1~52 .lut_mask = 16'h962B;
defparam \alu0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \alu0|Add1~54 (
// Equation(s):
// \alu0|Add1~54_combout  = (\ex_wire_alu_in2[27]~12_combout  & ((id_reg_r1[27] & (!\alu0|Add1~53 )) # (!id_reg_r1[27] & ((\alu0|Add1~53 ) # (GND))))) # (!\ex_wire_alu_in2[27]~12_combout  & ((id_reg_r1[27] & (\alu0|Add1~53  & VCC)) # (!id_reg_r1[27] & 
// (!\alu0|Add1~53 ))))
// \alu0|Add1~55  = CARRY((\ex_wire_alu_in2[27]~12_combout  & ((!\alu0|Add1~53 ) # (!id_reg_r1[27]))) # (!\ex_wire_alu_in2[27]~12_combout  & (!id_reg_r1[27] & !\alu0|Add1~53 )))

	.dataa(\ex_wire_alu_in2[27]~12_combout ),
	.datab(id_reg_r1[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~53 ),
	.combout(\alu0|Add1~54_combout ),
	.cout(\alu0|Add1~55 ));
// synopsys translate_off
defparam \alu0|Add1~54 .lut_mask = 16'h692B;
defparam \alu0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \alu0|res[27]~167 (
// Equation(s):
// \alu0|res[27]~167_combout  = (\ex_alu_res[7]~16_combout  & (((!\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & (\alu0|res[27]~203_combout  & ((\alu0|Add1~54_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\alu0|res[27]~203_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\alu0|Add1~54_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~167_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~167 .lut_mask = 16'h22EC;
defparam \alu0|res[27]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \alu0|res[27]~168 (
// Equation(s):
// \alu0|res[27]~168_combout  = (\alu0|res[27]~167_combout  & ((\alu0|res[27]~166_combout ) # ((!\ex_alu_res[2]~25_combout )))) # (!\alu0|res[27]~167_combout  & (((\ex_alu_res[2]~25_combout  & \ex_wire_alu_in2[27]~12_combout ))))

	.dataa(\alu0|res[27]~166_combout ),
	.datab(\alu0|res[27]~167_combout ),
	.datac(\ex_alu_res[2]~25_combout ),
	.datad(\ex_wire_alu_in2[27]~12_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~168_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~168 .lut_mask = 16'hBC8C;
defparam \alu0|res[27]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \alu0|Mux120~117 (
// Equation(s):
// \alu0|Mux120~117_combout  = (\ex_wire_alu_in2[3]~7_combout  & (id_reg_r1[31] & (id_inst[30]))) # (!\ex_wire_alu_in2[3]~7_combout  & (((\alu0|Mux120~104_combout ))))

	.dataa(id_reg_r1[31]),
	.datab(id_inst[30]),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~104_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~117 .lut_mask = 16'h8F80;
defparam \alu0|Mux120~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \alu0|res[27]~169 (
// Equation(s):
// \alu0|res[27]~169_combout  = (\ex_alu_res[23]~24_combout  & (((\alu0|Mux120~117_combout ) # (\ex_alu_res[2]~27_combout )))) # (!\ex_alu_res[23]~24_combout  & (\alu0|res[27]~168_combout  & ((!\ex_alu_res[2]~27_combout ))))

	.dataa(\ex_alu_res[23]~24_combout ),
	.datab(\alu0|res[27]~168_combout ),
	.datac(\alu0|Mux120~117_combout ),
	.datad(\ex_alu_res[2]~27_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~169_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~169 .lut_mask = 16'hAAE4;
defparam \alu0|res[27]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \alu0|res[27]~170 (
// Equation(s):
// \alu0|res[27]~170_combout  = (\ex_alu_res[2]~27_combout  & ((\alu0|res[27]~169_combout  & ((\alu0|srxisig~0_combout ))) # (!\alu0|res[27]~169_combout  & (\alu0|res[27]~165_combout )))) # (!\ex_alu_res[2]~27_combout  & (((\alu0|res[27]~169_combout ))))

	.dataa(\ex_alu_res[2]~27_combout ),
	.datab(\alu0|res[27]~165_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|res[27]~169_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~170_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~170 .lut_mask = 16'hF588;
defparam \alu0|res[27]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \alu0|res[27]~171 (
// Equation(s):
// \alu0|res[27]~171_combout  = (\ex_alu_res[23]~28_combout  & (\alu0|Ires[0][27]~54_combout )) # (!\ex_alu_res[23]~28_combout  & ((\alu0|res[27]~170_combout )))

	.dataa(\alu0|Ires[0][27]~54_combout ),
	.datab(gnd),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\alu0|res[27]~170_combout ),
	.cin(gnd),
	.combout(\alu0|res[27]~171_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[27]~171 .lut_mask = 16'hAFA0;
defparam \alu0|res[27]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \ex_alu_res[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[27]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[27] .is_wysiwyg = "true";
defparam \ex_alu_res[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \alu0|Mux120~109 (
// Equation(s):
// \alu0|Mux120~109_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[25]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[26]))

	.dataa(gnd),
	.datab(id_reg_r1[26]),
	.datac(id_reg_r1[25]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~109 .lut_mask = 16'hF0CC;
defparam \alu0|Mux120~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \alu0|Mux65~30 (
// Equation(s):
// \alu0|Mux65~30_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[23]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[24]))

	.dataa(gnd),
	.datab(id_reg_r1[24]),
	.datac(id_reg_r1[23]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~30 .lut_mask = 16'hF0CC;
defparam \alu0|Mux65~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \alu0|Mux65~32 (
// Equation(s):
// \alu0|Mux65~32_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~30_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~109_combout ))

	.dataa(\alu0|Mux120~109_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux65~30_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~32 .lut_mask = 16'hFA0A;
defparam \alu0|Mux65~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \alu0|res[26]~156 (
// Equation(s):
// \alu0|res[26]~156_combout  = (\ex_alu_res[7]~19_combout  & (((\alu0|Mux65~24_combout ) # (\ex_alu_res[7]~18_combout )))) # (!\ex_alu_res[7]~19_combout  & (\alu0|Mux65~32_combout  & ((!\ex_alu_res[7]~18_combout ))))

	.dataa(\alu0|Mux65~32_combout ),
	.datab(\ex_alu_res[7]~19_combout ),
	.datac(\alu0|Mux65~24_combout ),
	.datad(\ex_alu_res[7]~18_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~156_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~156 .lut_mask = 16'hCCE2;
defparam \alu0|res[26]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \alu0|res[26]~157 (
// Equation(s):
// \alu0|res[26]~157_combout  = (\ex_alu_res[7]~18_combout  & ((\alu0|res[26]~156_combout  & ((\alu0|Mux69~1_combout ))) # (!\alu0|res[26]~156_combout  & (\alu0|Mux65~28_combout )))) # (!\ex_alu_res[7]~18_combout  & (((\alu0|res[26]~156_combout ))))

	.dataa(\alu0|Mux65~28_combout ),
	.datab(\ex_alu_res[7]~18_combout ),
	.datac(\alu0|Mux69~1_combout ),
	.datad(\alu0|res[26]~156_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~157_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~157 .lut_mask = 16'hF388;
defparam \alu0|res[26]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \alu0|res[26]~158 (
// Equation(s):
// \alu0|res[26]~158_combout  = (id_inst[14] & ((\ex_wire_alu_in2[26]~13_combout ) # (id_reg_r1[26])))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[26]~13_combout ),
	.datac(id_reg_r1[26]),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|res[26]~158_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~158 .lut_mask = 16'hFC00;
defparam \alu0|res[26]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \alu0|res[26]~202 (
// Equation(s):
// \alu0|res[26]~202_combout  = (\ex_alu_res[7]~17_combout  & (id_reg_r1[26] $ (((\ex_wire_alu_in2[26]~13_combout ))))) # (!\ex_alu_res[7]~17_combout  & (((\alu0|Equal4~0_combout ))))

	.dataa(id_reg_r1[26]),
	.datab(\alu0|Equal4~0_combout ),
	.datac(\ex_wire_alu_in2[26]~13_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~202_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~202 .lut_mask = 16'h5ACC;
defparam \alu0|res[26]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \alu0|res[26]~159 (
// Equation(s):
// \alu0|res[26]~159_combout  = (\ex_alu_res[7]~16_combout  & (((!\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & (\alu0|res[26]~202_combout  & ((\alu0|Add1~52_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\alu0|Add1~52_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\alu0|res[26]~202_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~159_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~159 .lut_mask = 16'h30EC;
defparam \alu0|res[26]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \alu0|res[26]~160 (
// Equation(s):
// \alu0|res[26]~160_combout  = (\ex_alu_res[2]~25_combout  & ((\alu0|res[26]~159_combout  & (\alu0|res[26]~158_combout )) # (!\alu0|res[26]~159_combout  & ((\ex_wire_alu_in2[26]~13_combout ))))) # (!\ex_alu_res[2]~25_combout  & (((\alu0|res[26]~159_combout 
// ))))

	.dataa(\ex_alu_res[2]~25_combout ),
	.datab(\alu0|res[26]~158_combout ),
	.datac(\alu0|res[26]~159_combout ),
	.datad(\ex_wire_alu_in2[26]~13_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~160_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~160 .lut_mask = 16'hDAD0;
defparam \alu0|res[26]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \alu0|res[26]~161 (
// Equation(s):
// \alu0|res[26]~161_combout  = (\ex_alu_res[23]~24_combout  & (((\ex_alu_res[2]~27_combout )))) # (!\ex_alu_res[23]~24_combout  & ((\ex_alu_res[2]~27_combout  & (\alu0|res[26]~157_combout )) # (!\ex_alu_res[2]~27_combout  & ((\alu0|res[26]~160_combout )))))

	.dataa(\ex_alu_res[23]~24_combout ),
	.datab(\alu0|res[26]~157_combout ),
	.datac(\alu0|res[26]~160_combout ),
	.datad(\ex_alu_res[2]~27_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~161_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~161 .lut_mask = 16'hEE50;
defparam \alu0|res[26]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \alu0|res[26]~162 (
// Equation(s):
// \alu0|res[26]~162_combout  = (\ex_alu_res[23]~24_combout  & ((\alu0|res[26]~161_combout  & (\alu0|srxisig~0_combout )) # (!\alu0|res[26]~161_combout  & ((\alu0|Mux120~116_combout ))))) # (!\ex_alu_res[23]~24_combout  & (((\alu0|res[26]~161_combout ))))

	.dataa(\ex_alu_res[23]~24_combout ),
	.datab(\alu0|srxisig~0_combout ),
	.datac(\alu0|res[26]~161_combout ),
	.datad(\alu0|Mux120~116_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~162_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~162 .lut_mask = 16'hDAD0;
defparam \alu0|res[26]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \alu0|res[26]~163 (
// Equation(s):
// \alu0|res[26]~163_combout  = (\ex_alu_res[23]~28_combout  & ((\alu0|Ires[0][26]~52_combout ))) # (!\ex_alu_res[23]~28_combout  & (\alu0|res[26]~162_combout ))

	.dataa(\ex_alu_res[23]~28_combout ),
	.datab(gnd),
	.datac(\alu0|res[26]~162_combout ),
	.datad(\alu0|Ires[0][26]~52_combout ),
	.cin(gnd),
	.combout(\alu0|res[26]~163_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[26]~163 .lut_mask = 16'hFA50;
defparam \alu0|res[26]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \ex_alu_res[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[26]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[26] .is_wysiwyg = "true";
defparam \ex_alu_res[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \alu0|Mux64~27 (
// Equation(s):
// \alu0|Mux64~27_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~21_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~26_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~26_combout ),
	.datad(\alu0|Mux64~21_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~27 .lut_mask = 16'hFC30;
defparam \alu0|Mux64~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \alu0|Mux64~17 (
// Equation(s):
// \alu0|Mux64~17_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~10_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~16_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~16_combout ),
	.datad(\alu0|Mux64~10_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~17 .lut_mask = 16'hFC30;
defparam \alu0|Mux64~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \alu0|res[23]~139 (
// Equation(s):
// \alu0|res[23]~139_combout  = (\alu0|Mux176~0_combout  & ((\ex_alu_res[23]~32_combout  & ((\alu0|Mux64~17_combout ))) # (!\ex_alu_res[23]~32_combout  & (\alu0|Mux64~27_combout )))) # (!\alu0|Mux176~0_combout  & (((\ex_alu_res[23]~32_combout ))))

	.dataa(\alu0|Mux176~0_combout ),
	.datab(\alu0|Mux64~27_combout ),
	.datac(\ex_alu_res[23]~32_combout ),
	.datad(\alu0|Mux64~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[23]~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[23]~139 .lut_mask = 16'hF858;
defparam \alu0|res[23]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \alu0|Mux120~86 (
// Equation(s):
// \alu0|Mux120~86_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~84_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~85_combout )))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~84_combout ),
	.datad(\alu0|Mux120~85_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~86 .lut_mask = 16'hF5A0;
defparam \alu0|Mux120~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \alu0|Mux120~113 (
// Equation(s):
// \alu0|Mux120~113_combout  = (id_reg_r1[31] & ((id_inst[30]) # ((!\ex_wire_alu_in2[0]~0_combout  & \alu0|Mux95~0_combout ))))

	.dataa(id_inst[30]),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(id_reg_r1[31]),
	.datad(\alu0|Mux95~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~113 .lut_mask = 16'hB0A0;
defparam \alu0|Mux120~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \alu0|Mux120~87 (
// Equation(s):
// \alu0|Mux120~87_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux120~113_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux120~86_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux120~86_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~113_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~87 .lut_mask = 16'hFC0C;
defparam \alu0|Mux120~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \alu0|Mux64~6 (
// Equation(s):
// \alu0|Mux64~6_combout  = (!\ex_wire_alu_in2[3]~7_combout  & ((\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~3_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~5_combout )))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~3_combout ),
	.datad(\alu0|Mux64~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~6 .lut_mask = 16'h5140;
defparam \alu0|Mux64~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \alu0|res[23]~140 (
// Equation(s):
// \alu0|res[23]~140_combout  = (\alu0|Mux176~0_combout  & (\alu0|res[23]~139_combout )) # (!\alu0|Mux176~0_combout  & ((\alu0|res[23]~139_combout  & (\alu0|Mux120~87_combout )) # (!\alu0|res[23]~139_combout  & ((\alu0|Mux64~6_combout )))))

	.dataa(\alu0|Mux176~0_combout ),
	.datab(\alu0|res[23]~139_combout ),
	.datac(\alu0|Mux120~87_combout ),
	.datad(\alu0|Mux64~6_combout ),
	.cin(gnd),
	.combout(\alu0|res[23]~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[23]~140 .lut_mask = 16'hD9C8;
defparam \alu0|res[23]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \alu0|Equal0~4 (
// Equation(s):
// \alu0|Equal0~4_combout  = \ex_wire_alu_in2[23]~16_combout  $ (id_reg_r1[23])

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[23]~16_combout ),
	.datac(gnd),
	.datad(id_reg_r1[23]),
	.cin(gnd),
	.combout(\alu0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal0~4 .lut_mask = 16'h33CC;
defparam \alu0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \alu0|res[23]~141 (
// Equation(s):
// \alu0|res[23]~141_combout  = (\ex_alu_res[7]~16_combout  & (\ex_alu_res[7]~17_combout )) # (!\ex_alu_res[7]~16_combout  & ((\ex_alu_res[7]~17_combout  & ((\alu0|Equal0~4_combout ))) # (!\ex_alu_res[7]~17_combout  & (\alu0|Add1~46_combout ))))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\alu0|Add1~46_combout ),
	.datad(\alu0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\alu0|res[23]~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[23]~141 .lut_mask = 16'hDC98;
defparam \alu0|res[23]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \alu0|res[23]~142 (
// Equation(s):
// \alu0|res[23]~142_combout  = (\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[23]~16_combout ) # ((id_reg_r1[23] & !\alu0|res[23]~141_combout )))) # (!\ex_alu_res[7]~16_combout  & (((\alu0|res[23]~141_combout ))))

	.dataa(id_reg_r1[23]),
	.datab(\ex_wire_alu_in2[23]~16_combout ),
	.datac(\alu0|res[23]~141_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[23]~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[23]~142 .lut_mask = 16'hCEF0;
defparam \alu0|res[23]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \alu0|res[23]~143 (
// Equation(s):
// \alu0|res[23]~143_combout  = (\ex_alu_res[7]~33_combout  & ((\alu0|res[23]~140_combout ) # ((\ex_alu_res[23]~31_combout )))) # (!\ex_alu_res[7]~33_combout  & (((!\ex_alu_res[23]~31_combout  & \alu0|res[23]~142_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\alu0|res[23]~140_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|res[23]~142_combout ),
	.cin(gnd),
	.combout(\alu0|res[23]~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[23]~143 .lut_mask = 16'hADA8;
defparam \alu0|res[23]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \alu0|res[23]~144 (
// Equation(s):
// \alu0|res[23]~144_combout  = (\ex_alu_res[23]~31_combout  & ((\alu0|res[23]~143_combout  & ((\alu0|srxisig~0_combout ))) # (!\alu0|res[23]~143_combout  & (\alu0|Ires[0][23]~46_combout )))) # (!\ex_alu_res[23]~31_combout  & (((\alu0|res[23]~143_combout 
// ))))

	.dataa(\alu0|Ires[0][23]~46_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|res[23]~143_combout ),
	.cin(gnd),
	.combout(\alu0|res[23]~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[23]~144 .lut_mask = 16'hF388;
defparam \alu0|res[23]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \alu0|res[23]~200 (
// Equation(s):
// \alu0|res[23]~200_combout  = (\alu0|res[23]~144_combout  & ((\ex_alu_res[7]~33_combout ) # ((\ex_alu_res[23]~31_combout ) # (\ex_alu_res[7]~20_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|res[23]~144_combout ),
	.datad(\ex_alu_res[7]~20_combout ),
	.cin(gnd),
	.combout(\alu0|res[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[23]~200 .lut_mask = 16'hF0E0;
defparam \alu0|res[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \ex_alu_res[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[23]~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[23] .is_wysiwyg = "true";
defparam \ex_alu_res[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \mem_wire_pc_new~0 (
// Equation(s):
// \mem_wire_pc_new~0_combout  = (!ex_alu_res[27] & (!ex_alu_res[26] & (!ex_alu_res[23] & !ex_alu_res[25])))

	.dataa(ex_alu_res[27]),
	.datab(ex_alu_res[26]),
	.datac(ex_alu_res[23]),
	.datad(ex_alu_res[25]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~0 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \mem_wire_pc_new~4 (
// Equation(s):
// \mem_wire_pc_new~4_combout  = (\mem_wire_pc_new~2_combout  & (\mem_wire_pc_new~1_combout  & (\mem_wire_pc_new~3_combout  & \mem_wire_pc_new~0_combout )))

	.dataa(\mem_wire_pc_new~2_combout ),
	.datab(\mem_wire_pc_new~1_combout ),
	.datac(\mem_wire_pc_new~3_combout ),
	.datad(\mem_wire_pc_new~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_pc_new~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~4 .lut_mask = 16'h8000;
defparam \mem_wire_pc_new~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas ex_sig_branch(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_Btype~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_sig_branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam ex_sig_branch.is_wysiwyg = "true";
defparam ex_sig_branch.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \ex_alu_res[7]~14 (
// Equation(s):
// \ex_alu_res[7]~14_combout  = (\alu0|Equal1~0_combout ) # ((\ex_alu_res[7]~12_combout  & ((id_inst[14]))) # (!\ex_alu_res[7]~12_combout  & (!\ex_alu_res[7]~13_combout  & !id_inst[14])))

	.dataa(\ex_alu_res[7]~13_combout ),
	.datab(\ex_alu_res[7]~12_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~14 .lut_mask = 16'hFFC1;
defparam \ex_alu_res[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \ex_alu_res[7]~21 (
// Equation(s):
// \ex_alu_res[7]~21_combout  = (!\ex_alu_res[7]~14_combout  & ((\ex_alu_res[7]~33_combout  & ((\ex_wire_alu_in2[4]~4_combout ))) # (!\ex_alu_res[7]~33_combout  & (!\ex_alu_res[7]~20_combout ))))

	.dataa(\ex_alu_res[7]~20_combout ),
	.datab(\ex_alu_res[7]~33_combout ),
	.datac(\ex_alu_res[7]~14_combout ),
	.datad(\ex_wire_alu_in2[4]~4_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[7]~21 .lut_mask = 16'h0D01;
defparam \ex_alu_res[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \alu0|res[5]~230 (
// Equation(s):
// \alu0|res[5]~230_combout  = (id_reg_r1[5] & ((\ex_alu_res[7]~16_combout  $ (!\ex_wire_alu_in2[5]~1_combout )) # (!\ex_alu_res[7]~17_combout ))) # (!id_reg_r1[5] & ((\ex_wire_alu_in2[5]~1_combout ) # ((!\ex_alu_res[7]~17_combout  & 
// !\ex_alu_res[7]~16_combout ))))

	.dataa(id_reg_r1[5]),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(\ex_wire_alu_in2[5]~1_combout ),
	.cin(gnd),
	.combout(\alu0|res[5]~230_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[5]~230 .lut_mask = 16'hF72B;
defparam \alu0|res[5]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \alu0|res[5]~231 (
// Equation(s):
// \alu0|res[5]~231_combout  = (\alu0|res[5]~230_combout  & ((\alu0|Add1~10_combout ) # ((\ex_alu_res[7]~17_combout ) # (\ex_alu_res[7]~16_combout ))))

	.dataa(\alu0|Add1~10_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(\alu0|res[5]~230_combout ),
	.cin(gnd),
	.combout(\alu0|res[5]~231_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[5]~231 .lut_mask = 16'hFE00;
defparam \alu0|res[5]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \alu0|Mux66~0 (
// Equation(s):
// \alu0|Mux66~0_combout  = (\ex_wire_alu_in2[2]~6_combout  & (((!\ex_wire_alu_in2[1]~5_combout  & \alu0|Mux120~43_combout )))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~2_combout ))

	.dataa(\alu0|Mux64~2_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~43_combout ),
	.cin(gnd),
	.combout(\alu0|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux66~0 .lut_mask = 16'h2E22;
defparam \alu0|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \alu0|Mux66~1 (
// Equation(s):
// \alu0|Mux66~1_combout  = (!\ex_wire_alu_in2[3]~7_combout  & \alu0|Mux66~0_combout )

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(gnd),
	.datad(\alu0|Mux66~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux66~1 .lut_mask = 16'h3300;
defparam \alu0|Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \alu0|res[5]~29 (
// Equation(s):
// \alu0|res[5]~29_combout  = (\ex_alu_res[7]~33_combout  & ((\ex_alu_res[7]~14_combout ) # ((\alu0|Mux66~1_combout )))) # (!\ex_alu_res[7]~33_combout  & (!\ex_alu_res[7]~14_combout  & (\alu0|res[5]~231_combout )))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[7]~14_combout ),
	.datac(\alu0|res[5]~231_combout ),
	.datad(\alu0|Mux66~1_combout ),
	.cin(gnd),
	.combout(\alu0|res[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[5]~29 .lut_mask = 16'hBA98;
defparam \alu0|res[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \alu0|Mux120~60 (
// Equation(s):
// \alu0|Mux120~60_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\ex_wire_alu_in2[2]~6_combout  & (\alu0|srxisig~0_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~59_combout )))))

	.dataa(\alu0|srxisig~0_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~59_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~60 .lut_mask = 16'hB080;
defparam \alu0|Mux120~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \alu0|Mux120~68 (
// Equation(s):
// \alu0|Mux120~68_combout  = (\alu0|Mux120~60_combout ) # ((!\ex_wire_alu_in2[3]~7_combout  & \alu0|Mux120~67_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(\alu0|Mux120~67_combout ),
	.datad(\alu0|Mux120~60_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~68 .lut_mask = 16'hFF30;
defparam \alu0|Mux120~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \alu0|Mux120~55 (
// Equation(s):
// \alu0|Mux120~55_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[6]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[5]))

	.dataa(gnd),
	.datab(id_reg_r1[5]),
	.datac(id_reg_r1[6]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~55 .lut_mask = 16'hF0CC;
defparam \alu0|Mux120~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \alu0|Mux120~54 (
// Equation(s):
// \alu0|Mux120~54_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[8])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[7])))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(gnd),
	.datac(id_reg_r1[8]),
	.datad(id_reg_r1[7]),
	.cin(gnd),
	.combout(\alu0|Mux120~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~54 .lut_mask = 16'hF5A0;
defparam \alu0|Mux120~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \alu0|Mux120~56 (
// Equation(s):
// \alu0|Mux120~56_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~54_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~55_combout ))

	.dataa(\alu0|Mux120~55_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~54_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~56 .lut_mask = 16'hFA0A;
defparam \alu0|Mux120~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \alu0|Mux120~53 (
// Equation(s):
// \alu0|Mux120~53_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~49_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~52_combout )))

	.dataa(gnd),
	.datab(\alu0|Mux120~49_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux120~52_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~53 .lut_mask = 16'hCFC0;
defparam \alu0|Mux120~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \alu0|res[5]~30 (
// Equation(s):
// \alu0|res[5]~30_combout  = (\ex_alu_res[7]~18_combout  & (((\ex_alu_res[7]~19_combout )))) # (!\ex_alu_res[7]~18_combout  & ((\ex_alu_res[7]~19_combout  & ((\alu0|Mux120~53_combout ))) # (!\ex_alu_res[7]~19_combout  & (\alu0|Mux120~56_combout ))))

	.dataa(\alu0|Mux120~56_combout ),
	.datab(\alu0|Mux120~53_combout ),
	.datac(\ex_alu_res[7]~18_combout ),
	.datad(\ex_alu_res[7]~19_combout ),
	.cin(gnd),
	.combout(\alu0|res[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[5]~30 .lut_mask = 16'hFC0A;
defparam \alu0|res[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \alu0|res[5]~31 (
// Equation(s):
// \alu0|res[5]~31_combout  = (\ex_alu_res[7]~18_combout  & ((\alu0|res[5]~30_combout  & (\alu0|Mux120~68_combout )) # (!\alu0|res[5]~30_combout  & ((\alu0|Mux120~46_combout ))))) # (!\ex_alu_res[7]~18_combout  & (((\alu0|res[5]~30_combout ))))

	.dataa(\alu0|Mux120~68_combout ),
	.datab(\alu0|Mux120~46_combout ),
	.datac(\ex_alu_res[7]~18_combout ),
	.datad(\alu0|res[5]~30_combout ),
	.cin(gnd),
	.combout(\alu0|res[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[5]~31 .lut_mask = 16'hAFC0;
defparam \alu0|res[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \alu0|res[5]~32 (
// Equation(s):
// \alu0|res[5]~32_combout  = (\alu0|res[5]~29_combout  & (((\alu0|res[5]~31_combout ) # (!\ex_alu_res[7]~14_combout )))) # (!\alu0|res[5]~29_combout  & (\alu0|Ires[0][5]~10_combout  & (\ex_alu_res[7]~14_combout )))

	.dataa(\alu0|res[5]~29_combout ),
	.datab(\alu0|Ires[0][5]~10_combout ),
	.datac(\ex_alu_res[7]~14_combout ),
	.datad(\alu0|res[5]~31_combout ),
	.cin(gnd),
	.combout(\alu0|res[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[5]~32 .lut_mask = 16'hEA4A;
defparam \alu0|res[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \alu0|res[5]~33 (
// Equation(s):
// \alu0|res[5]~33_combout  = (!\ex_alu_res[7]~21_combout  & \alu0|res[5]~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_alu_res[7]~21_combout ),
	.datad(\alu0|res[5]~32_combout ),
	.cin(gnd),
	.combout(\alu0|res[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[5]~33 .lut_mask = 16'h0F00;
defparam \alu0|res[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \ex_alu_res[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[5] .is_wysiwyg = "true";
defparam \ex_alu_res[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \alu0|Mux120~29 (
// Equation(s):
// \alu0|Mux120~29_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[9]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[8]))

	.dataa(gnd),
	.datab(id_reg_r1[8]),
	.datac(id_reg_r1[9]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~29 .lut_mask = 16'hF0CC;
defparam \alu0|Mux120~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \alu0|Mux120~30 (
// Equation(s):
// \alu0|Mux120~30_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~28_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~29_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux120~29_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~28_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~30 .lut_mask = 16'hEE44;
defparam \alu0|Mux120~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \alu0|Mux120~34 (
// Equation(s):
// \alu0|Mux120~34_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[5]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[4]))

	.dataa(gnd),
	.datab(id_reg_r1[4]),
	.datac(id_reg_r1[5]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~34 .lut_mask = 16'hF0CC;
defparam \alu0|Mux120~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \alu0|Mux120~33 (
// Equation(s):
// \alu0|Mux120~33_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[7])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[6])))

	.dataa(id_reg_r1[7]),
	.datab(gnd),
	.datac(id_reg_r1[6]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~33 .lut_mask = 16'hAAF0;
defparam \alu0|Mux120~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \alu0|Mux120~35 (
// Equation(s):
// \alu0|Mux120~35_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~33_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~34_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~34_combout ),
	.datad(\alu0|Mux120~33_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~35 .lut_mask = 16'hFA50;
defparam \alu0|Mux120~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \alu0|res[4]~47 (
// Equation(s):
// \alu0|res[4]~47_combout  = (\ex_alu_res[7]~19_combout  & ((\alu0|Mux120~88_combout ) # ((\ex_alu_res[7]~18_combout )))) # (!\ex_alu_res[7]~19_combout  & (((\alu0|Mux120~35_combout  & !\ex_alu_res[7]~18_combout ))))

	.dataa(\alu0|Mux120~88_combout ),
	.datab(\ex_alu_res[7]~19_combout ),
	.datac(\alu0|Mux120~35_combout ),
	.datad(\ex_alu_res[7]~18_combout ),
	.cin(gnd),
	.combout(\alu0|res[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[4]~47 .lut_mask = 16'hCCB8;
defparam \alu0|res[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \alu0|res[4]~48 (
// Equation(s):
// \alu0|res[4]~48_combout  = (\alu0|res[4]~47_combout  & (((\alu0|Mux120~91_combout ) # (!\ex_alu_res[7]~18_combout )))) # (!\alu0|res[4]~47_combout  & (\alu0|Mux120~30_combout  & ((\ex_alu_res[7]~18_combout ))))

	.dataa(\alu0|Mux120~30_combout ),
	.datab(\alu0|res[4]~47_combout ),
	.datac(\alu0|Mux120~91_combout ),
	.datad(\ex_alu_res[7]~18_combout ),
	.cin(gnd),
	.combout(\alu0|res[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[4]~48 .lut_mask = 16'hE2CC;
defparam \alu0|res[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \alu0|res[4]~226 (
// Equation(s):
// \alu0|res[4]~226_combout  = (\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[4]~4_combout ) # ((id_reg_r1[4] & !\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & ((id_reg_r1[4] $ (\ex_wire_alu_in2[4]~4_combout )) # 
// (!\ex_alu_res[7]~17_combout )))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(id_reg_r1[4]),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_wire_alu_in2[4]~4_combout ),
	.cin(gnd),
	.combout(\alu0|res[4]~226_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[4]~226 .lut_mask = 16'hBF4D;
defparam \alu0|res[4]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \alu0|res[4]~227 (
// Equation(s):
// \alu0|res[4]~227_combout  = (\alu0|res[4]~226_combout  & ((\ex_alu_res[7]~16_combout ) # ((\ex_alu_res[7]~17_combout ) # (\alu0|Add1~8_combout ))))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\alu0|res[4]~226_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\alu0|Add1~8_combout ),
	.cin(gnd),
	.combout(\alu0|res[4]~227_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[4]~227 .lut_mask = 16'hCCC8;
defparam \alu0|res[4]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \alu0|res[4]~46 (
// Equation(s):
// \alu0|res[4]~46_combout  = (\ex_alu_res[7]~33_combout  & ((\alu0|Mux67~1_combout ) # ((\ex_alu_res[7]~14_combout )))) # (!\ex_alu_res[7]~33_combout  & (((!\ex_alu_res[7]~14_combout  & \alu0|res[4]~227_combout ))))

	.dataa(\alu0|Mux67~1_combout ),
	.datab(\ex_alu_res[7]~33_combout ),
	.datac(\ex_alu_res[7]~14_combout ),
	.datad(\alu0|res[4]~227_combout ),
	.cin(gnd),
	.combout(\alu0|res[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[4]~46 .lut_mask = 16'hCBC8;
defparam \alu0|res[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \alu0|res[4]~49 (
// Equation(s):
// \alu0|res[4]~49_combout  = (\ex_alu_res[7]~14_combout  & ((\alu0|res[4]~46_combout  & ((\alu0|res[4]~48_combout ))) # (!\alu0|res[4]~46_combout  & (\alu0|Ires[0][4]~8_combout )))) # (!\ex_alu_res[7]~14_combout  & (((\alu0|res[4]~46_combout ))))

	.dataa(\ex_alu_res[7]~14_combout ),
	.datab(\alu0|Ires[0][4]~8_combout ),
	.datac(\alu0|res[4]~48_combout ),
	.datad(\alu0|res[4]~46_combout ),
	.cin(gnd),
	.combout(\alu0|res[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[4]~49 .lut_mask = 16'hF588;
defparam \alu0|res[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \alu0|res[4]~50 (
// Equation(s):
// \alu0|res[4]~50_combout  = (!\ex_alu_res[7]~21_combout  & \alu0|res[4]~49_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_alu_res[7]~21_combout ),
	.datad(\alu0|res[4]~49_combout ),
	.cin(gnd),
	.combout(\alu0|res[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[4]~50 .lut_mask = 16'h0F00;
defparam \alu0|res[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \ex_alu_res[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[4]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[4] .is_wysiwyg = "true";
defparam \ex_alu_res[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \alu0|res[7]~228 (
// Equation(s):
// \alu0|res[7]~228_combout  = (\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[7]~3_combout ) # ((!\ex_alu_res[7]~17_combout  & id_reg_r1[7])))) # (!\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[7]~3_combout  $ (id_reg_r1[7])) # 
// (!\ex_alu_res[7]~17_combout )))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\ex_wire_alu_in2[7]~3_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(id_reg_r1[7]),
	.cin(gnd),
	.combout(\alu0|res[7]~228_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[7]~228 .lut_mask = 16'h9FCD;
defparam \alu0|res[7]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \alu0|res[7]~229 (
// Equation(s):
// \alu0|res[7]~229_combout  = (\alu0|res[7]~228_combout  & ((\ex_alu_res[7]~16_combout ) # ((\ex_alu_res[7]~17_combout ) # (\alu0|Add1~14_combout ))))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(\alu0|res[7]~228_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\alu0|Add1~14_combout ),
	.cin(gnd),
	.combout(\alu0|res[7]~229_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[7]~229 .lut_mask = 16'hCCC8;
defparam \alu0|res[7]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \alu0|res[7]~41 (
// Equation(s):
// \alu0|res[7]~41_combout  = (\ex_alu_res[7]~33_combout  & ((\ex_alu_res[7]~14_combout ) # ((\alu0|Mux64~6_combout )))) # (!\ex_alu_res[7]~33_combout  & (!\ex_alu_res[7]~14_combout  & ((\alu0|res[7]~229_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[7]~14_combout ),
	.datac(\alu0|Mux64~6_combout ),
	.datad(\alu0|res[7]~229_combout ),
	.cin(gnd),
	.combout(\alu0|res[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[7]~41 .lut_mask = 16'hB9A8;
defparam \alu0|res[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \alu0|Mux120~82 (
// Equation(s):
// \alu0|Mux120~82_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~51_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~44_combout )))

	.dataa(\alu0|Mux120~51_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~44_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~82 .lut_mask = 16'hAFA0;
defparam \alu0|Mux120~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \alu0|Mux120~83 (
// Equation(s):
// \alu0|Mux120~83_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~45_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~54_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux120~45_combout ),
	.datad(\alu0|Mux120~54_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~83 .lut_mask = 16'hF3C0;
defparam \alu0|Mux120~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \alu0|res[7]~42 (
// Equation(s):
// \alu0|res[7]~42_combout  = (\ex_alu_res[7]~18_combout  & ((\alu0|Mux120~82_combout ) # ((\ex_alu_res[7]~19_combout )))) # (!\ex_alu_res[7]~18_combout  & (((\alu0|Mux120~83_combout  & !\ex_alu_res[7]~19_combout ))))

	.dataa(\alu0|Mux120~82_combout ),
	.datab(\alu0|Mux120~83_combout ),
	.datac(\ex_alu_res[7]~18_combout ),
	.datad(\ex_alu_res[7]~19_combout ),
	.cin(gnd),
	.combout(\alu0|res[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[7]~42 .lut_mask = 16'hF0AC;
defparam \alu0|res[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \alu0|Mux120~80 (
// Equation(s):
// \alu0|Mux120~80_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~48_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~50_combout ))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux120~50_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~48_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~80 .lut_mask = 16'hEE44;
defparam \alu0|Mux120~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \alu0|Mux120~81 (
// Equation(s):
// \alu0|Mux120~81_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~79_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~80_combout )))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~79_combout ),
	.datad(\alu0|Mux120~80_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~81 .lut_mask = 16'hF5A0;
defparam \alu0|Mux120~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \alu0|res[7]~43 (
// Equation(s):
// \alu0|res[7]~43_combout  = (\ex_alu_res[7]~19_combout  & ((\alu0|res[7]~42_combout  & (\alu0|Mux120~87_combout )) # (!\alu0|res[7]~42_combout  & ((\alu0|Mux120~81_combout ))))) # (!\ex_alu_res[7]~19_combout  & (\alu0|res[7]~42_combout ))

	.dataa(\ex_alu_res[7]~19_combout ),
	.datab(\alu0|res[7]~42_combout ),
	.datac(\alu0|Mux120~87_combout ),
	.datad(\alu0|Mux120~81_combout ),
	.cin(gnd),
	.combout(\alu0|res[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[7]~43 .lut_mask = 16'hE6C4;
defparam \alu0|res[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \alu0|res[7]~44 (
// Equation(s):
// \alu0|res[7]~44_combout  = (\ex_alu_res[7]~14_combout  & ((\alu0|res[7]~41_combout  & ((\alu0|res[7]~43_combout ))) # (!\alu0|res[7]~41_combout  & (\alu0|Ires[0][7]~14_combout )))) # (!\ex_alu_res[7]~14_combout  & (((\alu0|res[7]~41_combout ))))

	.dataa(\alu0|Ires[0][7]~14_combout ),
	.datab(\ex_alu_res[7]~14_combout ),
	.datac(\alu0|res[7]~41_combout ),
	.datad(\alu0|res[7]~43_combout ),
	.cin(gnd),
	.combout(\alu0|res[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[7]~44 .lut_mask = 16'hF838;
defparam \alu0|res[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \alu0|res[7]~45 (
// Equation(s):
// \alu0|res[7]~45_combout  = (!\ex_alu_res[7]~21_combout  & \alu0|res[7]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_alu_res[7]~21_combout ),
	.datad(\alu0|res[7]~44_combout ),
	.cin(gnd),
	.combout(\alu0|res[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[7]~45 .lut_mask = 16'h0F00;
defparam \alu0|res[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \ex_alu_res[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[7] .is_wysiwyg = "true";
defparam \ex_alu_res[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \alu0|Equal0~1 (
// Equation(s):
// \alu0|Equal0~1_combout  = \ex_wire_alu_in2[6]~2_combout  $ (id_reg_r1[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[6]~2_combout ),
	.datad(id_reg_r1[6]),
	.cin(gnd),
	.combout(\alu0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal0~1 .lut_mask = 16'h0FF0;
defparam \alu0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \alu0|res[6]~34 (
// Equation(s):
// \alu0|res[6]~34_combout  = (\ex_alu_res[7]~17_combout  & (((\ex_alu_res[7]~16_combout ) # (\alu0|Equal0~1_combout )))) # (!\ex_alu_res[7]~17_combout  & (\alu0|Add1~12_combout  & (!\ex_alu_res[7]~16_combout )))

	.dataa(\alu0|Add1~12_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(\alu0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\alu0|res[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[6]~34 .lut_mask = 16'hCEC2;
defparam \alu0|res[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \alu0|res[6]~35 (
// Equation(s):
// \alu0|res[6]~35_combout  = (\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[6]~2_combout ) # ((!\alu0|res[6]~34_combout  & id_reg_r1[6])))) # (!\ex_alu_res[7]~16_combout  & (((\alu0|res[6]~34_combout ))))

	.dataa(\ex_wire_alu_in2[6]~2_combout ),
	.datab(\alu0|res[6]~34_combout ),
	.datac(\ex_alu_res[7]~16_combout ),
	.datad(id_reg_r1[6]),
	.cin(gnd),
	.combout(\alu0|res[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[6]~35 .lut_mask = 16'hBCAC;
defparam \alu0|res[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \alu0|res[6]~36 (
// Equation(s):
// \alu0|res[6]~36_combout  = (\ex_alu_res[7]~14_combout  & (\ex_alu_res[7]~33_combout )) # (!\ex_alu_res[7]~14_combout  & ((\ex_alu_res[7]~33_combout  & (\alu0|Mux65~5_combout )) # (!\ex_alu_res[7]~33_combout  & ((\alu0|res[6]~35_combout )))))

	.dataa(\ex_alu_res[7]~14_combout ),
	.datab(\ex_alu_res[7]~33_combout ),
	.datac(\alu0|Mux65~5_combout ),
	.datad(\alu0|res[6]~35_combout ),
	.cin(gnd),
	.combout(\alu0|res[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[6]~36 .lut_mask = 16'hD9C8;
defparam \alu0|res[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \alu0|Mux120~73 (
// Equation(s):
// \alu0|Mux120~73_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~29_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~33_combout )))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux120~29_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~33_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~73 .lut_mask = 16'hDD88;
defparam \alu0|Mux120~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \alu0|res[6]~37 (
// Equation(s):
// \alu0|res[6]~37_combout  = (\ex_alu_res[7]~19_combout  & (((\ex_alu_res[7]~18_combout )))) # (!\ex_alu_res[7]~19_combout  & ((\ex_alu_res[7]~18_combout  & (\alu0|Mux120~72_combout )) # (!\ex_alu_res[7]~18_combout  & ((\alu0|Mux120~73_combout )))))

	.dataa(\alu0|Mux120~72_combout ),
	.datab(\ex_alu_res[7]~19_combout ),
	.datac(\alu0|Mux120~73_combout ),
	.datad(\ex_alu_res[7]~18_combout ),
	.cin(gnd),
	.combout(\alu0|res[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[6]~37 .lut_mask = 16'hEE30;
defparam \alu0|res[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \alu0|Mux120~71 (
// Equation(s):
// \alu0|Mux120~71_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~69_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~70_combout )))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\alu0|Mux120~69_combout ),
	.datac(gnd),
	.datad(\alu0|Mux120~70_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~71 .lut_mask = 16'hDD88;
defparam \alu0|Mux120~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \alu0|res[6]~38 (
// Equation(s):
// \alu0|res[6]~38_combout  = (\alu0|res[6]~37_combout  & (((\alu0|Mux120~78_combout ) # (!\ex_alu_res[7]~19_combout )))) # (!\alu0|res[6]~37_combout  & (\alu0|Mux120~71_combout  & ((\ex_alu_res[7]~19_combout ))))

	.dataa(\alu0|res[6]~37_combout ),
	.datab(\alu0|Mux120~71_combout ),
	.datac(\alu0|Mux120~78_combout ),
	.datad(\ex_alu_res[7]~19_combout ),
	.cin(gnd),
	.combout(\alu0|res[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[6]~38 .lut_mask = 16'hE4AA;
defparam \alu0|res[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \alu0|res[6]~39 (
// Equation(s):
// \alu0|res[6]~39_combout  = (\alu0|res[6]~36_combout  & (((\alu0|res[6]~38_combout ) # (!\ex_alu_res[7]~14_combout )))) # (!\alu0|res[6]~36_combout  & (\alu0|Ires[0][6]~12_combout  & ((\ex_alu_res[7]~14_combout ))))

	.dataa(\alu0|Ires[0][6]~12_combout ),
	.datab(\alu0|res[6]~36_combout ),
	.datac(\alu0|res[6]~38_combout ),
	.datad(\ex_alu_res[7]~14_combout ),
	.cin(gnd),
	.combout(\alu0|res[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[6]~39 .lut_mask = 16'hE2CC;
defparam \alu0|res[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \alu0|res[6]~40 (
// Equation(s):
// \alu0|res[6]~40_combout  = (!\ex_alu_res[7]~21_combout  & \alu0|res[6]~39_combout )

	.dataa(gnd),
	.datab(\ex_alu_res[7]~21_combout ),
	.datac(\alu0|res[6]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|res[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[6]~40 .lut_mask = 16'h3030;
defparam \alu0|res[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \ex_alu_res[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[6] .is_wysiwyg = "true";
defparam \ex_alu_res[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \mem_wire_pc_new~5 (
// Equation(s):
// \mem_wire_pc_new~5_combout  = (!ex_alu_res[5] & (!ex_alu_res[4] & (!ex_alu_res[7] & !ex_alu_res[6])))

	.dataa(ex_alu_res[5]),
	.datab(ex_alu_res[4]),
	.datac(ex_alu_res[7]),
	.datad(ex_alu_res[6]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~5 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \alu0|Mux190~1 (
// Equation(s):
// \alu0|Mux190~1_combout  = (\alu0|Mux190~0_combout  & ((\ex_wire_alu_in2[1]~5_combout ) # ((!id_inst[12] & id_reg_r1[1]))))

	.dataa(id_inst[12]),
	.datab(\alu0|Mux190~0_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(id_reg_r1[1]),
	.cin(gnd),
	.combout(\alu0|Mux190~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux190~1 .lut_mask = 16'hC4C0;
defparam \alu0|Mux190~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \alu0|res~52 (
// Equation(s):
// \alu0|res~52_combout  = (!id_inst[14] & ((id_inst[30] & ((\alu0|Add1~2_combout ))) # (!id_inst[30] & (\alu0|Ires[0][1]~2_combout ))))

	.dataa(id_inst[14]),
	.datab(id_inst[30]),
	.datac(\alu0|Ires[0][1]~2_combout ),
	.datad(\alu0|Add1~2_combout ),
	.cin(gnd),
	.combout(\alu0|res~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~52 .lut_mask = 16'h5410;
defparam \alu0|res~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \alu0|res~51 (
// Equation(s):
// \alu0|res~51_combout  = (id_inst[14] & (\ex_wire_alu_in2[1]~5_combout  $ (id_reg_r1[1])))

	.dataa(id_inst[14]),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(gnd),
	.datad(id_reg_r1[1]),
	.cin(gnd),
	.combout(\alu0|res~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~51 .lut_mask = 16'h2288;
defparam \alu0|res~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \alu0|Mux120~96 (
// Equation(s):
// \alu0|Mux120~96_combout  = (!\ex_wire_alu_in2[1]~5_combout  & ((\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[2]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[1]))))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(id_reg_r1[1]),
	.datac(id_reg_r1[2]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~96 .lut_mask = 16'h5044;
defparam \alu0|Mux120~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \alu0|Mux120~97 (
// Equation(s):
// \alu0|Mux120~97_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[4]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[3]))

	.dataa(id_reg_r1[3]),
	.datab(gnd),
	.datac(id_reg_r1[4]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~97 .lut_mask = 16'hF0AA;
defparam \alu0|Mux120~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \alu0|Mux120~98 (
// Equation(s):
// \alu0|Mux120~98_combout  = (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~96_combout ) # ((\ex_wire_alu_in2[1]~5_combout  & \alu0|Mux120~97_combout ))))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\alu0|Mux120~96_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~97_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~98 .lut_mask = 16'h5444;
defparam \alu0|Mux120~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \alu0|Mux190~2 (
// Equation(s):
// \alu0|Mux190~2_combout  = (\alu0|Mux120~98_combout ) # ((\ex_wire_alu_in2[2]~6_combout  & \alu0|Mux120~56_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux120~56_combout ),
	.datad(\alu0|Mux120~98_combout ),
	.cin(gnd),
	.combout(\alu0|Mux190~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux190~2 .lut_mask = 16'hFFC0;
defparam \alu0|Mux190~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \alu0|Mux190~3 (
// Equation(s):
// \alu0|Mux190~3_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux120~95_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux190~2_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(\alu0|Mux190~2_combout ),
	.datad(\alu0|Mux120~95_combout ),
	.cin(gnd),
	.combout(\alu0|Mux190~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux190~3 .lut_mask = 16'hFC30;
defparam \alu0|Mux190~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \alu0|Mux120~94 (
// Equation(s):
// \alu0|Mux120~94_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux120~92_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux120~93_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux120~93_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~92_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~94 .lut_mask = 16'hFC0C;
defparam \alu0|Mux120~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \alu0|Mux190~4 (
// Equation(s):
// \alu0|Mux190~4_combout  = (id_inst[14] & ((\ex_wire_alu_in2[4]~4_combout  & ((\alu0|Mux120~94_combout ))) # (!\ex_wire_alu_in2[4]~4_combout  & (\alu0|Mux190~3_combout )))) # (!id_inst[14] & (\ex_wire_alu_in2[4]~4_combout ))

	.dataa(id_inst[14]),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(\alu0|Mux190~3_combout ),
	.datad(\alu0|Mux120~94_combout ),
	.cin(gnd),
	.combout(\alu0|Mux190~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux190~4 .lut_mask = 16'hEC64;
defparam \alu0|Mux190~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \alu0|Mux70~3 (
// Equation(s):
// \alu0|Mux70~3_combout  = (!\ex_wire_alu_in2[3]~7_combout  & (!\ex_wire_alu_in2[2]~6_combout  & (!\ex_wire_alu_in2[1]~5_combout  & \alu0|Mux120~43_combout )))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~43_combout ),
	.cin(gnd),
	.combout(\alu0|Mux70~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux70~3 .lut_mask = 16'h0100;
defparam \alu0|Mux70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \alu0|Mux190~5 (
// Equation(s):
// \alu0|Mux190~5_combout  = (id_inst[12] & ((id_inst[14] & (\alu0|Mux190~4_combout )) # (!id_inst[14] & (!\alu0|Mux190~4_combout  & \alu0|Mux70~3_combout ))))

	.dataa(id_inst[14]),
	.datab(\alu0|Mux190~4_combout ),
	.datac(\alu0|Mux70~3_combout ),
	.datad(id_inst[12]),
	.cin(gnd),
	.combout(\alu0|Mux190~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux190~5 .lut_mask = 16'h9800;
defparam \alu0|Mux190~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \alu0|res~53 (
// Equation(s):
// \alu0|res~53_combout  = (\alu0|Mux190~5_combout ) # ((!id_inst[12] & ((\alu0|res~52_combout ) # (\alu0|res~51_combout ))))

	.dataa(id_inst[12]),
	.datab(\alu0|res~52_combout ),
	.datac(\alu0|res~51_combout ),
	.datad(\alu0|Mux190~5_combout ),
	.cin(gnd),
	.combout(\alu0|res~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~53 .lut_mask = 16'hFF54;
defparam \alu0|res~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \alu0|res~54 (
// Equation(s):
// \alu0|res~54_combout  = (\alu0|Equal4~0_combout  & ((\alu0|Mux190~1_combout ) # ((!id_inst[13] & \alu0|res~53_combout ))))

	.dataa(\alu0|Mux190~1_combout ),
	.datab(\alu0|Equal4~0_combout ),
	.datac(id_inst[13]),
	.datad(\alu0|res~53_combout ),
	.cin(gnd),
	.combout(\alu0|res~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~54 .lut_mask = 16'h8C88;
defparam \alu0|res~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \alu0|Mux158~0 (
// Equation(s):
// \alu0|Mux158~0_combout  = (!id_inst[12] & ((\alu0|res~51_combout ) # ((\alu0|Ires[0][1]~2_combout  & !id_inst[14]))))

	.dataa(\alu0|Ires[0][1]~2_combout ),
	.datab(id_inst[12]),
	.datac(\alu0|res~51_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|Mux158~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux158~0 .lut_mask = 16'h3032;
defparam \alu0|Mux158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \alu0|Mux158~1 (
// Equation(s):
// \alu0|Mux158~1_combout  = (\alu0|Mux190~1_combout ) # ((!id_inst[13] & ((\alu0|Mux158~0_combout ) # (\alu0|Mux190~5_combout ))))

	.dataa(\alu0|Mux190~1_combout ),
	.datab(\alu0|Mux158~0_combout ),
	.datac(id_inst[13]),
	.datad(\alu0|Mux190~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux158~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux158~1 .lut_mask = 16'hAFAE;
defparam \alu0|Mux158~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \ex_alu_res[1]~0 (
// Equation(s):
// \ex_alu_res[1]~0_combout  = (\alu0|Equal3~1_combout  & ((\alu0|Mux158~1_combout ))) # (!\alu0|Equal3~1_combout  & (\alu0|res~54_combout ))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(\alu0|res~54_combout ),
	.datac(gnd),
	.datad(\alu0|Mux158~1_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[1]~0 .lut_mask = 16'hEE44;
defparam \ex_alu_res[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \ex_alu_res[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[1]~0_combout ),
	.asdata(\alu0|Ires[0][1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[1] .is_wysiwyg = "true";
defparam \ex_alu_res[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \mem_wire_pc_new~6 (
// Equation(s):
// \mem_wire_pc_new~6_combout  = (!ex_alu_res[3] & (!ex_alu_res[2] & (!ex_alu_res[0] & !ex_alu_res[1])))

	.dataa(ex_alu_res[3]),
	.datab(ex_alu_res[2]),
	.datac(ex_alu_res[0]),
	.datad(ex_alu_res[1]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~6 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \alu0|Mux175~0 (
// Equation(s):
// \alu0|Mux175~0_combout  = (\alu0|Mux190~0_combout  & ((\ex_wire_alu_in2[16]~23_combout ) # ((id_reg_r1[16] & !id_inst[12]))))

	.dataa(id_reg_r1[16]),
	.datab(\alu0|Mux190~0_combout ),
	.datac(id_inst[12]),
	.datad(\ex_wire_alu_in2[16]~23_combout ),
	.cin(gnd),
	.combout(\alu0|Mux175~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux175~0 .lut_mask = 16'hCC08;
defparam \alu0|Mux175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \alu0|Mux120~24 (
// Equation(s):
// \alu0|Mux120~24_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~20_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~23_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~23_combout ),
	.datad(\alu0|Mux120~20_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~24 .lut_mask = 16'hFA50;
defparam \alu0|Mux120~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \alu0|Mux120~42 (
// Equation(s):
// \alu0|Mux120~42_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~38_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~41_combout )))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~38_combout ),
	.datad(\alu0|Mux120~41_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~42 .lut_mask = 16'hF5A0;
defparam \alu0|Mux120~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \alu0|Mux175~1 (
// Equation(s):
// \alu0|Mux175~1_combout  = (!\ex_wire_alu_in2[4]~4_combout  & ((\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux120~24_combout )) # (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux120~42_combout )))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|Mux120~24_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~42_combout ),
	.cin(gnd),
	.combout(\alu0|Mux175~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux175~1 .lut_mask = 16'h4540;
defparam \alu0|Mux175~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \alu0|Mux175~2 (
// Equation(s):
// \alu0|Mux175~2_combout  = (id_inst[14] & ((\alu0|Mux175~1_combout ) # ((\ex_wire_alu_in2[4]~4_combout  & \alu0|srxisig~0_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|srxisig~0_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|Mux175~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux175~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux175~2 .lut_mask = 16'hF080;
defparam \alu0|Mux175~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \alu0|Mux67~2 (
// Equation(s):
// \alu0|Mux67~2_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~7_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~9_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux65~9_combout ),
	.datad(\alu0|Mux65~7_combout ),
	.cin(gnd),
	.combout(\alu0|Mux67~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux67~2 .lut_mask = 16'hFA50;
defparam \alu0|Mux67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \alu0|Mux71~0 (
// Equation(s):
// \alu0|Mux71~0_combout  = (!\ex_wire_alu_in2[2]~6_combout  & (!\ex_wire_alu_in2[0]~0_combout  & (!\ex_wire_alu_in2[1]~5_combout  & id_reg_r1[0])))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(id_reg_r1[0]),
	.cin(gnd),
	.combout(\alu0|Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux71~0 .lut_mask = 16'h0100;
defparam \alu0|Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \alu0|Mux71~1 (
// Equation(s):
// \alu0|Mux71~1_combout  = (!\ex_wire_alu_in2[4]~4_combout  & ((\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~14_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~21_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux65~21_combout ),
	.datad(\alu0|Mux65~14_combout ),
	.cin(gnd),
	.combout(\alu0|Mux71~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux71~1 .lut_mask = 16'h5410;
defparam \alu0|Mux71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \alu0|Mux71~2 (
// Equation(s):
// \alu0|Mux71~2_combout  = (\alu0|Mux71~1_combout ) # ((\alu0|Mux71~0_combout  & \ex_wire_alu_in2[4]~4_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux71~0_combout ),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\alu0|Mux71~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux71~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux71~2 .lut_mask = 16'hFFC0;
defparam \alu0|Mux71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \alu0|Mux175~3 (
// Equation(s):
// \alu0|Mux175~3_combout  = (\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux67~2_combout  & (!\ex_wire_alu_in2[4]~4_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (((\alu0|Mux71~2_combout ))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\alu0|Mux67~2_combout ),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\alu0|Mux71~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux175~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux175~3 .lut_mask = 16'h5D08;
defparam \alu0|Mux175~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \alu0|Mux175~4 (
// Equation(s):
// \alu0|Mux175~4_combout  = (id_inst[12] & ((\alu0|Mux175~2_combout ) # ((!id_inst[14] & \alu0|Mux175~3_combout ))))

	.dataa(id_inst[14]),
	.datab(id_inst[12]),
	.datac(\alu0|Mux175~2_combout ),
	.datad(\alu0|Mux175~3_combout ),
	.cin(gnd),
	.combout(\alu0|Mux175~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux175~4 .lut_mask = 16'hC4C0;
defparam \alu0|Mux175~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \alu0|Ires[0][16]~32 (
// Equation(s):
// \alu0|Ires[0][16]~32_combout  = ((\ex_wire_alu_in2[16]~23_combout  $ (id_reg_r1[16] $ (!\alu0|Ires[0][15]~31 )))) # (GND)
// \alu0|Ires[0][16]~33  = CARRY((\ex_wire_alu_in2[16]~23_combout  & ((id_reg_r1[16]) # (!\alu0|Ires[0][15]~31 ))) # (!\ex_wire_alu_in2[16]~23_combout  & (id_reg_r1[16] & !\alu0|Ires[0][15]~31 )))

	.dataa(\ex_wire_alu_in2[16]~23_combout ),
	.datab(id_reg_r1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][15]~31 ),
	.combout(\alu0|Ires[0][16]~32_combout ),
	.cout(\alu0|Ires[0][16]~33 ));
// synopsys translate_off
defparam \alu0|Ires[0][16]~32 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \alu0|res~111 (
// Equation(s):
// \alu0|res~111_combout  = (id_inst[14] & (id_reg_r1[16] $ (\ex_wire_alu_in2[16]~23_combout )))

	.dataa(gnd),
	.datab(id_inst[14]),
	.datac(id_reg_r1[16]),
	.datad(\ex_wire_alu_in2[16]~23_combout ),
	.cin(gnd),
	.combout(\alu0|res~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~111 .lut_mask = 16'h0CC0;
defparam \alu0|res~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \alu0|Mux143~0 (
// Equation(s):
// \alu0|Mux143~0_combout  = (!id_inst[12] & ((\alu0|res~111_combout ) # ((!id_inst[14] & \alu0|Ires[0][16]~32_combout ))))

	.dataa(id_inst[12]),
	.datab(id_inst[14]),
	.datac(\alu0|Ires[0][16]~32_combout ),
	.datad(\alu0|res~111_combout ),
	.cin(gnd),
	.combout(\alu0|Mux143~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux143~0 .lut_mask = 16'h5510;
defparam \alu0|Mux143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \alu0|Mux143~1 (
// Equation(s):
// \alu0|Mux143~1_combout  = (\alu0|Mux175~0_combout ) # ((!id_inst[13] & ((\alu0|Mux175~4_combout ) # (\alu0|Mux143~0_combout ))))

	.dataa(\alu0|Mux175~0_combout ),
	.datab(\alu0|Mux175~4_combout ),
	.datac(\alu0|Mux143~0_combout ),
	.datad(id_inst[13]),
	.cin(gnd),
	.combout(\alu0|Mux143~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux143~1 .lut_mask = 16'hAAFE;
defparam \alu0|Mux143~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \alu0|res~112 (
// Equation(s):
// \alu0|res~112_combout  = (!id_inst[14] & ((id_inst[30] & (\alu0|Add1~32_combout )) # (!id_inst[30] & ((\alu0|Ires[0][16]~32_combout )))))

	.dataa(\alu0|Add1~32_combout ),
	.datab(id_inst[14]),
	.datac(id_inst[30]),
	.datad(\alu0|Ires[0][16]~32_combout ),
	.cin(gnd),
	.combout(\alu0|res~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~112 .lut_mask = 16'h2320;
defparam \alu0|res~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \alu0|res~113 (
// Equation(s):
// \alu0|res~113_combout  = (\alu0|Mux175~4_combout ) # ((!id_inst[12] & ((\alu0|res~112_combout ) # (\alu0|res~111_combout ))))

	.dataa(\alu0|res~112_combout ),
	.datab(\alu0|res~111_combout ),
	.datac(id_inst[12]),
	.datad(\alu0|Mux175~4_combout ),
	.cin(gnd),
	.combout(\alu0|res~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~113 .lut_mask = 16'hFF0E;
defparam \alu0|res~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \alu0|res~114 (
// Equation(s):
// \alu0|res~114_combout  = (\alu0|Equal4~0_combout  & ((\alu0|Mux175~0_combout ) # ((!id_inst[13] & \alu0|res~113_combout ))))

	.dataa(id_inst[13]),
	.datab(\alu0|Equal4~0_combout ),
	.datac(\alu0|res~113_combout ),
	.datad(\alu0|Mux175~0_combout ),
	.cin(gnd),
	.combout(\alu0|res~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~114 .lut_mask = 16'hCC40;
defparam \alu0|res~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \ex_alu_res[16]~4 (
// Equation(s):
// \ex_alu_res[16]~4_combout  = (\alu0|Equal3~1_combout  & (\alu0|Mux143~1_combout )) # (!\alu0|Equal3~1_combout  & ((\alu0|res~114_combout )))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(\alu0|Mux143~1_combout ),
	.datac(gnd),
	.datad(\alu0|res~114_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[16]~4 .lut_mask = 16'hDD88;
defparam \ex_alu_res[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \ex_alu_res[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[16]~4_combout ),
	.asdata(\alu0|Ires[0][16]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[16] .is_wysiwyg = "true";
defparam \ex_alu_res[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \alu0|Mux135~0 (
// Equation(s):
// \alu0|Mux135~0_combout  = (id_inst[14] & (\ex_wire_alu_in2[24]~15_combout  $ (id_reg_r1[24])))

	.dataa(\ex_wire_alu_in2[24]~15_combout ),
	.datab(id_reg_r1[24]),
	.datac(gnd),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|Mux135~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux135~0 .lut_mask = 16'h6600;
defparam \alu0|Mux135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \alu0|Mux135~1 (
// Equation(s):
// \alu0|Mux135~1_combout  = (!id_inst[12] & ((\alu0|Mux135~0_combout ) # ((!id_inst[14] & \alu0|Ires[0][24]~48_combout ))))

	.dataa(id_inst[14]),
	.datab(id_inst[12]),
	.datac(\alu0|Ires[0][24]~48_combout ),
	.datad(\alu0|Mux135~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux135~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux135~1 .lut_mask = 16'h3310;
defparam \alu0|Mux135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \alu0|Mux167~0 (
// Equation(s):
// \alu0|Mux167~0_combout  = (\alu0|Mux190~0_combout  & ((\ex_wire_alu_in2[24]~15_combout ) # ((id_reg_r1[24] & !id_inst[12]))))

	.dataa(\ex_wire_alu_in2[24]~15_combout ),
	.datab(id_reg_r1[24]),
	.datac(id_inst[12]),
	.datad(\alu0|Mux190~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux167~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux167~0 .lut_mask = 16'hAE00;
defparam \alu0|Mux167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \alu0|Mux167~1 (
// Equation(s):
// \alu0|Mux167~1_combout  = (id_inst[14] & ((\ex_alu_res[7]~19_combout  & (\alu0|srxisig~0_combout )) # (!\ex_alu_res[7]~19_combout  & ((\alu0|Mux120~24_combout )))))

	.dataa(\ex_alu_res[7]~19_combout ),
	.datab(\alu0|srxisig~0_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|Mux120~24_combout ),
	.cin(gnd),
	.combout(\alu0|Mux167~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux167~1 .lut_mask = 16'hD080;
defparam \alu0|Mux167~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \alu0|Mux65~31 (
// Equation(s):
// \alu0|Mux65~31_combout  = (\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux65~27_combout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux65~30_combout )))

	.dataa(\alu0|Mux65~27_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux65~30_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~31 .lut_mask = 16'hAFA0;
defparam \alu0|Mux65~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \alu0|Mux167~2 (
// Equation(s):
// \alu0|Mux167~2_combout  = (!\ex_wire_alu_in2[4]~4_combout  & ((\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~26_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~31_combout )))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux65~26_combout ),
	.datad(\alu0|Mux65~31_combout ),
	.cin(gnd),
	.combout(\alu0|Mux167~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux167~2 .lut_mask = 16'h5140;
defparam \alu0|Mux167~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \alu0|Mux167~3 (
// Equation(s):
// \alu0|Mux167~3_combout  = (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux167~2_combout ) # ((\ex_wire_alu_in2[4]~4_combout  & \alu0|Mux67~2_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(\alu0|Mux167~2_combout ),
	.datad(\alu0|Mux67~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux167~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux167~3 .lut_mask = 16'h3230;
defparam \alu0|Mux167~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \alu0|Mux167~4 (
// Equation(s):
// \alu0|Mux167~4_combout  = (!id_inst[14] & ((\alu0|Mux167~3_combout ) # ((\ex_wire_alu_in2[3]~7_combout  & \alu0|Mux71~2_combout ))))

	.dataa(\alu0|Mux167~3_combout ),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|Mux71~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux167~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux167~4 .lut_mask = 16'h0E0A;
defparam \alu0|Mux167~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \alu0|Mux167~5 (
// Equation(s):
// \alu0|Mux167~5_combout  = (id_inst[12] & ((\alu0|Mux167~1_combout ) # (\alu0|Mux167~4_combout )))

	.dataa(id_inst[12]),
	.datab(gnd),
	.datac(\alu0|Mux167~1_combout ),
	.datad(\alu0|Mux167~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux167~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux167~5 .lut_mask = 16'hAAA0;
defparam \alu0|Mux167~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \alu0|Mux135~2 (
// Equation(s):
// \alu0|Mux135~2_combout  = (\alu0|Mux167~0_combout ) # ((!id_inst[13] & ((\alu0|Mux135~1_combout ) # (\alu0|Mux167~5_combout ))))

	.dataa(\alu0|Mux135~1_combout ),
	.datab(id_inst[13]),
	.datac(\alu0|Mux167~0_combout ),
	.datad(\alu0|Mux167~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux135~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux135~2 .lut_mask = 16'hF3F2;
defparam \alu0|Mux135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \alu0|res~145 (
// Equation(s):
// \alu0|res~145_combout  = (!id_inst[14] & ((id_inst[30] & (\alu0|Add1~48_combout )) # (!id_inst[30] & ((\alu0|Ires[0][24]~48_combout )))))

	.dataa(id_inst[30]),
	.datab(\alu0|Add1~48_combout ),
	.datac(\alu0|Ires[0][24]~48_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|res~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~145 .lut_mask = 16'h00D8;
defparam \alu0|res~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \alu0|res~146 (
// Equation(s):
// \alu0|res~146_combout  = (\alu0|Mux167~5_combout ) # ((!id_inst[12] & ((\alu0|res~145_combout ) # (\alu0|Mux135~0_combout ))))

	.dataa(\alu0|res~145_combout ),
	.datab(\alu0|Mux135~0_combout ),
	.datac(id_inst[12]),
	.datad(\alu0|Mux167~5_combout ),
	.cin(gnd),
	.combout(\alu0|res~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~146 .lut_mask = 16'hFF0E;
defparam \alu0|res~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \alu0|res~147 (
// Equation(s):
// \alu0|res~147_combout  = (\alu0|Equal4~0_combout  & ((\alu0|Mux167~0_combout ) # ((!id_inst[13] & \alu0|res~146_combout ))))

	.dataa(\alu0|Equal4~0_combout ),
	.datab(id_inst[13]),
	.datac(\alu0|Mux167~0_combout ),
	.datad(\alu0|res~146_combout ),
	.cin(gnd),
	.combout(\alu0|res~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~147 .lut_mask = 16'hA2A0;
defparam \alu0|res~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \ex_alu_res[24]~5 (
// Equation(s):
// \ex_alu_res[24]~5_combout  = (\alu0|Equal3~1_combout  & (\alu0|Mux135~2_combout )) # (!\alu0|Equal3~1_combout  & ((\alu0|res~147_combout )))

	.dataa(\alu0|Mux135~2_combout ),
	.datab(\alu0|Equal3~1_combout ),
	.datac(gnd),
	.datad(\alu0|res~147_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[24]~5 .lut_mask = 16'hBB88;
defparam \ex_alu_res[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \ex_alu_res[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[24]~5_combout ),
	.asdata(\alu0|Ires[0][24]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[24] .is_wysiwyg = "true";
defparam \ex_alu_res[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \mem_wire_pc_new~7 (
// Equation(s):
// \mem_wire_pc_new~7_combout  = (!ex_alu_res[16] & (!ex_alu_res[15] & (!ex_alu_res[8] & !ex_alu_res[24])))

	.dataa(ex_alu_res[16]),
	.datab(ex_alu_res[15]),
	.datac(ex_alu_res[8]),
	.datad(ex_alu_res[24]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~7 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \ex_alu_res[2]~23 (
// Equation(s):
// \ex_alu_res[2]~23_combout  = (\ex_wire_alu_in2[3]~7_combout ) # ((\ex_wire_alu_in2[1]~5_combout  & !\ex_wire_alu_in2[2]~6_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\ex_wire_alu_in2[2]~6_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[2]~23 .lut_mask = 16'hCCFC;
defparam \ex_alu_res[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \alu0|Mux120~111 (
// Equation(s):
// \alu0|Mux120~111_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[27]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[28]))

	.dataa(id_reg_r1[28]),
	.datab(gnd),
	.datac(id_reg_r1[27]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~111 .lut_mask = 16'hF0AA;
defparam \alu0|Mux120~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \alu0|res[28]~175 (
// Equation(s):
// \alu0|res[28]~175_combout  = (\ex_alu_res[2]~23_combout  & ((\alu0|Mux120~109_combout ) # ((\ex_alu_res[2]~22_combout )))) # (!\ex_alu_res[2]~23_combout  & (((\alu0|Mux120~111_combout  & !\ex_alu_res[2]~22_combout ))))

	.dataa(\ex_alu_res[2]~23_combout ),
	.datab(\alu0|Mux120~109_combout ),
	.datac(\alu0|Mux120~111_combout ),
	.datad(\ex_alu_res[2]~22_combout ),
	.cin(gnd),
	.combout(\alu0|res[28]~175_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~175 .lut_mask = 16'hAAD8;
defparam \alu0|res[28]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \alu0|res[28]~176 (
// Equation(s):
// \alu0|res[28]~176_combout  = (\alu0|res[28]~175_combout  & (((\alu0|Mux67~6_combout ) # (!\ex_alu_res[2]~22_combout )))) # (!\alu0|res[28]~175_combout  & (\alu0|Mux65~31_combout  & (\ex_alu_res[2]~22_combout )))

	.dataa(\alu0|res[28]~175_combout ),
	.datab(\alu0|Mux65~31_combout ),
	.datac(\ex_alu_res[2]~22_combout ),
	.datad(\alu0|Mux67~6_combout ),
	.cin(gnd),
	.combout(\alu0|res[28]~176_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~176 .lut_mask = 16'hEA4A;
defparam \alu0|res[28]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \alu0|res[28]~177 (
// Equation(s):
// \alu0|res[28]~177_combout  = (id_inst[14] & (((\alu0|Mux120~118_combout ) # (\ex_wire_alu_in2[4]~4_combout )))) # (!id_inst[14] & (\alu0|res[28]~176_combout  & ((!\ex_wire_alu_in2[4]~4_combout ))))

	.dataa(id_inst[14]),
	.datab(\alu0|res[28]~176_combout ),
	.datac(\alu0|Mux120~118_combout ),
	.datad(\ex_wire_alu_in2[4]~4_combout ),
	.cin(gnd),
	.combout(\alu0|res[28]~177_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~177 .lut_mask = 16'hAAE4;
defparam \alu0|res[28]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \alu0|res[28]~178 (
// Equation(s):
// \alu0|res[28]~178_combout  = (\ex_wire_alu_in2[4]~4_combout  & ((\alu0|res[28]~177_combout  & (\alu0|srxisig~0_combout )) # (!\alu0|res[28]~177_combout  & ((\alu0|Mux67~5_combout ))))) # (!\ex_wire_alu_in2[4]~4_combout  & (((\alu0|res[28]~177_combout ))))

	.dataa(\alu0|srxisig~0_combout ),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(\alu0|res[28]~177_combout ),
	.datad(\alu0|Mux67~5_combout ),
	.cin(gnd),
	.combout(\alu0|res[28]~178_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~178 .lut_mask = 16'hBCB0;
defparam \alu0|res[28]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \reg0|r2[28]~231 (
// Equation(s):
// \reg0|r2[28]~231_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[26][28]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][28]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[18][28]~q ),
	.datab(\reg0|xx[26][28]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~231_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~231 .lut_mask = 16'hF0CA;
defparam \reg0|r2[28]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \reg0|r2[28]~232 (
// Equation(s):
// \reg0|r2[28]~232_combout  = (\reg0|r2[28]~231_combout  & ((\reg0|xx[30][28]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[28]~231_combout  & (((\reg0|xx[22][28]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|r2[28]~231_combout ),
	.datab(\reg0|xx[30][28]~q ),
	.datac(\reg0|xx[22][28]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~232_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~232 .lut_mask = 16'hD8AA;
defparam \reg0|r2[28]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
cycloneive_lcell_comb \reg0|r2[28]~235 (
// Equation(s):
// \reg0|r2[28]~235_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[24][28]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[16][28]~q )))))

	.dataa(\reg0|xx[24][28]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|xx[16][28]~q ),
	.cin(gnd),
	.combout(\reg0|r2[28]~235_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~235 .lut_mask = 16'hE3E0;
defparam \reg0|r2[28]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N20
cycloneive_lcell_comb \reg0|r2[28]~236 (
// Equation(s):
// \reg0|r2[28]~236_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[28]~235_combout  & ((\reg0|xx[28][28]~q ))) # (!\reg0|r2[28]~235_combout  & (\reg0|xx[20][28]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[28]~235_combout ))))

	.dataa(\reg0|xx[20][28]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[28][28]~q ),
	.datad(\reg0|r2[28]~235_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~236_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~236 .lut_mask = 16'hF388;
defparam \reg0|r2[28]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \reg0|r2[28]~233 (
// Equation(s):
// \reg0|r2[28]~233_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][28]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][28]~q )))))

	.dataa(\reg0|xx[21][28]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][28]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~233_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~233 .lut_mask = 16'hEE30;
defparam \reg0|r2[28]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \reg0|r2[28]~234 (
// Equation(s):
// \reg0|r2[28]~234_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[28]~233_combout  & ((\reg0|xx[29][28]~q ))) # (!\reg0|r2[28]~233_combout  & (\reg0|xx[25][28]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[28]~233_combout ))))

	.dataa(\reg0|xx[25][28]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][28]~q ),
	.datad(\reg0|r2[28]~233_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~234_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~234 .lut_mask = 16'hF388;
defparam \reg0|r2[28]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N8
cycloneive_lcell_comb \reg0|r2[28]~237 (
// Equation(s):
// \reg0|r2[28]~237_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[28]~234_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[28]~236_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[28]~236_combout ),
	.datad(\reg0|r2[28]~234_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~237_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~237 .lut_mask = 16'hDC98;
defparam \reg0|r2[28]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \reg0|r2[28]~238 (
// Equation(s):
// \reg0|r2[28]~238_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[23][28]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[19][28]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[23][28]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[19][28]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~238_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~238 .lut_mask = 16'hCCB8;
defparam \reg0|r2[28]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \reg0|r2[28]~239 (
// Equation(s):
// \reg0|r2[28]~239_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[28]~238_combout  & ((\reg0|xx[31][28]~q ))) # (!\reg0|r2[28]~238_combout  & (\reg0|xx[27][28]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[28]~238_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][28]~q ),
	.datac(\reg0|xx[31][28]~q ),
	.datad(\reg0|r2[28]~238_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~239_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~239 .lut_mask = 16'hF588;
defparam \reg0|r2[28]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N22
cycloneive_lcell_comb \reg0|r2[28]~240 (
// Equation(s):
// \reg0|r2[28]~240_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[28]~237_combout  & ((\reg0|r2[28]~239_combout ))) # (!\reg0|r2[28]~237_combout  & (\reg0|r2[28]~232_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[28]~237_combout ))))

	.dataa(\reg0|r2[28]~232_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[28]~237_combout ),
	.datad(\reg0|r2[28]~239_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~240_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~240 .lut_mask = 16'hF838;
defparam \reg0|r2[28]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N28
cycloneive_lcell_comb \reg0|r2[28]~248 (
// Equation(s):
// \reg0|r2[28]~248_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][28]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][28]~q ))))

	.dataa(\reg0|xx[12][28]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|xx[14][28]~q ),
	.cin(gnd),
	.combout(\reg0|r2[28]~248_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~248 .lut_mask = 16'hF2C2;
defparam \reg0|r2[28]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N6
cycloneive_lcell_comb \reg0|r2[28]~249 (
// Equation(s):
// \reg0|r2[28]~249_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[28]~248_combout  & ((\reg0|xx[15][28]~q ))) # (!\reg0|r2[28]~248_combout  & (\reg0|xx[13][28]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[28]~248_combout ))))

	.dataa(\reg0|xx[13][28]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][28]~q ),
	.datad(\reg0|r2[28]~248_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~249_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~249 .lut_mask = 16'hF388;
defparam \reg0|r2[28]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N8
cycloneive_lcell_comb \reg0|r2[28]~243 (
// Equation(s):
// \reg0|r2[28]~243_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][28]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][28]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[4][28]~q ),
	.datac(\reg0|xx[6][28]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~243_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~243 .lut_mask = 16'hFA44;
defparam \reg0|r2[28]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N22
cycloneive_lcell_comb \reg0|r2[28]~244 (
// Equation(s):
// \reg0|r2[28]~244_combout  = (\reg0|r2[28]~243_combout  & (((\reg0|xx[7][28]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[28]~243_combout  & (\reg0|xx[5][28]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[5][28]~q ),
	.datab(\reg0|xx[7][28]~q ),
	.datac(\reg0|r2[28]~243_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~244_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~244 .lut_mask = 16'hCAF0;
defparam \reg0|r2[28]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N4
cycloneive_lcell_comb \reg0|r2[28]~245 (
// Equation(s):
// \reg0|r2[28]~245_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][28]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][28]~q ))

	.dataa(\reg0|xx[2][28]~q ),
	.datab(\reg0|xx[3][28]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~245_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~245 .lut_mask = 16'hCCAA;
defparam \reg0|r2[28]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N16
cycloneive_lcell_comb \reg0|r2[28]~246 (
// Equation(s):
// \reg0|r2[28]~246_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[28]~245_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][28]~q )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[1][28]~q ),
	.datac(\reg0|r2[28]~245_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~246_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~246 .lut_mask = 16'hF088;
defparam \reg0|r2[28]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N14
cycloneive_lcell_comb \reg0|r2[28]~247 (
// Equation(s):
// \reg0|r2[28]~247_combout  = (\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout ) # ((\reg0|r2[28]~244_combout )))) # (!\mem0|q[22]~8_combout  & (!\mem0|q[23]~7_combout  & ((\reg0|r2[28]~246_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[28]~244_combout ),
	.datad(\reg0|r2[28]~246_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~247_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~247 .lut_mask = 16'hB9A8;
defparam \reg0|r2[28]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \reg0|r2[28]~241 (
// Equation(s):
// \reg0|r2[28]~241_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|xx[9][28]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][28]~q ))))

	.dataa(\reg0|xx[8][28]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[9][28]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~241_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~241 .lut_mask = 16'hFC22;
defparam \reg0|r2[28]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \reg0|r2[28]~242 (
// Equation(s):
// \reg0|r2[28]~242_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[28]~241_combout  & (\reg0|xx[11][28]~q )) # (!\reg0|r2[28]~241_combout  & ((\reg0|xx[10][28]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[28]~241_combout ))))

	.dataa(\reg0|xx[11][28]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[10][28]~q ),
	.datad(\reg0|r2[28]~241_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~242_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~242 .lut_mask = 16'hBBC0;
defparam \reg0|r2[28]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
cycloneive_lcell_comb \reg0|r2[28]~250 (
// Equation(s):
// \reg0|r2[28]~250_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[28]~247_combout  & (\reg0|r2[28]~249_combout )) # (!\reg0|r2[28]~247_combout  & ((\reg0|r2[28]~242_combout ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[28]~247_combout ))))

	.dataa(\reg0|r2[28]~249_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[28]~247_combout ),
	.datad(\reg0|r2[28]~242_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~250_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~250 .lut_mask = 16'hBCB0;
defparam \reg0|r2[28]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N4
cycloneive_lcell_comb \reg0|r2[28]~251 (
// Equation(s):
// \reg0|r2[28]~251_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[28]~240_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[28]~250_combout )))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[28]~240_combout ),
	.datad(\reg0|r2[28]~250_combout ),
	.cin(gnd),
	.combout(\reg0|r2[28]~251_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[28]~251 .lut_mask = 16'hA280;
defparam \reg0|r2[28]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N5
dffeas \id_reg_r2[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[28]~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[28] .is_wysiwyg = "true";
defparam \id_reg_r2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \ex_wire_alu_in2[28]~11 (
// Equation(s):
// \ex_wire_alu_in2[28]~11_combout  = (\id_Rtype~q  & (((id_reg_r2[28])))) # (!\id_Rtype~q  & ((\id_Btype~q  & ((id_reg_r2[28]))) # (!\id_Btype~q  & (id_imm[28]))))

	.dataa(\id_Rtype~q ),
	.datab(id_imm[28]),
	.datac(\id_Btype~q ),
	.datad(id_reg_r2[28]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[28]~11 .lut_mask = 16'hFE04;
defparam \ex_wire_alu_in2[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \alu0|res[28]~172 (
// Equation(s):
// \alu0|res[28]~172_combout  = (id_inst[14] & ((id_reg_r1[28]) # (\ex_wire_alu_in2[28]~11_combout )))

	.dataa(gnd),
	.datab(id_reg_r1[28]),
	.datac(\ex_wire_alu_in2[28]~11_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|res[28]~172_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~172 .lut_mask = 16'hFC00;
defparam \alu0|res[28]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \alu0|res[28]~204 (
// Equation(s):
// \alu0|res[28]~204_combout  = (\ex_alu_res[7]~17_combout  & (\ex_wire_alu_in2[28]~11_combout  $ (((id_reg_r1[28]))))) # (!\ex_alu_res[7]~17_combout  & (((\alu0|Equal4~0_combout ))))

	.dataa(\ex_wire_alu_in2[28]~11_combout ),
	.datab(\alu0|Equal4~0_combout ),
	.datac(id_reg_r1[28]),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[28]~204_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~204 .lut_mask = 16'h5ACC;
defparam \alu0|res[28]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \alu0|Add1~56 (
// Equation(s):
// \alu0|Add1~56_combout  = ((id_reg_r1[28] $ (\ex_wire_alu_in2[28]~11_combout  $ (\alu0|Add1~55 )))) # (GND)
// \alu0|Add1~57  = CARRY((id_reg_r1[28] & ((!\alu0|Add1~55 ) # (!\ex_wire_alu_in2[28]~11_combout ))) # (!id_reg_r1[28] & (!\ex_wire_alu_in2[28]~11_combout  & !\alu0|Add1~55 )))

	.dataa(id_reg_r1[28]),
	.datab(\ex_wire_alu_in2[28]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~55 ),
	.combout(\alu0|Add1~56_combout ),
	.cout(\alu0|Add1~57 ));
// synopsys translate_off
defparam \alu0|Add1~56 .lut_mask = 16'h962B;
defparam \alu0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \alu0|res[28]~173 (
// Equation(s):
// \alu0|res[28]~173_combout  = (\ex_alu_res[7]~16_combout  & (((!\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & (\alu0|res[28]~204_combout  & ((\ex_alu_res[7]~17_combout ) # (\alu0|Add1~56_combout ))))

	.dataa(\alu0|res[28]~204_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\alu0|Add1~56_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[28]~173_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~173 .lut_mask = 16'h33A8;
defparam \alu0|res[28]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \alu0|res[28]~174 (
// Equation(s):
// \alu0|res[28]~174_combout  = (\ex_alu_res[2]~25_combout  & ((\alu0|res[28]~173_combout  & ((\alu0|res[28]~172_combout ))) # (!\alu0|res[28]~173_combout  & (\ex_wire_alu_in2[28]~11_combout )))) # (!\ex_alu_res[2]~25_combout  & (((\alu0|res[28]~173_combout 
// ))))

	.dataa(\ex_wire_alu_in2[28]~11_combout ),
	.datab(\alu0|res[28]~172_combout ),
	.datac(\ex_alu_res[2]~25_combout ),
	.datad(\alu0|res[28]~173_combout ),
	.cin(gnd),
	.combout(\alu0|res[28]~174_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[28]~174 .lut_mask = 16'hCFA0;
defparam \alu0|res[28]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \ex_alu_res[28]~6 (
// Equation(s):
// \ex_alu_res[28]~6_combout  = (\ex_alu_res[7]~12_combout  & (\alu0|res[28]~178_combout )) # (!\ex_alu_res[7]~12_combout  & ((\alu0|res[28]~174_combout )))

	.dataa(\alu0|res[28]~178_combout ),
	.datab(\ex_alu_res[7]~12_combout ),
	.datac(gnd),
	.datad(\alu0|res[28]~174_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[28]~6 .lut_mask = 16'hBB88;
defparam \ex_alu_res[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \alu0|Ires[0][28]~56 (
// Equation(s):
// \alu0|Ires[0][28]~56_combout  = ((id_reg_r1[28] $ (\ex_wire_alu_in2[28]~11_combout  $ (!\alu0|Ires[0][27]~55 )))) # (GND)
// \alu0|Ires[0][28]~57  = CARRY((id_reg_r1[28] & ((\ex_wire_alu_in2[28]~11_combout ) # (!\alu0|Ires[0][27]~55 ))) # (!id_reg_r1[28] & (\ex_wire_alu_in2[28]~11_combout  & !\alu0|Ires[0][27]~55 )))

	.dataa(id_reg_r1[28]),
	.datab(\ex_wire_alu_in2[28]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][27]~55 ),
	.combout(\alu0|Ires[0][28]~56_combout ),
	.cout(\alu0|Ires[0][28]~57 ));
// synopsys translate_off
defparam \alu0|Ires[0][28]~56 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \ex_alu_res[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[28]~6_combout ),
	.asdata(\alu0|Ires[0][28]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ex_alu_res[23]~28_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[28] .is_wysiwyg = "true";
defparam \ex_alu_res[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \alu0|Mux161~0 (
// Equation(s):
// \alu0|Mux161~0_combout  = (\alu0|Mux190~0_combout  & ((\ex_wire_alu_in2[30]~9_combout ) # ((!id_inst[12] & id_reg_r1[30]))))

	.dataa(id_inst[12]),
	.datab(\alu0|Mux190~0_combout ),
	.datac(id_reg_r1[30]),
	.datad(\ex_wire_alu_in2[30]~9_combout ),
	.cin(gnd),
	.combout(\alu0|Mux161~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux161~0 .lut_mask = 16'hCC40;
defparam \alu0|Mux161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \alu0|Mux65~15 (
// Equation(s):
// \alu0|Mux65~15_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~1_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux65~4_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux65~4_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux65~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~15 .lut_mask = 16'hFC0C;
defparam \alu0|Mux65~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \alu0|Mux65~19 (
// Equation(s):
// \alu0|Mux65~19_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux65~15_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux65~18_combout ))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\alu0|Mux65~18_combout ),
	.datac(gnd),
	.datad(\alu0|Mux65~15_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~19 .lut_mask = 16'hEE44;
defparam \alu0|Mux65~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \alu0|Mux65~33 (
// Equation(s):
// \alu0|Mux65~33_combout  = (!\ex_wire_alu_in2[1]~5_combout  & ((\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[29]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[30]))))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(id_reg_r1[30]),
	.datac(id_reg_r1[29]),
	.datad(\ex_wire_alu_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~33 .lut_mask = 16'h00E4;
defparam \alu0|Mux65~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \alu0|Mux65~34 (
// Equation(s):
// \alu0|Mux65~34_combout  = (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux65~33_combout ) # ((\ex_wire_alu_in2[1]~5_combout  & \alu0|Mux120~111_combout ))))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\alu0|Mux120~111_combout ),
	.datac(\alu0|Mux65~33_combout ),
	.datad(\ex_wire_alu_in2[2]~6_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~34 .lut_mask = 16'h00F8;
defparam \alu0|Mux65~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \alu0|Mux65~35 (
// Equation(s):
// \alu0|Mux65~35_combout  = (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux65~34_combout ) # ((\ex_wire_alu_in2[2]~6_combout  & \alu0|Mux65~32_combout ))))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(\alu0|Mux65~34_combout ),
	.datad(\alu0|Mux65~32_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~35 .lut_mask = 16'h3230;
defparam \alu0|Mux65~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \alu0|Mux65~36 (
// Equation(s):
// \alu0|Mux65~36_combout  = (\alu0|Mux65~35_combout ) # ((\ex_wire_alu_in2[3]~7_combout  & \alu0|Mux65~29_combout ))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(gnd),
	.datac(\alu0|Mux65~29_combout ),
	.datad(\alu0|Mux65~35_combout ),
	.cin(gnd),
	.combout(\alu0|Mux65~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux65~36 .lut_mask = 16'hFFA0;
defparam \alu0|Mux65~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \alu0|Mux161~1 (
// Equation(s):
// \alu0|Mux161~1_combout  = (\ex_wire_alu_in2[4]~4_combout  & (((id_inst[14])))) # (!\ex_wire_alu_in2[4]~4_combout  & ((id_inst[14] & ((\alu0|Mux120~108_combout ))) # (!id_inst[14] & (\alu0|Mux65~36_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|Mux65~36_combout ),
	.datac(\alu0|Mux120~108_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|Mux161~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux161~1 .lut_mask = 16'hFA44;
defparam \alu0|Mux161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \alu0|Mux161~2 (
// Equation(s):
// \alu0|Mux161~2_combout  = (\ex_wire_alu_in2[4]~4_combout  & ((\alu0|Mux161~1_combout  & ((\alu0|srxisig~0_combout ))) # (!\alu0|Mux161~1_combout  & (\alu0|Mux65~19_combout )))) # (!\ex_wire_alu_in2[4]~4_combout  & (((\alu0|Mux161~1_combout ))))

	.dataa(\alu0|Mux65~19_combout ),
	.datab(\alu0|srxisig~0_combout ),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\alu0|Mux161~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux161~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux161~2 .lut_mask = 16'hCFA0;
defparam \alu0|Mux161~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \alu0|res~186 (
// Equation(s):
// \alu0|res~186_combout  = (id_inst[14] & (id_reg_r1[30] $ (\ex_wire_alu_in2[30]~9_combout )))

	.dataa(gnd),
	.datab(id_inst[14]),
	.datac(id_reg_r1[30]),
	.datad(\ex_wire_alu_in2[30]~9_combout ),
	.cin(gnd),
	.combout(\alu0|res~186_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~186 .lut_mask = 16'h0CC0;
defparam \alu0|res~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \alu0|Add1~58 (
// Equation(s):
// \alu0|Add1~58_combout  = (id_reg_r1[29] & ((\ex_wire_alu_in2[29]~10_combout  & (!\alu0|Add1~57 )) # (!\ex_wire_alu_in2[29]~10_combout  & (\alu0|Add1~57  & VCC)))) # (!id_reg_r1[29] & ((\ex_wire_alu_in2[29]~10_combout  & ((\alu0|Add1~57 ) # (GND))) # 
// (!\ex_wire_alu_in2[29]~10_combout  & (!\alu0|Add1~57 ))))
// \alu0|Add1~59  = CARRY((id_reg_r1[29] & (\ex_wire_alu_in2[29]~10_combout  & !\alu0|Add1~57 )) # (!id_reg_r1[29] & ((\ex_wire_alu_in2[29]~10_combout ) # (!\alu0|Add1~57 ))))

	.dataa(id_reg_r1[29]),
	.datab(\ex_wire_alu_in2[29]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~57 ),
	.combout(\alu0|Add1~58_combout ),
	.cout(\alu0|Add1~59 ));
// synopsys translate_off
defparam \alu0|Add1~58 .lut_mask = 16'h694D;
defparam \alu0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \alu0|Add1~60 (
// Equation(s):
// \alu0|Add1~60_combout  = ((id_reg_r1[30] $ (\ex_wire_alu_in2[30]~9_combout  $ (\alu0|Add1~59 )))) # (GND)
// \alu0|Add1~61  = CARRY((id_reg_r1[30] & ((!\alu0|Add1~59 ) # (!\ex_wire_alu_in2[30]~9_combout ))) # (!id_reg_r1[30] & (!\ex_wire_alu_in2[30]~9_combout  & !\alu0|Add1~59 )))

	.dataa(id_reg_r1[30]),
	.datab(\ex_wire_alu_in2[30]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add1~59 ),
	.combout(\alu0|Add1~60_combout ),
	.cout(\alu0|Add1~61 ));
// synopsys translate_off
defparam \alu0|Add1~60 .lut_mask = 16'h962B;
defparam \alu0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \alu0|Ires[0][30]~60 (
// Equation(s):
// \alu0|Ires[0][30]~60_combout  = ((\ex_wire_alu_in2[30]~9_combout  $ (id_reg_r1[30] $ (!\alu0|Ires[0][29]~59 )))) # (GND)
// \alu0|Ires[0][30]~61  = CARRY((\ex_wire_alu_in2[30]~9_combout  & ((id_reg_r1[30]) # (!\alu0|Ires[0][29]~59 ))) # (!\ex_wire_alu_in2[30]~9_combout  & (id_reg_r1[30] & !\alu0|Ires[0][29]~59 )))

	.dataa(\ex_wire_alu_in2[30]~9_combout ),
	.datab(id_reg_r1[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][29]~59 ),
	.combout(\alu0|Ires[0][30]~60_combout ),
	.cout(\alu0|Ires[0][30]~61 ));
// synopsys translate_off
defparam \alu0|Ires[0][30]~60 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \alu0|res~187 (
// Equation(s):
// \alu0|res~187_combout  = (!id_inst[14] & ((id_inst[30] & (\alu0|Add1~60_combout )) # (!id_inst[30] & ((\alu0|Ires[0][30]~60_combout )))))

	.dataa(id_inst[30]),
	.datab(id_inst[14]),
	.datac(\alu0|Add1~60_combout ),
	.datad(\alu0|Ires[0][30]~60_combout ),
	.cin(gnd),
	.combout(\alu0|res~187_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~187 .lut_mask = 16'h3120;
defparam \alu0|res~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \alu0|res~188 (
// Equation(s):
// \alu0|res~188_combout  = (id_inst[12] & (\alu0|Mux161~2_combout )) # (!id_inst[12] & (((\alu0|res~186_combout ) # (\alu0|res~187_combout ))))

	.dataa(\alu0|Mux161~2_combout ),
	.datab(\alu0|res~186_combout ),
	.datac(id_inst[12]),
	.datad(\alu0|res~187_combout ),
	.cin(gnd),
	.combout(\alu0|res~188_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~188 .lut_mask = 16'hAFAC;
defparam \alu0|res~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \alu0|res~189 (
// Equation(s):
// \alu0|res~189_combout  = (\alu0|Equal4~0_combout  & ((\alu0|Mux161~0_combout ) # ((!id_inst[13] & \alu0|res~188_combout ))))

	.dataa(\alu0|Mux161~0_combout ),
	.datab(id_inst[13]),
	.datac(\alu0|res~188_combout ),
	.datad(\alu0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\alu0|res~189_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~189 .lut_mask = 16'hBA00;
defparam \alu0|res~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \alu0|Mux129~4 (
// Equation(s):
// \alu0|Mux129~4_combout  = (id_inst[14] & (id_reg_r1[30] $ ((\ex_wire_alu_in2[30]~9_combout )))) # (!id_inst[14] & (((\alu0|Ires[0][30]~60_combout ))))

	.dataa(id_reg_r1[30]),
	.datab(\ex_wire_alu_in2[30]~9_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|Ires[0][30]~60_combout ),
	.cin(gnd),
	.combout(\alu0|Mux129~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux129~4 .lut_mask = 16'h6F60;
defparam \alu0|Mux129~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \alu0|Mux129~2 (
// Equation(s):
// \alu0|Mux129~2_combout  = (id_inst[12] & ((\alu0|Mux161~2_combout ))) # (!id_inst[12] & (\alu0|Mux129~4_combout ))

	.dataa(id_inst[12]),
	.datab(\alu0|Mux129~4_combout ),
	.datac(\alu0|Mux161~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux129~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux129~2 .lut_mask = 16'hE4E4;
defparam \alu0|Mux129~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \alu0|Mux129~3 (
// Equation(s):
// \alu0|Mux129~3_combout  = (\alu0|Mux161~0_combout ) # ((!id_inst[13] & \alu0|Mux129~2_combout ))

	.dataa(\alu0|Mux161~0_combout ),
	.datab(gnd),
	.datac(id_inst[13]),
	.datad(\alu0|Mux129~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux129~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux129~3 .lut_mask = 16'hAFAA;
defparam \alu0|Mux129~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \ex_alu_res[30]~8 (
// Equation(s):
// \ex_alu_res[30]~8_combout  = (\alu0|Equal3~1_combout  & ((\alu0|Mux129~3_combout ))) # (!\alu0|Equal3~1_combout  & (\alu0|res~189_combout ))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(\alu0|res~189_combout ),
	.datac(gnd),
	.datad(\alu0|Mux129~3_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[30]~8 .lut_mask = 16'hEE44;
defparam \ex_alu_res[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \ex_alu_res[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[30]~8_combout ),
	.asdata(\alu0|Ires[0][30]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[30] .is_wysiwyg = "true";
defparam \ex_alu_res[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \alu0|res[29]~205 (
// Equation(s):
// \alu0|res[29]~205_combout  = (\ex_alu_res[7]~17_combout  & (\ex_wire_alu_in2[29]~10_combout  $ (((id_reg_r1[29]))))) # (!\ex_alu_res[7]~17_combout  & (((\alu0|Equal4~0_combout ))))

	.dataa(\ex_wire_alu_in2[29]~10_combout ),
	.datab(\alu0|Equal4~0_combout ),
	.datac(id_reg_r1[29]),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[29]~205_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~205 .lut_mask = 16'h5ACC;
defparam \alu0|res[29]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \alu0|res[29]~180 (
// Equation(s):
// \alu0|res[29]~180_combout  = (\ex_alu_res[7]~16_combout  & (((!\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & (\alu0|res[29]~205_combout  & ((\alu0|Add1~58_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\alu0|res[29]~205_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\alu0|Add1~58_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[29]~180_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~180 .lut_mask = 16'h22EC;
defparam \alu0|res[29]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \alu0|res[29]~179 (
// Equation(s):
// \alu0|res[29]~179_combout  = (id_inst[14] & ((id_reg_r1[29]) # (\ex_wire_alu_in2[29]~10_combout )))

	.dataa(id_inst[14]),
	.datab(gnd),
	.datac(id_reg_r1[29]),
	.datad(\ex_wire_alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu0|res[29]~179_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~179 .lut_mask = 16'hAAA0;
defparam \alu0|res[29]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \alu0|res[29]~181 (
// Equation(s):
// \alu0|res[29]~181_combout  = (\ex_alu_res[2]~25_combout  & ((\alu0|res[29]~180_combout  & ((\alu0|res[29]~179_combout ))) # (!\alu0|res[29]~180_combout  & (\ex_wire_alu_in2[29]~10_combout )))) # (!\ex_alu_res[2]~25_combout  & (((\alu0|res[29]~180_combout 
// ))))

	.dataa(\ex_wire_alu_in2[29]~10_combout ),
	.datab(\ex_alu_res[2]~25_combout ),
	.datac(\alu0|res[29]~180_combout ),
	.datad(\alu0|res[29]~179_combout ),
	.cin(gnd),
	.combout(\alu0|res[29]~181_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~181 .lut_mask = 16'hF838;
defparam \alu0|res[29]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \alu0|Mux66~3 (
// Equation(s):
// \alu0|Mux66~3_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~8_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~13_combout ))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~13_combout ),
	.datad(\alu0|Mux64~8_combout ),
	.cin(gnd),
	.combout(\alu0|Mux66~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux66~3 .lut_mask = 16'hFC30;
defparam \alu0|Mux66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \alu0|Mux66~4 (
// Equation(s):
// \alu0|Mux66~4_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux66~0_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux66~3_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux66~3_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux66~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux66~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux66~4 .lut_mask = 16'hFC0C;
defparam \alu0|Mux66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \alu0|Mux66~6 (
// Equation(s):
// \alu0|Mux66~6_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~19_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~24_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~19_combout ),
	.datad(\alu0|Mux64~24_combout ),
	.cin(gnd),
	.combout(\alu0|Mux66~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux66~6 .lut_mask = 16'hF3C0;
defparam \alu0|Mux66~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \alu0|Mux120~112 (
// Equation(s):
// \alu0|Mux120~112_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[28])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[29])))

	.dataa(id_reg_r1[28]),
	.datab(gnd),
	.datac(id_reg_r1[29]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~112 .lut_mask = 16'hAAF0;
defparam \alu0|Mux120~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \alu0|res[29]~182 (
// Equation(s):
// \alu0|res[29]~182_combout  = (\ex_alu_res[2]~22_combout  & ((\alu0|Mux64~29_combout ) # ((\ex_alu_res[2]~23_combout )))) # (!\ex_alu_res[2]~22_combout  & (((\alu0|Mux120~112_combout  & !\ex_alu_res[2]~23_combout ))))

	.dataa(\ex_alu_res[2]~22_combout ),
	.datab(\alu0|Mux64~29_combout ),
	.datac(\alu0|Mux120~112_combout ),
	.datad(\ex_alu_res[2]~23_combout ),
	.cin(gnd),
	.combout(\alu0|res[29]~182_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~182 .lut_mask = 16'hAAD8;
defparam \alu0|res[29]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \alu0|res[29]~183 (
// Equation(s):
// \alu0|res[29]~183_combout  = (\ex_alu_res[2]~23_combout  & ((\alu0|res[29]~182_combout  & (\alu0|Mux66~6_combout )) # (!\alu0|res[29]~182_combout  & ((\alu0|Mux120~110_combout ))))) # (!\ex_alu_res[2]~23_combout  & (((\alu0|res[29]~182_combout ))))

	.dataa(\ex_alu_res[2]~23_combout ),
	.datab(\alu0|Mux66~6_combout ),
	.datac(\alu0|res[29]~182_combout ),
	.datad(\alu0|Mux120~110_combout ),
	.cin(gnd),
	.combout(\alu0|res[29]~183_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~183 .lut_mask = 16'hDAD0;
defparam \alu0|res[29]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \alu0|Mux120~119 (
// Equation(s):
// \alu0|Mux120~119_combout  = (\ex_alu_res[2]~22_combout  & (id_reg_r1[31] & (id_inst[30]))) # (!\ex_alu_res[2]~22_combout  & (((\alu0|Mux120~59_combout ))))

	.dataa(\ex_alu_res[2]~22_combout ),
	.datab(id_reg_r1[31]),
	.datac(id_inst[30]),
	.datad(\alu0|Mux120~59_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~119 .lut_mask = 16'hD580;
defparam \alu0|Mux120~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \alu0|res[29]~184 (
// Equation(s):
// \alu0|res[29]~184_combout  = (\ex_wire_alu_in2[4]~4_combout  & (((id_inst[14])))) # (!\ex_wire_alu_in2[4]~4_combout  & ((id_inst[14] & ((\alu0|Mux120~119_combout ))) # (!id_inst[14] & (\alu0|res[29]~183_combout ))))

	.dataa(\alu0|res[29]~183_combout ),
	.datab(\alu0|Mux120~119_combout ),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|res[29]~184_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~184 .lut_mask = 16'hFC0A;
defparam \alu0|res[29]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \alu0|res[29]~185 (
// Equation(s):
// \alu0|res[29]~185_combout  = (\ex_wire_alu_in2[4]~4_combout  & ((\alu0|res[29]~184_combout  & (\alu0|srxisig~0_combout )) # (!\alu0|res[29]~184_combout  & ((\alu0|Mux66~4_combout ))))) # (!\ex_wire_alu_in2[4]~4_combout  & (((\alu0|res[29]~184_combout ))))

	.dataa(\alu0|srxisig~0_combout ),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(\alu0|Mux66~4_combout ),
	.datad(\alu0|res[29]~184_combout ),
	.cin(gnd),
	.combout(\alu0|res[29]~185_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[29]~185 .lut_mask = 16'hBBC0;
defparam \alu0|res[29]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \ex_alu_res[29]~7 (
// Equation(s):
// \ex_alu_res[29]~7_combout  = (\ex_alu_res[7]~12_combout  & ((\alu0|res[29]~185_combout ))) # (!\ex_alu_res[7]~12_combout  & (\alu0|res[29]~181_combout ))

	.dataa(\ex_alu_res[7]~12_combout ),
	.datab(\alu0|res[29]~181_combout ),
	.datac(gnd),
	.datad(\alu0|res[29]~185_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[29]~7 .lut_mask = 16'hEE44;
defparam \ex_alu_res[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \alu0|Ires[0][29]~58 (
// Equation(s):
// \alu0|Ires[0][29]~58_combout  = (\ex_wire_alu_in2[29]~10_combout  & ((id_reg_r1[29] & (\alu0|Ires[0][28]~57  & VCC)) # (!id_reg_r1[29] & (!\alu0|Ires[0][28]~57 )))) # (!\ex_wire_alu_in2[29]~10_combout  & ((id_reg_r1[29] & (!\alu0|Ires[0][28]~57 )) # 
// (!id_reg_r1[29] & ((\alu0|Ires[0][28]~57 ) # (GND)))))
// \alu0|Ires[0][29]~59  = CARRY((\ex_wire_alu_in2[29]~10_combout  & (!id_reg_r1[29] & !\alu0|Ires[0][28]~57 )) # (!\ex_wire_alu_in2[29]~10_combout  & ((!\alu0|Ires[0][28]~57 ) # (!id_reg_r1[29]))))

	.dataa(\ex_wire_alu_in2[29]~10_combout ),
	.datab(id_reg_r1[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][28]~57 ),
	.combout(\alu0|Ires[0][29]~58_combout ),
	.cout(\alu0|Ires[0][29]~59 ));
// synopsys translate_off
defparam \alu0|Ires[0][29]~58 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \ex_alu_res[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[29]~7_combout ),
	.asdata(\alu0|Ires[0][29]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ex_alu_res[23]~28_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[29] .is_wysiwyg = "true";
defparam \ex_alu_res[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \mem_wire_pc_new~8 (
// Equation(s):
// \mem_wire_pc_new~8_combout  = (!ex_alu_res[28] & (!ex_alu_res[30] & (!ex_alu_res[29] & !ex_alu_res[31])))

	.dataa(ex_alu_res[28]),
	.datab(ex_alu_res[30]),
	.datac(ex_alu_res[29]),
	.datad(ex_alu_res[31]),
	.cin(gnd),
	.combout(\mem_wire_pc_new~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~8 .lut_mask = 16'h0001;
defparam \mem_wire_pc_new~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \mem_wire_pc_new~9 (
// Equation(s):
// \mem_wire_pc_new~9_combout  = (\mem_wire_pc_new~5_combout  & (\mem_wire_pc_new~6_combout  & (\mem_wire_pc_new~7_combout  & \mem_wire_pc_new~8_combout )))

	.dataa(\mem_wire_pc_new~5_combout ),
	.datab(\mem_wire_pc_new~6_combout ),
	.datac(\mem_wire_pc_new~7_combout ),
	.datad(\mem_wire_pc_new~8_combout ),
	.cin(gnd),
	.combout(\mem_wire_pc_new~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~9 .lut_mask = 16'h8000;
defparam \mem_wire_pc_new~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \mem_wire_pc_new~10 (
// Equation(s):
// \mem_wire_pc_new~10_combout  = (!\ex_sig_jump~q  & (((\mem_wire_pc_new~4_combout  & \mem_wire_pc_new~9_combout )) # (!\ex_sig_branch~q )))

	.dataa(\ex_sig_jump~q ),
	.datab(\mem_wire_pc_new~4_combout ),
	.datac(\ex_sig_branch~q ),
	.datad(\mem_wire_pc_new~9_combout ),
	.cin(gnd),
	.combout(\mem_wire_pc_new~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~10 .lut_mask = 16'h4505;
defparam \mem_wire_pc_new~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \mem_wire_pc_new~11 (
// Equation(s):
// \mem_wire_pc_new~11_combout  = (!\mem_wire_pc_new~10_combout  & ((!\ex_Itype~q ) # (!\ex_sig_jump~q )))

	.dataa(\ex_sig_jump~q ),
	.datab(gnd),
	.datac(\ex_Itype~q ),
	.datad(\mem_wire_pc_new~10_combout ),
	.cin(gnd),
	.combout(\mem_wire_pc_new~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_pc_new~11 .lut_mask = 16'h005F;
defparam \mem_wire_pc_new~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \mem_pc_new[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[20]~20_combout ),
	.asdata(\Add4~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[20] .is_wysiwyg = "true";
defparam \mem_pc_new[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \pcreg0|pcnter~21 (
// Equation(s):
// \pcreg0|pcnter~21_combout  = (\pcreg0|always0~0_combout  & (mem_pc_new[20] & !\button_in[0]~input_o ))

	.dataa(\pcreg0|always0~0_combout ),
	.datab(gnd),
	.datac(mem_pc_new[20]),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~21_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~21 .lut_mask = 16'h00A0;
defparam \pcreg0|pcnter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \pcreg0|pcnter~1 (
// Equation(s):
// \pcreg0|pcnter~1_combout  = (\button_in[0]~input_o ) # ((!state[0] & (state[2] & !state[1])))

	.dataa(\button_in[0]~input_o ),
	.datab(state[0]),
	.datac(state[2]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~1_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~1 .lut_mask = 16'hAABA;
defparam \pcreg0|pcnter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \pcreg0|pcnter[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[20] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N8
cycloneive_lcell_comb \if_pc_4[21]~65 (
// Equation(s):
// \if_pc_4[21]~65_combout  = (\pcreg0|pcnter [21] & (\if_pc_4[20]~64  $ (GND))) # (!\pcreg0|pcnter [21] & (!\if_pc_4[20]~64  & VCC))
// \if_pc_4[21]~66  = CARRY((\pcreg0|pcnter [21] & !\if_pc_4[20]~64 ))

	.dataa(\pcreg0|pcnter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[20]~64 ),
	.combout(\if_pc_4[21]~65_combout ),
	.cout(\if_pc_4[21]~66 ));
// synopsys translate_off
defparam \if_pc_4[21]~65 .lut_mask = 16'hA50A;
defparam \if_pc_4[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N9
dffeas \if_pc_4[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[21]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[21] .is_wysiwyg = "true";
defparam \if_pc_4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \id_pc_4[21]~feeder (
// Equation(s):
// \id_pc_4[21]~feeder_combout  = if_pc_4[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[21]),
	.cin(gnd),
	.combout(\id_pc_4[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[21]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \id_pc_4[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[21] .is_wysiwyg = "true";
defparam \id_pc_4[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \ex_pc_4[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[21] .is_wysiwyg = "true";
defparam \ex_pc_4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \mem_pc_new[21]~21 (
// Equation(s):
// \mem_pc_new[21]~21_combout  = (\ex_sig_jump~q  & (\Add3~42_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[21])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~42_combout ),
	.datac(gnd),
	.datad(ex_pc_4[21]),
	.cin(gnd),
	.combout(\mem_pc_new[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[21]~21 .lut_mask = 16'hDD88;
defparam \mem_pc_new[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \Add4~42 (
// Equation(s):
// \Add4~42_combout  = (ex_pc[21] & ((ex_imm[21] & (\Add4~41  & VCC)) # (!ex_imm[21] & (!\Add4~41 )))) # (!ex_pc[21] & ((ex_imm[21] & (!\Add4~41 )) # (!ex_imm[21] & ((\Add4~41 ) # (GND)))))
// \Add4~43  = CARRY((ex_pc[21] & (!ex_imm[21] & !\Add4~41 )) # (!ex_pc[21] & ((!\Add4~41 ) # (!ex_imm[21]))))

	.dataa(ex_pc[21]),
	.datab(ex_imm[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~41 ),
	.combout(\Add4~42_combout ),
	.cout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~42 .lut_mask = 16'h9617;
defparam \Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \mem_pc_new[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[21]~21_combout ),
	.asdata(\Add4~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[21] .is_wysiwyg = "true";
defparam \mem_pc_new[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \pcreg0|pcnter~22 (
// Equation(s):
// \pcreg0|pcnter~22_combout  = (mem_pc_new[21] & (!\button_in[0]~input_o  & \pcreg0|always0~0_combout ))

	.dataa(mem_pc_new[21]),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~22_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~22 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N15
dffeas \pcreg0|pcnter[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[21] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \if_pc[21]~feeder (
// Equation(s):
// \if_pc[21]~feeder_combout  = \pcreg0|pcnter [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [21]),
	.cin(gnd),
	.combout(\if_pc[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[21]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N23
dffeas \if_pc[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[21] .is_wysiwyg = "true";
defparam \if_pc[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \id_pc[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[21] .is_wysiwyg = "true";
defparam \id_pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \ex_pc[21]~feeder (
// Equation(s):
// \ex_pc[21]~feeder_combout  = id_pc[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[21]),
	.cin(gnd),
	.combout(\ex_pc[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[21]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \ex_pc[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[21] .is_wysiwyg = "true";
defparam \ex_pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \Add4~44 (
// Equation(s):
// \Add4~44_combout  = ((ex_pc[22] $ (ex_imm[22] $ (!\Add4~43 )))) # (GND)
// \Add4~45  = CARRY((ex_pc[22] & ((ex_imm[22]) # (!\Add4~43 ))) # (!ex_pc[22] & (ex_imm[22] & !\Add4~43 )))

	.dataa(ex_pc[22]),
	.datab(ex_imm[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~43 ),
	.combout(\Add4~44_combout ),
	.cout(\Add4~45 ));
// synopsys translate_off
defparam \Add4~44 .lut_mask = 16'h698E;
defparam \Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N10
cycloneive_lcell_comb \if_pc_4[22]~67 (
// Equation(s):
// \if_pc_4[22]~67_combout  = (\pcreg0|pcnter [22] & (!\if_pc_4[21]~66 )) # (!\pcreg0|pcnter [22] & ((\if_pc_4[21]~66 ) # (GND)))
// \if_pc_4[22]~68  = CARRY((!\if_pc_4[21]~66 ) # (!\pcreg0|pcnter [22]))

	.dataa(\pcreg0|pcnter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[21]~66 ),
	.combout(\if_pc_4[22]~67_combout ),
	.cout(\if_pc_4[22]~68 ));
// synopsys translate_off
defparam \if_pc_4[22]~67 .lut_mask = 16'h5A5F;
defparam \if_pc_4[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N11
dffeas \if_pc_4[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[22]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[22] .is_wysiwyg = "true";
defparam \if_pc_4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \id_pc_4[22]~feeder (
// Equation(s):
// \id_pc_4[22]~feeder_combout  = if_pc_4[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[22]),
	.cin(gnd),
	.combout(\id_pc_4[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[22]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \id_pc_4[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[22] .is_wysiwyg = "true";
defparam \id_pc_4[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \ex_pc_4[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[22] .is_wysiwyg = "true";
defparam \ex_pc_4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \mem_wire_reg_wb[22]~66 (
// Equation(s):
// \mem_wire_reg_wb[22]~66_combout  = (\mem_reg_wb[26]~1_combout  & (((\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & ((\mem0|q[22]~8_combout ))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[22]))))

	.dataa(ex_alu_res[22]),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[22]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[22]~66 .lut_mask = 16'hF2C2;
defparam \mem_wire_reg_wb[22]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \mem_wire_reg_wb[22]~67 (
// Equation(s):
// \mem_wire_reg_wb[22]~67_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[22]~66_combout  & (\Add4~44_combout )) # (!\mem_wire_reg_wb[22]~66_combout  & ((ex_pc_4[22]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[22]~66_combout ))))

	.dataa(\Add4~44_combout ),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(ex_pc_4[22]),
	.datad(\mem_wire_reg_wb[22]~66_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[22]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[22]~67 .lut_mask = 16'hBBC0;
defparam \mem_wire_reg_wb[22]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \mem_wire_reg_wb[22]~68 (
// Equation(s):
// \mem_wire_reg_wb[22]~68_combout  = (\Equal6~1_combout  & (ex_imm[22])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[22]~67_combout )))

	.dataa(gnd),
	.datab(ex_imm[22]),
	.datac(\mem_wire_reg_wb[22]~67_combout ),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[22]~68 .lut_mask = 16'hCCF0;
defparam \mem_wire_reg_wb[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \mem_reg_wb[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[22] .is_wysiwyg = "true";
defparam \mem_reg_wb[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \reg0|xx~48 (
// Equation(s):
// \reg0|xx~48_combout  = (!\button_in[0]~input_o  & mem_reg_wb[22])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(mem_reg_wb[22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~48 .lut_mask = 16'h5050;
defparam \reg0|xx~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \reg0|xx[14][22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][22] .is_wysiwyg = "true";
defparam \reg0|xx[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \reg0|r1[22]~374 (
// Equation(s):
// \reg0|r1[22]~374_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][22]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][22]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][22]~q ),
	.datac(\reg0|xx[13][22]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~374_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~374 .lut_mask = 16'hFA44;
defparam \reg0|r1[22]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \reg0|r1[22]~375 (
// Equation(s):
// \reg0|r1[22]~375_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[22]~374_combout  & ((\reg0|xx[15][22]~q ))) # (!\reg0|r1[22]~374_combout  & (\reg0|xx[14][22]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[22]~374_combout ))))

	.dataa(\reg0|xx[14][22]~q ),
	.datab(\reg0|xx[15][22]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[22]~374_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~375_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~375 .lut_mask = 16'hCFA0;
defparam \reg0|r1[22]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \reg0|r1[22]~369 (
// Equation(s):
// \reg0|r1[22]~369_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|xx[10][22]~q ))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][22]~q ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[8][22]~q ),
	.datac(\reg0|xx[10][22]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~369_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~369 .lut_mask = 16'hFA44;
defparam \reg0|r1[22]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \reg0|r1[22]~370 (
// Equation(s):
// \reg0|r1[22]~370_combout  = (\reg0|r1[22]~369_combout  & ((\reg0|xx[11][22]~q ) # ((!\mem0|q[15]~6_combout )))) # (!\reg0|r1[22]~369_combout  & (((\reg0|xx[9][22]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[11][22]~q ),
	.datab(\reg0|xx[9][22]~q ),
	.datac(\reg0|r1[22]~369_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~370_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~370 .lut_mask = 16'hACF0;
defparam \reg0|r1[22]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \reg0|r1[22]~371 (
// Equation(s):
// \reg0|r1[22]~371_combout  = (\mem0|q[15]~6_combout  & (\reg0|xx[3][22]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][22]~q )))

	.dataa(\reg0|xx[3][22]~q ),
	.datab(\reg0|xx[2][22]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~371_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~371 .lut_mask = 16'hAACC;
defparam \reg0|r1[22]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \reg0|r1[22]~372 (
// Equation(s):
// \reg0|r1[22]~372_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[22]~371_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][22]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[1][22]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[22]~371_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~372_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~372 .lut_mask = 16'hEA40;
defparam \reg0|r1[22]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \reg0|r1[22]~373 (
// Equation(s):
// \reg0|r1[22]~373_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[22]~370_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|r1[22]~372_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[22]~370_combout ),
	.datad(\reg0|r1[22]~372_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~373_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~373 .lut_mask = 16'hB9A8;
defparam \reg0|r1[22]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneive_lcell_comb \reg0|r1[22]~367 (
// Equation(s):
// \reg0|r1[22]~367_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][22]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][22]~q ))))

	.dataa(\reg0|xx[4][22]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[5][22]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~367_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~367 .lut_mask = 16'hFC22;
defparam \reg0|r1[22]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneive_lcell_comb \reg0|r1[22]~368 (
// Equation(s):
// \reg0|r1[22]~368_combout  = (\reg0|r1[22]~367_combout  & ((\reg0|xx[7][22]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[22]~367_combout  & (((\reg0|xx[6][22]~q  & \mem0|q[16]~13_combout ))))

	.dataa(\reg0|r1[22]~367_combout ),
	.datab(\reg0|xx[7][22]~q ),
	.datac(\reg0|xx[6][22]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~368_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~368 .lut_mask = 16'hD8AA;
defparam \reg0|r1[22]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \reg0|r1[22]~376 (
// Equation(s):
// \reg0|r1[22]~376_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[22]~373_combout  & (\reg0|r1[22]~375_combout )) # (!\reg0|r1[22]~373_combout  & ((\reg0|r1[22]~368_combout ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[22]~373_combout ))))

	.dataa(\reg0|r1[22]~375_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[22]~373_combout ),
	.datad(\reg0|r1[22]~368_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~376_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~376 .lut_mask = 16'hBCB0;
defparam \reg0|r1[22]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \reg0|r1[22]~364 (
// Equation(s):
// \reg0|r1[22]~364_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|xx[27][22]~q )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|xx[19][22]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[27][22]~q ),
	.datad(\reg0|xx[19][22]~q ),
	.cin(gnd),
	.combout(\reg0|r1[22]~364_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~364 .lut_mask = 16'hB9A8;
defparam \reg0|r1[22]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \reg0|r1[22]~365 (
// Equation(s):
// \reg0|r1[22]~365_combout  = (\reg0|r1[22]~364_combout  & ((\reg0|xx[31][22]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[22]~364_combout  & (((\reg0|xx[23][22]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[31][22]~q ),
	.datab(\reg0|r1[22]~364_combout ),
	.datac(\reg0|xx[23][22]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~365_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~365 .lut_mask = 16'hB8CC;
defparam \reg0|r1[22]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \reg0|r1[22]~357 (
// Equation(s):
// \reg0|r1[22]~357_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][22]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][22]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[17][22]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][22]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~357_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~357 .lut_mask = 16'hCCE2;
defparam \reg0|r1[22]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \reg0|r1[22]~358 (
// Equation(s):
// \reg0|r1[22]~358_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[22]~357_combout  & (\reg0|xx[29][22]~q )) # (!\reg0|r1[22]~357_combout  & ((\reg0|xx[21][22]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[22]~357_combout ))))

	.dataa(\reg0|xx[29][22]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][22]~q ),
	.datad(\reg0|r1[22]~357_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~358_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~358 .lut_mask = 16'hBBC0;
defparam \reg0|r1[22]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \reg0|r1[22]~361 (
// Equation(s):
// \reg0|r1[22]~361_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][22]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][22]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[16][22]~q ),
	.datac(\reg0|xx[20][22]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~361_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~361 .lut_mask = 16'hFA44;
defparam \reg0|r1[22]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \reg0|r1[22]~362 (
// Equation(s):
// \reg0|r1[22]~362_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[22]~361_combout  & (\reg0|xx[28][22]~q )) # (!\reg0|r1[22]~361_combout  & ((\reg0|xx[24][22]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[22]~361_combout ))))

	.dataa(\reg0|xx[28][22]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][22]~q ),
	.datad(\reg0|r1[22]~361_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~362_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~362 .lut_mask = 16'hBBC0;
defparam \reg0|r1[22]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \reg0|r1[22]~359 (
// Equation(s):
// \reg0|r1[22]~359_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][22]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][22]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[22][22]~q ),
	.datab(\reg0|xx[18][22]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~359_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~359 .lut_mask = 16'hF0AC;
defparam \reg0|r1[22]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \reg0|r1[22]~360 (
// Equation(s):
// \reg0|r1[22]~360_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[22]~359_combout  & ((\reg0|xx[30][22]~q ))) # (!\reg0|r1[22]~359_combout  & (\reg0|xx[26][22]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[22]~359_combout ))))

	.dataa(\reg0|xx[26][22]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[30][22]~q ),
	.datad(\reg0|r1[22]~359_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~360_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~360 .lut_mask = 16'hF388;
defparam \reg0|r1[22]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \reg0|r1[22]~363 (
// Equation(s):
// \reg0|r1[22]~363_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout ) # (\reg0|r1[22]~360_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[22]~362_combout  & (!\mem0|q[15]~6_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|r1[22]~362_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[22]~360_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~363_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~363 .lut_mask = 16'hAEA4;
defparam \reg0|r1[22]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \reg0|r1[22]~366 (
// Equation(s):
// \reg0|r1[22]~366_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[22]~363_combout  & (\reg0|r1[22]~365_combout )) # (!\reg0|r1[22]~363_combout  & ((\reg0|r1[22]~358_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[22]~363_combout ))))

	.dataa(\reg0|r1[22]~365_combout ),
	.datab(\reg0|r1[22]~358_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[22]~363_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~366_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~366 .lut_mask = 16'hAFC0;
defparam \reg0|r1[22]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \reg0|r1[22]~377 (
// Equation(s):
// \reg0|r1[22]~377_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[22]~366_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[22]~376_combout ))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[22]~376_combout ),
	.datad(\reg0|r1[22]~366_combout ),
	.cin(gnd),
	.combout(\reg0|r1[22]~377_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[22]~377 .lut_mask = 16'hA820;
defparam \reg0|r1[22]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \id_reg_r1[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[22]~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[22] .is_wysiwyg = "true";
defparam \id_reg_r1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \ex_reg_r1[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[22] .is_wysiwyg = "true";
defparam \ex_reg_r1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = ((ex_imm[22] $ (ex_reg_r1[22] $ (!\Add3~43 )))) # (GND)
// \Add3~45  = CARRY((ex_imm[22] & ((ex_reg_r1[22]) # (!\Add3~43 ))) # (!ex_imm[22] & (ex_reg_r1[22] & !\Add3~43 )))

	.dataa(ex_imm[22]),
	.datab(ex_reg_r1[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~43 ),
	.combout(\Add3~44_combout ),
	.cout(\Add3~45 ));
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'h698E;
defparam \Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \mem_pc_new[22]~22 (
// Equation(s):
// \mem_pc_new[22]~22_combout  = (\ex_sig_jump~q  & (\Add3~44_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[22])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~44_combout ),
	.datac(gnd),
	.datad(ex_pc_4[22]),
	.cin(gnd),
	.combout(\mem_pc_new[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[22]~22 .lut_mask = 16'hDD88;
defparam \mem_pc_new[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \mem_pc_new[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[22]~22_combout ),
	.asdata(\Add4~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[22] .is_wysiwyg = "true";
defparam \mem_pc_new[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \pcreg0|pcnter~23 (
// Equation(s):
// \pcreg0|pcnter~23_combout  = (mem_pc_new[22] & (!\button_in[0]~input_o  & \pcreg0|always0~0_combout ))

	.dataa(mem_pc_new[22]),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~23_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~23 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \pcreg0|pcnter[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[22] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N30
cycloneive_lcell_comb \if_pc[22]~feeder (
// Equation(s):
// \if_pc[22]~feeder_combout  = \pcreg0|pcnter [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [22]),
	.cin(gnd),
	.combout(\if_pc[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[22]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N31
dffeas \if_pc[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[22] .is_wysiwyg = "true";
defparam \if_pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \id_pc[22]~feeder (
// Equation(s):
// \id_pc[22]~feeder_combout  = if_pc[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[22]),
	.cin(gnd),
	.combout(\id_pc[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[22]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N27
dffeas \id_pc[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[22] .is_wysiwyg = "true";
defparam \id_pc[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \ex_pc[22] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[22] .is_wysiwyg = "true";
defparam \ex_pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \Add4~46 (
// Equation(s):
// \Add4~46_combout  = (ex_pc[23] & ((ex_imm[23] & (\Add4~45  & VCC)) # (!ex_imm[23] & (!\Add4~45 )))) # (!ex_pc[23] & ((ex_imm[23] & (!\Add4~45 )) # (!ex_imm[23] & ((\Add4~45 ) # (GND)))))
// \Add4~47  = CARRY((ex_pc[23] & (!ex_imm[23] & !\Add4~45 )) # (!ex_pc[23] & ((!\Add4~45 ) # (!ex_imm[23]))))

	.dataa(ex_pc[23]),
	.datab(ex_imm[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~45 ),
	.combout(\Add4~46_combout ),
	.cout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~46 .lut_mask = 16'h9617;
defparam \Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \if_pc_4[23]~69 (
// Equation(s):
// \if_pc_4[23]~69_combout  = (\pcreg0|pcnter [23] & (\if_pc_4[22]~68  $ (GND))) # (!\pcreg0|pcnter [23] & (!\if_pc_4[22]~68  & VCC))
// \if_pc_4[23]~70  = CARRY((\pcreg0|pcnter [23] & !\if_pc_4[22]~68 ))

	.dataa(\pcreg0|pcnter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[22]~68 ),
	.combout(\if_pc_4[23]~69_combout ),
	.cout(\if_pc_4[23]~70 ));
// synopsys translate_off
defparam \if_pc_4[23]~69 .lut_mask = 16'hA50A;
defparam \if_pc_4[23]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N13
dffeas \if_pc_4[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[23]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[23] .is_wysiwyg = "true";
defparam \if_pc_4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \id_pc_4[23]~feeder (
// Equation(s):
// \id_pc_4[23]~feeder_combout  = if_pc_4[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[23]),
	.cin(gnd),
	.combout(\id_pc_4[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[23]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \id_pc_4[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[23] .is_wysiwyg = "true";
defparam \id_pc_4[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \ex_pc_4[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[23] .is_wysiwyg = "true";
defparam \ex_pc_4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \mem_wire_reg_wb[23]~69 (
// Equation(s):
// \mem_wire_reg_wb[23]~69_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[23]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[23] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[23]),
	.datac(ex_pc_4[23]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[23]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[23]~69 .lut_mask = 16'hAAE4;
defparam \mem_wire_reg_wb[23]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \mem_wire_reg_wb[23]~70 (
// Equation(s):
// \mem_wire_reg_wb[23]~70_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_wire_reg_wb[23]~69_combout  & (\Add4~46_combout )) # (!\mem_wire_reg_wb[23]~69_combout  & ((\mem0|q[23]~7_combout ))))) # (!\mem_reg_wb[26]~0_combout  & 
// (((\mem_wire_reg_wb[23]~69_combout ))))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(\Add4~46_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem_wire_reg_wb[23]~69_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[23]~70 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[23]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \mem_wire_reg_wb[23]~71 (
// Equation(s):
// \mem_wire_reg_wb[23]~71_combout  = (\Equal6~1_combout  & (ex_imm[23])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[23]~70_combout )))

	.dataa(ex_imm[23]),
	.datab(gnd),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[23]~70_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[23]~71 .lut_mask = 16'hAFA0;
defparam \mem_wire_reg_wb[23]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \mem_reg_wb[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[23] .is_wysiwyg = "true";
defparam \mem_reg_wb[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \reg0|xx~49 (
// Equation(s):
// \reg0|xx~49_combout  = (!\button_in[0]~input_o  & mem_reg_wb[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[23]),
	.cin(gnd),
	.combout(\reg0|xx~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~49 .lut_mask = 16'h0F00;
defparam \reg0|xx~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \reg0|xx[28][23]~feeder (
// Equation(s):
// \reg0|xx[28][23]~feeder_combout  = \reg0|xx~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~49_combout ),
	.cin(gnd),
	.combout(\reg0|xx[28][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[28][23]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[28][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \reg0|xx[28][23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[28][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][23] .is_wysiwyg = "true";
defparam \reg0|xx[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \reg0|r1[23]~340 (
// Equation(s):
// \reg0|r1[23]~340_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[24][23]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][23]~q ))))

	.dataa(\reg0|xx[16][23]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[24][23]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~340_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~340 .lut_mask = 16'hFC22;
defparam \reg0|r1[23]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \reg0|r1[23]~341 (
// Equation(s):
// \reg0|r1[23]~341_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[23]~340_combout  & (\reg0|xx[28][23]~q )) # (!\reg0|r1[23]~340_combout  & ((\reg0|xx[20][23]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[23]~340_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[28][23]~q ),
	.datac(\reg0|xx[20][23]~q ),
	.datad(\reg0|r1[23]~340_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~341_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~341 .lut_mask = 16'hDDA0;
defparam \reg0|r1[23]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \reg0|r1[23]~338 (
// Equation(s):
// \reg0|r1[23]~338_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[26][23]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[18][23]~q )))))

	.dataa(\reg0|xx[26][23]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][23]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~338_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~338 .lut_mask = 16'hEE30;
defparam \reg0|r1[23]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \reg0|r1[23]~339 (
// Equation(s):
// \reg0|r1[23]~339_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[23]~338_combout  & ((\reg0|xx[30][23]~q ))) # (!\reg0|r1[23]~338_combout  & (\reg0|xx[22][23]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[23]~338_combout ))))

	.dataa(\reg0|xx[22][23]~q ),
	.datab(\reg0|xx[30][23]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[23]~338_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~339_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~339 .lut_mask = 16'hCFA0;
defparam \reg0|r1[23]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \reg0|r1[23]~342 (
// Equation(s):
// \reg0|r1[23]~342_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[23]~339_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & (\reg0|r1[23]~341_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[23]~341_combout ),
	.datad(\reg0|r1[23]~339_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~342_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~342 .lut_mask = 16'hBA98;
defparam \reg0|r1[23]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \reg0|r1[23]~336 (
// Equation(s):
// \reg0|r1[23]~336_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][23]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][23]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[17][23]~q ),
	.datac(\reg0|xx[21][23]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~336_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~336 .lut_mask = 16'hFA44;
defparam \reg0|r1[23]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \reg0|r1[23]~337 (
// Equation(s):
// \reg0|r1[23]~337_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[23]~336_combout  & ((\reg0|xx[29][23]~q ))) # (!\reg0|r1[23]~336_combout  & (\reg0|xx[25][23]~q )))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[23]~336_combout ))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|r1[23]~336_combout ),
	.datac(\reg0|xx[25][23]~q ),
	.datad(\reg0|xx[29][23]~q ),
	.cin(gnd),
	.combout(\reg0|r1[23]~337_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~337 .lut_mask = 16'hEC64;
defparam \reg0|r1[23]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \reg0|r1[23]~343 (
// Equation(s):
// \reg0|r1[23]~343_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[23][23]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][23]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[19][23]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][23]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~343_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~343 .lut_mask = 16'hCCE2;
defparam \reg0|r1[23]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \reg0|r1[23]~344 (
// Equation(s):
// \reg0|r1[23]~344_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[23]~343_combout  & (\reg0|xx[31][23]~q )) # (!\reg0|r1[23]~343_combout  & ((\reg0|xx[27][23]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[23]~343_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[31][23]~q ),
	.datac(\reg0|xx[27][23]~q ),
	.datad(\reg0|r1[23]~343_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~344_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~344 .lut_mask = 16'hDDA0;
defparam \reg0|r1[23]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \reg0|r1[23]~345 (
// Equation(s):
// \reg0|r1[23]~345_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[23]~342_combout  & ((\reg0|r1[23]~344_combout ))) # (!\reg0|r1[23]~342_combout  & (\reg0|r1[23]~337_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|r1[23]~342_combout ))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[23]~342_combout ),
	.datac(\reg0|r1[23]~337_combout ),
	.datad(\reg0|r1[23]~344_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~345_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~345 .lut_mask = 16'hEC64;
defparam \reg0|r1[23]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneive_lcell_comb \reg0|r1[23]~353 (
// Equation(s):
// \reg0|r1[23]~353_combout  = (\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout )) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[13][23]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[12][23]~q )))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][23]~q ),
	.datad(\reg0|xx[12][23]~q ),
	.cin(gnd),
	.combout(\reg0|r1[23]~353_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~353 .lut_mask = 16'hD9C8;
defparam \reg0|r1[23]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \reg0|r1[23]~354 (
// Equation(s):
// \reg0|r1[23]~354_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[23]~353_combout  & (\reg0|xx[15][23]~q )) # (!\reg0|r1[23]~353_combout  & ((\reg0|xx[14][23]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[23]~353_combout ))))

	.dataa(\reg0|xx[15][23]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[14][23]~q ),
	.datad(\reg0|r1[23]~353_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~354_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~354 .lut_mask = 16'hBBC0;
defparam \reg0|r1[23]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb \reg0|r1[23]~346 (
// Equation(s):
// \reg0|r1[23]~346_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][23]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][23]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][23]~q ),
	.datac(\reg0|xx[10][23]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~346_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~346 .lut_mask = 16'hAAE4;
defparam \reg0|r1[23]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \reg0|r1[23]~347 (
// Equation(s):
// \reg0|r1[23]~347_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[23]~346_combout  & (\reg0|xx[11][23]~q )) # (!\reg0|r1[23]~346_combout  & ((\reg0|xx[9][23]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[23]~346_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][23]~q ),
	.datac(\reg0|xx[9][23]~q ),
	.datad(\reg0|r1[23]~346_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~347_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~347 .lut_mask = 16'hDDA0;
defparam \reg0|r1[23]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \reg0|r1[23]~350 (
// Equation(s):
// \reg0|r1[23]~350_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][23]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][23]~q ))

	.dataa(\reg0|xx[2][23]~q ),
	.datab(gnd),
	.datac(\reg0|xx[3][23]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~350_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~350 .lut_mask = 16'hF0AA;
defparam \reg0|r1[23]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \reg0|r1[23]~351 (
// Equation(s):
// \reg0|r1[23]~351_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[23]~350_combout )))) # (!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & (\reg0|xx[1][23]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[1][23]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[23]~350_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~351_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~351 .lut_mask = 16'hF808;
defparam \reg0|r1[23]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N12
cycloneive_lcell_comb \reg0|r1[23]~348 (
// Equation(s):
// \reg0|r1[23]~348_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][23]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][23]~q ))))

	.dataa(\reg0|xx[4][23]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[5][23]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~348_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~348 .lut_mask = 16'hFC22;
defparam \reg0|r1[23]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \reg0|r1[23]~349 (
// Equation(s):
// \reg0|r1[23]~349_combout  = (\reg0|r1[23]~348_combout  & ((\reg0|xx[7][23]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[23]~348_combout  & (((\reg0|xx[6][23]~q  & \mem0|q[16]~13_combout ))))

	.dataa(\reg0|r1[23]~348_combout ),
	.datab(\reg0|xx[7][23]~q ),
	.datac(\reg0|xx[6][23]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~349_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~349 .lut_mask = 16'hD8AA;
defparam \reg0|r1[23]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \reg0|r1[23]~352 (
// Equation(s):
// \reg0|r1[23]~352_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout ) # (\reg0|r1[23]~349_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[23]~351_combout  & (!\mem0|q[18]~12_combout )))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[23]~351_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[23]~349_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~352_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~352 .lut_mask = 16'hAEA4;
defparam \reg0|r1[23]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \reg0|r1[23]~355 (
// Equation(s):
// \reg0|r1[23]~355_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[23]~352_combout  & (\reg0|r1[23]~354_combout )) # (!\reg0|r1[23]~352_combout  & ((\reg0|r1[23]~347_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[23]~352_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|r1[23]~354_combout ),
	.datac(\reg0|r1[23]~347_combout ),
	.datad(\reg0|r1[23]~352_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~355_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~355 .lut_mask = 16'hDDA0;
defparam \reg0|r1[23]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \reg0|r1[23]~356 (
// Equation(s):
// \reg0|r1[23]~356_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[23]~345_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[23]~355_combout )))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[23]~345_combout ),
	.datad(\reg0|r1[23]~355_combout ),
	.cin(gnd),
	.combout(\reg0|r1[23]~356_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[23]~356 .lut_mask = 16'hA280;
defparam \reg0|r1[23]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \id_reg_r1[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[23]~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[23] .is_wysiwyg = "true";
defparam \id_reg_r1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \ex_reg_r1[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[23] .is_wysiwyg = "true";
defparam \ex_reg_r1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_combout  = (ex_imm[23] & ((ex_reg_r1[23] & (\Add3~45  & VCC)) # (!ex_reg_r1[23] & (!\Add3~45 )))) # (!ex_imm[23] & ((ex_reg_r1[23] & (!\Add3~45 )) # (!ex_reg_r1[23] & ((\Add3~45 ) # (GND)))))
// \Add3~47  = CARRY((ex_imm[23] & (!ex_reg_r1[23] & !\Add3~45 )) # (!ex_imm[23] & ((!\Add3~45 ) # (!ex_reg_r1[23]))))

	.dataa(ex_imm[23]),
	.datab(ex_reg_r1[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~45 ),
	.combout(\Add3~46_combout ),
	.cout(\Add3~47 ));
// synopsys translate_off
defparam \Add3~46 .lut_mask = 16'h9617;
defparam \Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \mem_pc_new[23]~23 (
// Equation(s):
// \mem_pc_new[23]~23_combout  = (\ex_sig_jump~q  & (\Add3~46_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[23])))

	.dataa(\Add3~46_combout ),
	.datab(\ex_sig_jump~q ),
	.datac(gnd),
	.datad(ex_pc_4[23]),
	.cin(gnd),
	.combout(\mem_pc_new[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[23]~23 .lut_mask = 16'hBB88;
defparam \mem_pc_new[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N9
dffeas \mem_pc_new[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[23]~23_combout ),
	.asdata(\Add4~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[23] .is_wysiwyg = "true";
defparam \mem_pc_new[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \pcreg0|pcnter~24 (
// Equation(s):
// \pcreg0|pcnter~24_combout  = (!\button_in[0]~input_o  & (mem_pc_new[23] & \pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_pc_new[23]),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~24_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~24 .lut_mask = 16'h4400;
defparam \pcreg0|pcnter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N15
dffeas \pcreg0|pcnter[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[23] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \if_pc[23]~feeder (
// Equation(s):
// \if_pc[23]~feeder_combout  = \pcreg0|pcnter [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [23]),
	.cin(gnd),
	.combout(\if_pc[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[23]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \if_pc[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[23] .is_wysiwyg = "true";
defparam \if_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \id_pc[23]~feeder (
// Equation(s):
// \id_pc[23]~feeder_combout  = if_pc[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[23]),
	.cin(gnd),
	.combout(\id_pc[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[23]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N15
dffeas \id_pc[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[23] .is_wysiwyg = "true";
defparam \id_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \ex_pc[23]~feeder (
// Equation(s):
// \ex_pc[23]~feeder_combout  = id_pc[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[23]),
	.cin(gnd),
	.combout(\ex_pc[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[23]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \ex_pc[23] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[23] .is_wysiwyg = "true";
defparam \ex_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N14
cycloneive_lcell_comb \if_pc_4[24]~71 (
// Equation(s):
// \if_pc_4[24]~71_combout  = (\pcreg0|pcnter [24] & (!\if_pc_4[23]~70 )) # (!\pcreg0|pcnter [24] & ((\if_pc_4[23]~70 ) # (GND)))
// \if_pc_4[24]~72  = CARRY((!\if_pc_4[23]~70 ) # (!\pcreg0|pcnter [24]))

	.dataa(\pcreg0|pcnter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[23]~70 ),
	.combout(\if_pc_4[24]~71_combout ),
	.cout(\if_pc_4[24]~72 ));
// synopsys translate_off
defparam \if_pc_4[24]~71 .lut_mask = 16'h5A5F;
defparam \if_pc_4[24]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N15
dffeas \if_pc_4[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[24]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[24] .is_wysiwyg = "true";
defparam \if_pc_4[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \id_pc_4[24]~feeder (
// Equation(s):
// \id_pc_4[24]~feeder_combout  = if_pc_4[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[24]),
	.cin(gnd),
	.combout(\id_pc_4[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[24]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \id_pc_4[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[24] .is_wysiwyg = "true";
defparam \id_pc_4[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \ex_pc_4[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[24] .is_wysiwyg = "true";
defparam \ex_pc_4[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \mem_wire_reg_wb[24]~72 (
// Equation(s):
// \mem_wire_reg_wb[24]~72_combout  = (\mem_reg_wb[26]~1_combout  & (((\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & ((\mem0|q[24]~10_combout ))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[24]))))

	.dataa(ex_alu_res[24]),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(\mem0|q[24]~10_combout ),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[24]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[24]~72 .lut_mask = 16'hFC22;
defparam \mem_wire_reg_wb[24]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \mem_wire_reg_wb[24]~73 (
// Equation(s):
// \mem_wire_reg_wb[24]~73_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[24]~72_combout  & (\Add4~48_combout )) # (!\mem_wire_reg_wb[24]~72_combout  & ((ex_pc_4[24]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[24]~72_combout ))))

	.dataa(\Add4~48_combout ),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(ex_pc_4[24]),
	.datad(\mem_wire_reg_wb[24]~72_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[24]~73 .lut_mask = 16'hBBC0;
defparam \mem_wire_reg_wb[24]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \mem_wire_reg_wb[24]~74 (
// Equation(s):
// \mem_wire_reg_wb[24]~74_combout  = (\Equal6~1_combout  & (ex_imm[24])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[24]~73_combout )))

	.dataa(gnd),
	.datab(ex_imm[24]),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[24]~73_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[24]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[24]~74 .lut_mask = 16'hCFC0;
defparam \mem_wire_reg_wb[24]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \mem_reg_wb[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[24] .is_wysiwyg = "true";
defparam \mem_reg_wb[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \reg0|xx~50 (
// Equation(s):
// \reg0|xx~50_combout  = (!\button_in[0]~input_o  & mem_reg_wb[24])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[24]),
	.cin(gnd),
	.combout(\reg0|xx~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~50 .lut_mask = 16'h5500;
defparam \reg0|xx~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneive_lcell_comb \reg0|xx[15][24]~feeder (
// Equation(s):
// \reg0|xx[15][24]~feeder_combout  = \reg0|xx~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~50_combout ),
	.cin(gnd),
	.combout(\reg0|xx[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][24]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \reg0|xx[15][24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][24] .is_wysiwyg = "true";
defparam \reg0|xx[15][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \reg0|r1[24]~332 (
// Equation(s):
// \reg0|r1[24]~332_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[13][24]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][24]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[12][24]~q ),
	.datac(\reg0|xx[13][24]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~332_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~332 .lut_mask = 16'hAAE4;
defparam \reg0|r1[24]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \reg0|r1[24]~333 (
// Equation(s):
// \reg0|r1[24]~333_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[24]~332_combout  & (\reg0|xx[15][24]~q )) # (!\reg0|r1[24]~332_combout  & ((\reg0|xx[14][24]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[24]~332_combout ))))

	.dataa(\reg0|xx[15][24]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[14][24]~q ),
	.datad(\reg0|r1[24]~332_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~333_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~333 .lut_mask = 16'hBBC0;
defparam \reg0|r1[24]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \reg0|r1[24]~329 (
// Equation(s):
// \reg0|r1[24]~329_combout  = (\mem0|q[15]~6_combout  & (\reg0|xx[3][24]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][24]~q )))

	.dataa(\reg0|xx[3][24]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[2][24]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|r1[24]~329_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~329 .lut_mask = 16'hB8B8;
defparam \reg0|r1[24]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \reg0|r1[24]~330 (
// Equation(s):
// \reg0|r1[24]~330_combout  = (\mem0|q[16]~13_combout  & (\reg0|r1[24]~329_combout )) # (!\mem0|q[16]~13_combout  & (((\reg0|xx[1][24]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\reg0|r1[24]~329_combout ),
	.datab(\reg0|xx[1][24]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~330_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~330 .lut_mask = 16'hAAC0;
defparam \reg0|r1[24]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \reg0|r1[24]~327 (
// Equation(s):
// \reg0|r1[24]~327_combout  = (\mem0|q[16]~13_combout  & ((\reg0|xx[10][24]~q ) # ((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (((\reg0|xx[8][24]~q  & !\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[10][24]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[8][24]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~327_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~327 .lut_mask = 16'hCCB8;
defparam \reg0|r1[24]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \reg0|r1[24]~328 (
// Equation(s):
// \reg0|r1[24]~328_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[24]~327_combout  & ((\reg0|xx[11][24]~q ))) # (!\reg0|r1[24]~327_combout  & (\reg0|xx[9][24]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[24]~327_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][24]~q ),
	.datac(\reg0|xx[11][24]~q ),
	.datad(\reg0|r1[24]~327_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~328_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~328 .lut_mask = 16'hF588;
defparam \reg0|r1[24]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \reg0|r1[24]~331 (
// Equation(s):
// \reg0|r1[24]~331_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[24]~328_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[24]~330_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[24]~330_combout ),
	.datad(\reg0|r1[24]~328_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~331_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~331 .lut_mask = 16'hDC98;
defparam \reg0|r1[24]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N28
cycloneive_lcell_comb \reg0|r1[24]~325 (
// Equation(s):
// \reg0|r1[24]~325_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][24]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][24]~q ))))

	.dataa(\reg0|xx[4][24]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[5][24]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~325_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~325 .lut_mask = 16'hFC22;
defparam \reg0|r1[24]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N22
cycloneive_lcell_comb \reg0|r1[24]~326 (
// Equation(s):
// \reg0|r1[24]~326_combout  = (\reg0|r1[24]~325_combout  & (((\reg0|xx[7][24]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[24]~325_combout  & (\reg0|xx[6][24]~q  & (\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[6][24]~q ),
	.datab(\reg0|r1[24]~325_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|xx[7][24]~q ),
	.cin(gnd),
	.combout(\reg0|r1[24]~326_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~326 .lut_mask = 16'hEC2C;
defparam \reg0|r1[24]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \reg0|r1[24]~334 (
// Equation(s):
// \reg0|r1[24]~334_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[24]~331_combout  & (\reg0|r1[24]~333_combout )) # (!\reg0|r1[24]~331_combout  & ((\reg0|r1[24]~326_combout ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[24]~331_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[24]~333_combout ),
	.datac(\reg0|r1[24]~331_combout ),
	.datad(\reg0|r1[24]~326_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~334_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~334 .lut_mask = 16'hDAD0;
defparam \reg0|r1[24]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \reg0|r1[24]~322 (
// Equation(s):
// \reg0|r1[24]~322_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[27][24]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[19][24]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[19][24]~q ),
	.datac(\reg0|xx[27][24]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~322_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~322 .lut_mask = 16'hAAE4;
defparam \reg0|r1[24]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \reg0|r1[24]~323 (
// Equation(s):
// \reg0|r1[24]~323_combout  = (\reg0|r1[24]~322_combout  & (((\reg0|xx[31][24]~q )) # (!\mem0|q[17]~11_combout ))) # (!\reg0|r1[24]~322_combout  & (\mem0|q[17]~11_combout  & (\reg0|xx[23][24]~q )))

	.dataa(\reg0|r1[24]~322_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][24]~q ),
	.datad(\reg0|xx[31][24]~q ),
	.cin(gnd),
	.combout(\reg0|r1[24]~323_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~323 .lut_mask = 16'hEA62;
defparam \reg0|r1[24]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \reg0|r1[24]~315 (
// Equation(s):
// \reg0|r1[24]~315_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|xx[25][24]~q )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|xx[17][24]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[25][24]~q ),
	.datad(\reg0|xx[17][24]~q ),
	.cin(gnd),
	.combout(\reg0|r1[24]~315_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~315 .lut_mask = 16'hB9A8;
defparam \reg0|r1[24]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \reg0|r1[24]~316 (
// Equation(s):
// \reg0|r1[24]~316_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[24]~315_combout  & ((\reg0|xx[29][24]~q ))) # (!\reg0|r1[24]~315_combout  & (\reg0|xx[21][24]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[24]~315_combout ))))

	.dataa(\reg0|xx[21][24]~q ),
	.datab(\reg0|xx[29][24]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[24]~315_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~316_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~316 .lut_mask = 16'hCFA0;
defparam \reg0|r1[24]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \reg0|r1[24]~317 (
// Equation(s):
// \reg0|r1[24]~317_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][24]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][24]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][24]~q ),
	.datac(\reg0|xx[18][24]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~317_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~317 .lut_mask = 16'hAAD8;
defparam \reg0|r1[24]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \reg0|r1[24]~318 (
// Equation(s):
// \reg0|r1[24]~318_combout  = (\reg0|r1[24]~317_combout  & (((\reg0|xx[30][24]~q ) # (!\mem0|q[18]~12_combout )))) # (!\reg0|r1[24]~317_combout  & (\reg0|xx[26][24]~q  & ((\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[26][24]~q ),
	.datab(\reg0|r1[24]~317_combout ),
	.datac(\reg0|xx[30][24]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~318_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~318 .lut_mask = 16'hE2CC;
defparam \reg0|r1[24]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \reg0|r1[24]~319 (
// Equation(s):
// \reg0|r1[24]~319_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][24]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][24]~q ))))

	.dataa(\reg0|xx[16][24]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[20][24]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~319_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~319 .lut_mask = 16'hFC22;
defparam \reg0|r1[24]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \reg0|r1[24]~320 (
// Equation(s):
// \reg0|r1[24]~320_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[24]~319_combout  & (\reg0|xx[28][24]~q )) # (!\reg0|r1[24]~319_combout  & ((\reg0|xx[24][24]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[24]~319_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[28][24]~q ),
	.datac(\reg0|xx[24][24]~q ),
	.datad(\reg0|r1[24]~319_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~320_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~320 .lut_mask = 16'hDDA0;
defparam \reg0|r1[24]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \reg0|r1[24]~321 (
// Equation(s):
// \reg0|r1[24]~321_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[24]~318_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[24]~320_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[24]~318_combout ),
	.datad(\reg0|r1[24]~320_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~321_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~321 .lut_mask = 16'hD9C8;
defparam \reg0|r1[24]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \reg0|r1[24]~324 (
// Equation(s):
// \reg0|r1[24]~324_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[24]~321_combout  & (\reg0|r1[24]~323_combout )) # (!\reg0|r1[24]~321_combout  & ((\reg0|r1[24]~316_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[24]~321_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[24]~323_combout ),
	.datac(\reg0|r1[24]~316_combout ),
	.datad(\reg0|r1[24]~321_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~324_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~324 .lut_mask = 16'hDDA0;
defparam \reg0|r1[24]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \reg0|r1[24]~335 (
// Equation(s):
// \reg0|r1[24]~335_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[24]~324_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[24]~334_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|r1[24]~334_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[24]~324_combout ),
	.cin(gnd),
	.combout(\reg0|r1[24]~335_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[24]~335 .lut_mask = 16'hE040;
defparam \reg0|r1[24]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \id_reg_r1[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[24]~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[24] .is_wysiwyg = "true";
defparam \id_reg_r1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \ex_reg_r1[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[24] .is_wysiwyg = "true";
defparam \ex_reg_r1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \Add3~48 (
// Equation(s):
// \Add3~48_combout  = ((ex_reg_r1[24] $ (ex_imm[24] $ (!\Add3~47 )))) # (GND)
// \Add3~49  = CARRY((ex_reg_r1[24] & ((ex_imm[24]) # (!\Add3~47 ))) # (!ex_reg_r1[24] & (ex_imm[24] & !\Add3~47 )))

	.dataa(ex_reg_r1[24]),
	.datab(ex_imm[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~47 ),
	.combout(\Add3~48_combout ),
	.cout(\Add3~49 ));
// synopsys translate_off
defparam \Add3~48 .lut_mask = 16'h698E;
defparam \Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \mem_pc_new[24]~24 (
// Equation(s):
// \mem_pc_new[24]~24_combout  = (\ex_sig_jump~q  & (\Add3~48_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[24])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~48_combout ),
	.datac(gnd),
	.datad(ex_pc_4[24]),
	.cin(gnd),
	.combout(\mem_pc_new[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[24]~24 .lut_mask = 16'hDD88;
defparam \mem_pc_new[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \mem_pc_new[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[24]~24_combout ),
	.asdata(\Add4~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[24] .is_wysiwyg = "true";
defparam \mem_pc_new[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \pcreg0|pcnter~25 (
// Equation(s):
// \pcreg0|pcnter~25_combout  = (\pcreg0|always0~0_combout  & (!\button_in[0]~input_o  & mem_pc_new[24]))

	.dataa(\pcreg0|always0~0_combout ),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_pc_new[24]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~25_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~25 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \pcreg0|pcnter[24] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[24] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N16
cycloneive_lcell_comb \if_pc_4[25]~73 (
// Equation(s):
// \if_pc_4[25]~73_combout  = (\pcreg0|pcnter [25] & (\if_pc_4[24]~72  $ (GND))) # (!\pcreg0|pcnter [25] & (!\if_pc_4[24]~72  & VCC))
// \if_pc_4[25]~74  = CARRY((\pcreg0|pcnter [25] & !\if_pc_4[24]~72 ))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[24]~72 ),
	.combout(\if_pc_4[25]~73_combout ),
	.cout(\if_pc_4[25]~74 ));
// synopsys translate_off
defparam \if_pc_4[25]~73 .lut_mask = 16'hC30C;
defparam \if_pc_4[25]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \if_pc_4[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[25]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[25] .is_wysiwyg = "true";
defparam \if_pc_4[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N9
dffeas \id_pc_4[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[25] .is_wysiwyg = "true";
defparam \id_pc_4[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \ex_pc_4[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[25] .is_wysiwyg = "true";
defparam \ex_pc_4[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \ex_reg_r1[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[25] .is_wysiwyg = "true";
defparam \ex_reg_r1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \Add3~50 (
// Equation(s):
// \Add3~50_combout  = (ex_imm[25] & ((ex_reg_r1[25] & (\Add3~49  & VCC)) # (!ex_reg_r1[25] & (!\Add3~49 )))) # (!ex_imm[25] & ((ex_reg_r1[25] & (!\Add3~49 )) # (!ex_reg_r1[25] & ((\Add3~49 ) # (GND)))))
// \Add3~51  = CARRY((ex_imm[25] & (!ex_reg_r1[25] & !\Add3~49 )) # (!ex_imm[25] & ((!\Add3~49 ) # (!ex_reg_r1[25]))))

	.dataa(ex_imm[25]),
	.datab(ex_reg_r1[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~49 ),
	.combout(\Add3~50_combout ),
	.cout(\Add3~51 ));
// synopsys translate_off
defparam \Add3~50 .lut_mask = 16'h9617;
defparam \Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \mem_pc_new[25]~25 (
// Equation(s):
// \mem_pc_new[25]~25_combout  = (\ex_sig_jump~q  & ((\Add3~50_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[25]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[25]),
	.datac(gnd),
	.datad(\Add3~50_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[25]~25 .lut_mask = 16'hEE44;
defparam \mem_pc_new[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \mem_pc_new[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[25]~25_combout ),
	.asdata(\Add4~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[25] .is_wysiwyg = "true";
defparam \mem_pc_new[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \pcreg0|pcnter~26 (
// Equation(s):
// \pcreg0|pcnter~26_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[25]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[25]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~26_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~26 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \pcreg0|pcnter[25] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[25] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N18
cycloneive_lcell_comb \if_pc_4[26]~75 (
// Equation(s):
// \if_pc_4[26]~75_combout  = (\pcreg0|pcnter [26] & (!\if_pc_4[25]~74 )) # (!\pcreg0|pcnter [26] & ((\if_pc_4[25]~74 ) # (GND)))
// \if_pc_4[26]~76  = CARRY((!\if_pc_4[25]~74 ) # (!\pcreg0|pcnter [26]))

	.dataa(\pcreg0|pcnter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[25]~74 ),
	.combout(\if_pc_4[26]~75_combout ),
	.cout(\if_pc_4[26]~76 ));
// synopsys translate_off
defparam \if_pc_4[26]~75 .lut_mask = 16'h5A5F;
defparam \if_pc_4[26]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N19
dffeas \if_pc_4[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[26]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[26] .is_wysiwyg = "true";
defparam \if_pc_4[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \id_pc_4[26]~feeder (
// Equation(s):
// \id_pc_4[26]~feeder_combout  = if_pc_4[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[26]),
	.cin(gnd),
	.combout(\id_pc_4[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[26]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N3
dffeas \id_pc_4[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[26] .is_wysiwyg = "true";
defparam \id_pc_4[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \ex_pc_4[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[26] .is_wysiwyg = "true";
defparam \ex_pc_4[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \ex_reg_r1[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[26] .is_wysiwyg = "true";
defparam \ex_reg_r1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \Add3~52 (
// Equation(s):
// \Add3~52_combout  = ((ex_reg_r1[26] $ (ex_imm[26] $ (!\Add3~51 )))) # (GND)
// \Add3~53  = CARRY((ex_reg_r1[26] & ((ex_imm[26]) # (!\Add3~51 ))) # (!ex_reg_r1[26] & (ex_imm[26] & !\Add3~51 )))

	.dataa(ex_reg_r1[26]),
	.datab(ex_imm[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~51 ),
	.combout(\Add3~52_combout ),
	.cout(\Add3~53 ));
// synopsys translate_off
defparam \Add3~52 .lut_mask = 16'h698E;
defparam \Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \mem_pc_new[26]~26 (
// Equation(s):
// \mem_pc_new[26]~26_combout  = (\ex_sig_jump~q  & ((\Add3~52_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[26]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[26]),
	.datac(gnd),
	.datad(\Add3~52_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[26]~26 .lut_mask = 16'hEE44;
defparam \mem_pc_new[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \if_pc[26]~feeder (
// Equation(s):
// \if_pc[26]~feeder_combout  = \pcreg0|pcnter [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [26]),
	.cin(gnd),
	.combout(\if_pc[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[26]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \if_pc[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[26] .is_wysiwyg = "true";
defparam \if_pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \id_pc[26]~feeder (
// Equation(s):
// \id_pc[26]~feeder_combout  = if_pc[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[26]),
	.cin(gnd),
	.combout(\id_pc[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[26]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \id_pc[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[26] .is_wysiwyg = "true";
defparam \id_pc[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \ex_pc[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[26] .is_wysiwyg = "true";
defparam \ex_pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \Add4~52 (
// Equation(s):
// \Add4~52_combout  = ((ex_imm[26] $ (ex_pc[26] $ (!\Add4~51 )))) # (GND)
// \Add4~53  = CARRY((ex_imm[26] & ((ex_pc[26]) # (!\Add4~51 ))) # (!ex_imm[26] & (ex_pc[26] & !\Add4~51 )))

	.dataa(ex_imm[26]),
	.datab(ex_pc[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~51 ),
	.combout(\Add4~52_combout ),
	.cout(\Add4~53 ));
// synopsys translate_off
defparam \Add4~52 .lut_mask = 16'h698E;
defparam \Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \mem_pc_new[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[26]~26_combout ),
	.asdata(\Add4~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[26] .is_wysiwyg = "true";
defparam \mem_pc_new[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \pcreg0|pcnter~27 (
// Equation(s):
// \pcreg0|pcnter~27_combout  = (\pcreg0|always0~0_combout  & (!\button_in[0]~input_o  & mem_pc_new[26]))

	.dataa(\pcreg0|always0~0_combout ),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_pc_new[26]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~27_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~27 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N9
dffeas \pcreg0|pcnter[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[26] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N20
cycloneive_lcell_comb \if_pc_4[27]~77 (
// Equation(s):
// \if_pc_4[27]~77_combout  = (\pcreg0|pcnter [27] & (\if_pc_4[26]~76  $ (GND))) # (!\pcreg0|pcnter [27] & (!\if_pc_4[26]~76  & VCC))
// \if_pc_4[27]~78  = CARRY((\pcreg0|pcnter [27] & !\if_pc_4[26]~76 ))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[26]~76 ),
	.combout(\if_pc_4[27]~77_combout ),
	.cout(\if_pc_4[27]~78 ));
// synopsys translate_off
defparam \if_pc_4[27]~77 .lut_mask = 16'hC30C;
defparam \if_pc_4[27]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N21
dffeas \if_pc_4[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[27]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[27]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[27] .is_wysiwyg = "true";
defparam \if_pc_4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \id_pc_4[27]~feeder (
// Equation(s):
// \id_pc_4[27]~feeder_combout  = if_pc_4[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[27]),
	.cin(gnd),
	.combout(\id_pc_4[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[27]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \id_pc_4[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[27] .is_wysiwyg = "true";
defparam \id_pc_4[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \ex_pc_4[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[27] .is_wysiwyg = "true";
defparam \ex_pc_4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \Add3~54 (
// Equation(s):
// \Add3~54_combout  = (ex_reg_r1[27] & ((ex_imm[27] & (\Add3~53  & VCC)) # (!ex_imm[27] & (!\Add3~53 )))) # (!ex_reg_r1[27] & ((ex_imm[27] & (!\Add3~53 )) # (!ex_imm[27] & ((\Add3~53 ) # (GND)))))
// \Add3~55  = CARRY((ex_reg_r1[27] & (!ex_imm[27] & !\Add3~53 )) # (!ex_reg_r1[27] & ((!\Add3~53 ) # (!ex_imm[27]))))

	.dataa(ex_reg_r1[27]),
	.datab(ex_imm[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~53 ),
	.combout(\Add3~54_combout ),
	.cout(\Add3~55 ));
// synopsys translate_off
defparam \Add3~54 .lut_mask = 16'h9617;
defparam \Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \mem_pc_new[27]~27 (
// Equation(s):
// \mem_pc_new[27]~27_combout  = (\ex_sig_jump~q  & ((\Add3~54_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[27]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[27]),
	.datac(gnd),
	.datad(\Add3~54_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[27]~27 .lut_mask = 16'hEE44;
defparam \mem_pc_new[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \mem_pc_new[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[27]~27_combout ),
	.asdata(\Add4~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[27] .is_wysiwyg = "true";
defparam \mem_pc_new[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \pcreg0|pcnter~28 (
// Equation(s):
// \pcreg0|pcnter~28_combout  = (\pcreg0|always0~0_combout  & (!\button_in[0]~input_o  & mem_pc_new[27]))

	.dataa(\pcreg0|always0~0_combout ),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_pc_new[27]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~28_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~28 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \pcreg0|pcnter[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[27] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \if_pc[27]~feeder (
// Equation(s):
// \if_pc[27]~feeder_combout  = \pcreg0|pcnter [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [27]),
	.cin(gnd),
	.combout(\if_pc[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[27]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N21
dffeas \if_pc[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[27] .is_wysiwyg = "true";
defparam \if_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \id_pc[27]~feeder (
// Equation(s):
// \id_pc[27]~feeder_combout  = if_pc[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[27]),
	.cin(gnd),
	.combout(\id_pc[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[27]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N27
dffeas \id_pc[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[27] .is_wysiwyg = "true";
defparam \id_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \ex_pc[27]~feeder (
// Equation(s):
// \ex_pc[27]~feeder_combout  = id_pc[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[27]),
	.cin(gnd),
	.combout(\ex_pc[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[27]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \ex_pc[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[27] .is_wysiwyg = "true";
defparam \ex_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \Add4~54 (
// Equation(s):
// \Add4~54_combout  = (ex_imm[27] & ((ex_pc[27] & (\Add4~53  & VCC)) # (!ex_pc[27] & (!\Add4~53 )))) # (!ex_imm[27] & ((ex_pc[27] & (!\Add4~53 )) # (!ex_pc[27] & ((\Add4~53 ) # (GND)))))
// \Add4~55  = CARRY((ex_imm[27] & (!ex_pc[27] & !\Add4~53 )) # (!ex_imm[27] & ((!\Add4~53 ) # (!ex_pc[27]))))

	.dataa(ex_imm[27]),
	.datab(ex_pc[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~53 ),
	.combout(\Add4~54_combout ),
	.cout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~54 .lut_mask = 16'h9617;
defparam \Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \mem_wire_reg_wb[27]~81 (
// Equation(s):
// \mem_wire_reg_wb[27]~81_combout  = (\mem_reg_wb[26]~0_combout  & (((\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & ((\mem_reg_wb[26]~1_combout  & ((ex_pc_4[27]))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[27]))))

	.dataa(ex_alu_res[27]),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(ex_pc_4[27]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[27]~81 .lut_mask = 16'hFC22;
defparam \mem_wire_reg_wb[27]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \mem0|q[27]~33 (
// Equation(s):
// \mem0|q[27]~33_combout  = (\id_imm[27]~7_combout  & \mem0|buffer_sig_load~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_imm[27]~7_combout ),
	.datad(\mem0|buffer_sig_load~q ),
	.cin(gnd),
	.combout(\mem0|q[27]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[27]~33 .lut_mask = 16'hF000;
defparam \mem0|q[27]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \mem_wire_reg_wb[27]~82 (
// Equation(s):
// \mem_wire_reg_wb[27]~82_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_wire_reg_wb[27]~81_combout  & (\Add4~54_combout )) # (!\mem_wire_reg_wb[27]~81_combout  & ((\mem0|q[27]~33_combout ))))) # (!\mem_reg_wb[26]~0_combout  & 
// (((\mem_wire_reg_wb[27]~81_combout ))))

	.dataa(\Add4~54_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\mem_wire_reg_wb[27]~81_combout ),
	.datad(\mem0|q[27]~33_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[27]~82 .lut_mask = 16'hBCB0;
defparam \mem_wire_reg_wb[27]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \mem_wire_reg_wb[27]~83 (
// Equation(s):
// \mem_wire_reg_wb[27]~83_combout  = (\Equal6~1_combout  & (ex_imm[27])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[27]~82_combout )))

	.dataa(gnd),
	.datab(\Equal6~1_combout ),
	.datac(ex_imm[27]),
	.datad(\mem_wire_reg_wb[27]~82_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[27]~83 .lut_mask = 16'hF3C0;
defparam \mem_wire_reg_wb[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \mem_reg_wb[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[27] .is_wysiwyg = "true";
defparam \mem_reg_wb[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \reg0|xx~53 (
// Equation(s):
// \reg0|xx~53_combout  = (mem_reg_wb[27] & !\button_in[0]~input_o )

	.dataa(gnd),
	.datab(mem_reg_wb[27]),
	.datac(gnd),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\reg0|xx~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~53 .lut_mask = 16'h00CC;
defparam \reg0|xx~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \reg0|xx[11][27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][27] .is_wysiwyg = "true";
defparam \reg0|xx[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb \reg0|r1[27]~262 (
// Equation(s):
// \reg0|r1[27]~262_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][27]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][27]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][27]~q ),
	.datac(\reg0|xx[10][27]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~262_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~262 .lut_mask = 16'hAAE4;
defparam \reg0|r1[27]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
cycloneive_lcell_comb \reg0|r1[27]~263 (
// Equation(s):
// \reg0|r1[27]~263_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[27]~262_combout  & (\reg0|xx[11][27]~q )) # (!\reg0|r1[27]~262_combout  & ((\reg0|xx[9][27]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[27]~262_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][27]~q ),
	.datac(\reg0|xx[9][27]~q ),
	.datad(\reg0|r1[27]~262_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~263_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~263 .lut_mask = 16'hDDA0;
defparam \reg0|r1[27]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \reg0|r1[27]~269 (
// Equation(s):
// \reg0|r1[27]~269_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][27]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][27]~q ))))

	.dataa(\reg0|xx[12][27]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][27]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~269_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~269 .lut_mask = 16'hFC22;
defparam \reg0|r1[27]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \reg0|r1[27]~270 (
// Equation(s):
// \reg0|r1[27]~270_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[27]~269_combout  & ((\reg0|xx[15][27]~q ))) # (!\reg0|r1[27]~269_combout  & (\reg0|xx[14][27]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[27]~269_combout ))))

	.dataa(\reg0|xx[14][27]~q ),
	.datab(\reg0|xx[15][27]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[27]~269_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~270_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~270 .lut_mask = 16'hCFA0;
defparam \reg0|r1[27]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N2
cycloneive_lcell_comb \reg0|r1[27]~264 (
// Equation(s):
// \reg0|r1[27]~264_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][27]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][27]~q ))))

	.dataa(\reg0|xx[4][27]~q ),
	.datab(\reg0|xx[5][27]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~264_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~264 .lut_mask = 16'hFC0A;
defparam \reg0|r1[27]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N4
cycloneive_lcell_comb \reg0|r1[27]~265 (
// Equation(s):
// \reg0|r1[27]~265_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[27]~264_combout  & (\reg0|xx[7][27]~q )) # (!\reg0|r1[27]~264_combout  & ((\reg0|xx[6][27]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[27]~264_combout ))))

	.dataa(\reg0|xx[7][27]~q ),
	.datab(\reg0|xx[6][27]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[27]~264_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~265_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~265 .lut_mask = 16'hAFC0;
defparam \reg0|r1[27]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N26
cycloneive_lcell_comb \reg0|r1[27]~266 (
// Equation(s):
// \reg0|r1[27]~266_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][27]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][27]~q ))

	.dataa(\reg0|xx[2][27]~q ),
	.datab(gnd),
	.datac(\reg0|xx[3][27]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~266_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~266 .lut_mask = 16'hF0AA;
defparam \reg0|r1[27]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N12
cycloneive_lcell_comb \reg0|r1[27]~267 (
// Equation(s):
// \reg0|r1[27]~267_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[27]~266_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][27]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][27]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[27]~266_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~267_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~267 .lut_mask = 16'hF088;
defparam \reg0|r1[27]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N6
cycloneive_lcell_comb \reg0|r1[27]~268 (
// Equation(s):
// \reg0|r1[27]~268_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|r1[27]~265_combout )) # (!\mem0|q[17]~11_combout  & ((\reg0|r1[27]~267_combout )))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[27]~265_combout ),
	.datad(\reg0|r1[27]~267_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~268_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~268 .lut_mask = 16'hD9C8;
defparam \reg0|r1[27]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \reg0|r1[27]~271 (
// Equation(s):
// \reg0|r1[27]~271_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[27]~268_combout  & ((\reg0|r1[27]~270_combout ))) # (!\reg0|r1[27]~268_combout  & (\reg0|r1[27]~263_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[27]~268_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|r1[27]~263_combout ),
	.datac(\reg0|r1[27]~270_combout ),
	.datad(\reg0|r1[27]~268_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~271_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~271 .lut_mask = 16'hF588;
defparam \reg0|r1[27]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \reg0|r1[27]~252 (
// Equation(s):
// \reg0|r1[27]~252_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[21][27]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][27]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[17][27]~q ),
	.datab(\reg0|xx[21][27]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~252_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~252 .lut_mask = 16'hF0CA;
defparam \reg0|r1[27]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \reg0|r1[27]~253 (
// Equation(s):
// \reg0|r1[27]~253_combout  = (\reg0|r1[27]~252_combout  & ((\reg0|xx[29][27]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[27]~252_combout  & (((\reg0|xx[25][27]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[29][27]~q ),
	.datab(\reg0|r1[27]~252_combout ),
	.datac(\reg0|xx[25][27]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~253_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~253 .lut_mask = 16'hB8CC;
defparam \reg0|r1[27]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \reg0|r1[27]~259 (
// Equation(s):
// \reg0|r1[27]~259_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[23][27]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[19][27]~q )))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][27]~q ),
	.datad(\reg0|xx[19][27]~q ),
	.cin(gnd),
	.combout(\reg0|r1[27]~259_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~259 .lut_mask = 16'hD9C8;
defparam \reg0|r1[27]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \reg0|r1[27]~260 (
// Equation(s):
// \reg0|r1[27]~260_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[27]~259_combout  & (\reg0|xx[31][27]~q )) # (!\reg0|r1[27]~259_combout  & ((\reg0|xx[27][27]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[27]~259_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[31][27]~q ),
	.datac(\reg0|xx[27][27]~q ),
	.datad(\reg0|r1[27]~259_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~260_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~260 .lut_mask = 16'hDDA0;
defparam \reg0|r1[27]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \reg0|r1[27]~254 (
// Equation(s):
// \reg0|r1[27]~254_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[26][27]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[18][27]~q ))))

	.dataa(\reg0|xx[18][27]~q ),
	.datab(\reg0|xx[26][27]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~254_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~254 .lut_mask = 16'hFC0A;
defparam \reg0|r1[27]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \reg0|r1[27]~255 (
// Equation(s):
// \reg0|r1[27]~255_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[27]~254_combout  & (\reg0|xx[30][27]~q )) # (!\reg0|r1[27]~254_combout  & ((\reg0|xx[22][27]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[27]~254_combout ))))

	.dataa(\reg0|xx[30][27]~q ),
	.datab(\reg0|xx[22][27]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[27]~254_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~255_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~255 .lut_mask = 16'hAFC0;
defparam \reg0|r1[27]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \reg0|r1[27]~256 (
// Equation(s):
// \reg0|r1[27]~256_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][27]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][27]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[16][27]~q ),
	.datab(\reg0|xx[24][27]~q ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~256_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~256 .lut_mask = 16'hF0CA;
defparam \reg0|r1[27]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \reg0|r1[27]~257 (
// Equation(s):
// \reg0|r1[27]~257_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[27]~256_combout  & (\reg0|xx[28][27]~q )) # (!\reg0|r1[27]~256_combout  & ((\reg0|xx[20][27]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[27]~256_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[28][27]~q ),
	.datac(\reg0|xx[20][27]~q ),
	.datad(\reg0|r1[27]~256_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~257_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~257 .lut_mask = 16'hDDA0;
defparam \reg0|r1[27]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \reg0|r1[27]~258 (
// Equation(s):
// \reg0|r1[27]~258_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[27]~255_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & ((\reg0|r1[27]~257_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[27]~255_combout ),
	.datad(\reg0|r1[27]~257_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~258_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~258 .lut_mask = 16'hB9A8;
defparam \reg0|r1[27]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \reg0|r1[27]~261 (
// Equation(s):
// \reg0|r1[27]~261_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[27]~258_combout  & ((\reg0|r1[27]~260_combout ))) # (!\reg0|r1[27]~258_combout  & (\reg0|r1[27]~253_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[27]~258_combout ))))

	.dataa(\reg0|r1[27]~253_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[27]~260_combout ),
	.datad(\reg0|r1[27]~258_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~261_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~261 .lut_mask = 16'hF388;
defparam \reg0|r1[27]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \reg0|r1[27]~272 (
// Equation(s):
// \reg0|r1[27]~272_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[27]~261_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[27]~271_combout ))))

	.dataa(\reg0|r1[27]~271_combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[27]~261_combout ),
	.cin(gnd),
	.combout(\reg0|r1[27]~272_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[27]~272 .lut_mask = 16'hE020;
defparam \reg0|r1[27]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \id_reg_r1[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[27]~272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[27] .is_wysiwyg = "true";
defparam \id_reg_r1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \ex_reg_r1[27] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[27] .is_wysiwyg = "true";
defparam \ex_reg_r1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \Add3~56 (
// Equation(s):
// \Add3~56_combout  = ((ex_imm[28] $ (ex_reg_r1[28] $ (!\Add3~55 )))) # (GND)
// \Add3~57  = CARRY((ex_imm[28] & ((ex_reg_r1[28]) # (!\Add3~55 ))) # (!ex_imm[28] & (ex_reg_r1[28] & !\Add3~55 )))

	.dataa(ex_imm[28]),
	.datab(ex_reg_r1[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~55 ),
	.combout(\Add3~56_combout ),
	.cout(\Add3~57 ));
// synopsys translate_off
defparam \Add3~56 .lut_mask = 16'h698E;
defparam \Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \Add3~58 (
// Equation(s):
// \Add3~58_combout  = (ex_reg_r1[29] & ((ex_imm[29] & (\Add3~57  & VCC)) # (!ex_imm[29] & (!\Add3~57 )))) # (!ex_reg_r1[29] & ((ex_imm[29] & (!\Add3~57 )) # (!ex_imm[29] & ((\Add3~57 ) # (GND)))))
// \Add3~59  = CARRY((ex_reg_r1[29] & (!ex_imm[29] & !\Add3~57 )) # (!ex_reg_r1[29] & ((!\Add3~57 ) # (!ex_imm[29]))))

	.dataa(ex_reg_r1[29]),
	.datab(ex_imm[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~57 ),
	.combout(\Add3~58_combout ),
	.cout(\Add3~59 ));
// synopsys translate_off
defparam \Add3~58 .lut_mask = 16'h9617;
defparam \Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N22
cycloneive_lcell_comb \if_pc_4[28]~79 (
// Equation(s):
// \if_pc_4[28]~79_combout  = (\pcreg0|pcnter [28] & (!\if_pc_4[27]~78 )) # (!\pcreg0|pcnter [28] & ((\if_pc_4[27]~78 ) # (GND)))
// \if_pc_4[28]~80  = CARRY((!\if_pc_4[27]~78 ) # (!\pcreg0|pcnter [28]))

	.dataa(\pcreg0|pcnter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[27]~78 ),
	.combout(\if_pc_4[28]~79_combout ),
	.cout(\if_pc_4[28]~80 ));
// synopsys translate_off
defparam \if_pc_4[28]~79 .lut_mask = 16'h5A5F;
defparam \if_pc_4[28]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N23
dffeas \if_pc_4[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[28]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[28]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[28] .is_wysiwyg = "true";
defparam \if_pc_4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \id_pc_4[28]~feeder (
// Equation(s):
// \id_pc_4[28]~feeder_combout  = if_pc_4[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[28]),
	.cin(gnd),
	.combout(\id_pc_4[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[28]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \id_pc_4[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[28] .is_wysiwyg = "true";
defparam \id_pc_4[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \ex_pc_4[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[28] .is_wysiwyg = "true";
defparam \ex_pc_4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \mem_pc_new[28]~28 (
// Equation(s):
// \mem_pc_new[28]~28_combout  = (\ex_sig_jump~q  & (\Add3~56_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[28])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~56_combout ),
	.datac(gnd),
	.datad(ex_pc_4[28]),
	.cin(gnd),
	.combout(\mem_pc_new[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[28]~28 .lut_mask = 16'hDD88;
defparam \mem_pc_new[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \if_pc[28]~feeder (
// Equation(s):
// \if_pc[28]~feeder_combout  = \pcreg0|pcnter [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [28]),
	.cin(gnd),
	.combout(\if_pc[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[28]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \if_pc[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[28] .is_wysiwyg = "true";
defparam \if_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \id_pc[28]~feeder (
// Equation(s):
// \id_pc[28]~feeder_combout  = if_pc[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[28]),
	.cin(gnd),
	.combout(\id_pc[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[28]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \id_pc[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[28] .is_wysiwyg = "true";
defparam \id_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \ex_pc[28]~feeder (
// Equation(s):
// \ex_pc[28]~feeder_combout  = id_pc[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[28]),
	.cin(gnd),
	.combout(\ex_pc[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[28]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \ex_pc[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[28] .is_wysiwyg = "true";
defparam \ex_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \Add4~56 (
// Equation(s):
// \Add4~56_combout  = ((ex_pc[28] $ (ex_imm[28] $ (!\Add4~55 )))) # (GND)
// \Add4~57  = CARRY((ex_pc[28] & ((ex_imm[28]) # (!\Add4~55 ))) # (!ex_pc[28] & (ex_imm[28] & !\Add4~55 )))

	.dataa(ex_pc[28]),
	.datab(ex_imm[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~55 ),
	.combout(\Add4~56_combout ),
	.cout(\Add4~57 ));
// synopsys translate_off
defparam \Add4~56 .lut_mask = 16'h698E;
defparam \Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \mem_pc_new[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[28]~28_combout ),
	.asdata(\Add4~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[28] .is_wysiwyg = "true";
defparam \mem_pc_new[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \pcreg0|pcnter~29 (
// Equation(s):
// \pcreg0|pcnter~29_combout  = (\pcreg0|always0~0_combout  & (!\button_in[0]~input_o  & mem_pc_new[28]))

	.dataa(\pcreg0|always0~0_combout ),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_pc_new[28]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~29_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~29 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \pcreg0|pcnter[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[28] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
cycloneive_lcell_comb \if_pc_4[29]~81 (
// Equation(s):
// \if_pc_4[29]~81_combout  = (\pcreg0|pcnter [29] & (\if_pc_4[28]~80  $ (GND))) # (!\pcreg0|pcnter [29] & (!\if_pc_4[28]~80  & VCC))
// \if_pc_4[29]~82  = CARRY((\pcreg0|pcnter [29] & !\if_pc_4[28]~80 ))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[28]~80 ),
	.combout(\if_pc_4[29]~81_combout ),
	.cout(\if_pc_4[29]~82 ));
// synopsys translate_off
defparam \if_pc_4[29]~81 .lut_mask = 16'hC30C;
defparam \if_pc_4[29]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N25
dffeas \if_pc_4[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[29]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[29]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[29] .is_wysiwyg = "true";
defparam \if_pc_4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \id_pc_4[29]~feeder (
// Equation(s):
// \id_pc_4[29]~feeder_combout  = if_pc_4[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[29]),
	.cin(gnd),
	.combout(\id_pc_4[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[29]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N23
dffeas \id_pc_4[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[29] .is_wysiwyg = "true";
defparam \id_pc_4[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \ex_pc_4[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[29] .is_wysiwyg = "true";
defparam \ex_pc_4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \mem_pc_new[29]~29 (
// Equation(s):
// \mem_pc_new[29]~29_combout  = (\ex_sig_jump~q  & (\Add3~58_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[29])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~58_combout ),
	.datac(gnd),
	.datad(ex_pc_4[29]),
	.cin(gnd),
	.combout(\mem_pc_new[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[29]~29 .lut_mask = 16'hDD88;
defparam \mem_pc_new[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \mem_pc_new[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[29]~29_combout ),
	.asdata(\Add4~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[29] .is_wysiwyg = "true";
defparam \mem_pc_new[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \pcreg0|pcnter~30 (
// Equation(s):
// \pcreg0|pcnter~30_combout  = (mem_pc_new[29] & (!\button_in[0]~input_o  & \pcreg0|always0~0_combout ))

	.dataa(mem_pc_new[29]),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~30_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~30 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \pcreg0|pcnter[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[29] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \if_pc[29]~feeder (
// Equation(s):
// \if_pc[29]~feeder_combout  = \pcreg0|pcnter [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [29]),
	.cin(gnd),
	.combout(\if_pc[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[29]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \if_pc[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[29] .is_wysiwyg = "true";
defparam \if_pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \id_pc[29]~feeder (
// Equation(s):
// \id_pc[29]~feeder_combout  = if_pc[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[29]),
	.cin(gnd),
	.combout(\id_pc[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[29]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \id_pc[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[29] .is_wysiwyg = "true";
defparam \id_pc[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \ex_pc[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[29] .is_wysiwyg = "true";
defparam \ex_pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \Add4~58 (
// Equation(s):
// \Add4~58_combout  = (ex_imm[29] & ((ex_pc[29] & (\Add4~57  & VCC)) # (!ex_pc[29] & (!\Add4~57 )))) # (!ex_imm[29] & ((ex_pc[29] & (!\Add4~57 )) # (!ex_pc[29] & ((\Add4~57 ) # (GND)))))
// \Add4~59  = CARRY((ex_imm[29] & (!ex_pc[29] & !\Add4~57 )) # (!ex_imm[29] & ((!\Add4~57 ) # (!ex_pc[29]))))

	.dataa(ex_imm[29]),
	.datab(ex_pc[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~57 ),
	.combout(\Add4~58_combout ),
	.cout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~58 .lut_mask = 16'h9617;
defparam \Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \mem_wire_reg_wb[29]~87 (
// Equation(s):
// \mem_wire_reg_wb[29]~87_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[29]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[29] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(ex_alu_res[29]),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(ex_pc_4[29]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[29]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[29]~87 .lut_mask = 16'hCCE2;
defparam \mem_wire_reg_wb[29]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \mem0|q[29]~35 (
// Equation(s):
// \mem0|q[29]~35_combout  = (\mem0|buffer_sig_load~q  & \id_imm[29]~9_combout )

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_imm[29]~9_combout ),
	.cin(gnd),
	.combout(\mem0|q[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[29]~35 .lut_mask = 16'hAA00;
defparam \mem0|q[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \mem_wire_reg_wb[29]~88 (
// Equation(s):
// \mem_wire_reg_wb[29]~88_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_wire_reg_wb[29]~87_combout  & (\Add4~58_combout )) # (!\mem_wire_reg_wb[29]~87_combout  & ((\mem0|q[29]~35_combout ))))) # (!\mem_reg_wb[26]~0_combout  & 
// (((\mem_wire_reg_wb[29]~87_combout ))))

	.dataa(\Add4~58_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\mem_wire_reg_wb[29]~87_combout ),
	.datad(\mem0|q[29]~35_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[29]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[29]~88 .lut_mask = 16'hBCB0;
defparam \mem_wire_reg_wb[29]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \mem_wire_reg_wb[29]~89 (
// Equation(s):
// \mem_wire_reg_wb[29]~89_combout  = (\Equal6~1_combout  & (ex_imm[29])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[29]~88_combout )))

	.dataa(ex_imm[29]),
	.datab(\Equal6~1_combout ),
	.datac(gnd),
	.datad(\mem_wire_reg_wb[29]~88_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[29]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[29]~89 .lut_mask = 16'hBB88;
defparam \mem_wire_reg_wb[29]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \mem_reg_wb[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[29]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[29] .is_wysiwyg = "true";
defparam \mem_reg_wb[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \reg0|xx~55 (
// Equation(s):
// \reg0|xx~55_combout  = (!\button_in[0]~input_o  & mem_reg_wb[29])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[29]),
	.cin(gnd),
	.combout(\reg0|xx~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~55 .lut_mask = 16'h5500;
defparam \reg0|xx~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \reg0|xx[13][29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][29] .is_wysiwyg = "true";
defparam \reg0|xx[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \reg0|r2[29]~227 (
// Equation(s):
// \reg0|r2[29]~227_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][29]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][29]~q ))))

	.dataa(\reg0|xx[12][29]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][29]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~227_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~227 .lut_mask = 16'hFC22;
defparam \reg0|r2[29]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneive_lcell_comb \reg0|r2[29]~228 (
// Equation(s):
// \reg0|r2[29]~228_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[29]~227_combout  & ((\reg0|xx[15][29]~q ))) # (!\reg0|r2[29]~227_combout  & (\reg0|xx[13][29]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[29]~227_combout ))))

	.dataa(\reg0|xx[13][29]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][29]~q ),
	.datad(\reg0|r2[29]~227_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~228_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~228 .lut_mask = 16'hF388;
defparam \reg0|r2[29]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \reg0|r2[29]~220 (
// Equation(s):
// \reg0|r2[29]~220_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][29]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][29]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[4][29]~q ),
	.datac(\reg0|xx[6][29]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~220_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~220 .lut_mask = 16'hFA44;
defparam \reg0|r2[29]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N10
cycloneive_lcell_comb \reg0|r2[29]~221 (
// Equation(s):
// \reg0|r2[29]~221_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[29]~220_combout  & (\reg0|xx[7][29]~q )) # (!\reg0|r2[29]~220_combout  & ((\reg0|xx[5][29]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[29]~220_combout ))))

	.dataa(\reg0|xx[7][29]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][29]~q ),
	.datad(\reg0|r2[29]~220_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~221_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~221 .lut_mask = 16'hBBC0;
defparam \reg0|r2[29]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
cycloneive_lcell_comb \reg0|r2[29]~222 (
// Equation(s):
// \reg0|r2[29]~222_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|xx[9][29]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][29]~q ))))

	.dataa(\reg0|xx[8][29]~q ),
	.datab(\reg0|xx[9][29]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~222_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~222 .lut_mask = 16'hFC0A;
defparam \reg0|r2[29]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
cycloneive_lcell_comb \reg0|r2[29]~223 (
// Equation(s):
// \reg0|r2[29]~223_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[29]~222_combout  & ((\reg0|xx[11][29]~q ))) # (!\reg0|r2[29]~222_combout  & (\reg0|xx[10][29]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[29]~222_combout ))))

	.dataa(\reg0|xx[10][29]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][29]~q ),
	.datad(\reg0|r2[29]~222_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~223_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~223 .lut_mask = 16'hF388;
defparam \reg0|r2[29]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \reg0|r2[29]~224 (
// Equation(s):
// \reg0|r2[29]~224_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][29]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][29]~q )))

	.dataa(gnd),
	.datab(\reg0|xx[3][29]~q ),
	.datac(\reg0|xx[2][29]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~224_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~224 .lut_mask = 16'hCCF0;
defparam \reg0|r2[29]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \reg0|r2[29]~225 (
// Equation(s):
// \reg0|r2[29]~225_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[29]~224_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][29]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[1][29]~q ),
	.datab(\reg0|r2[29]~224_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~225_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~225 .lut_mask = 16'hCAC0;
defparam \reg0|r2[29]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \reg0|r2[29]~226 (
// Equation(s):
// \reg0|r2[29]~226_combout  = (\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout ) # ((\reg0|r2[29]~223_combout )))) # (!\mem0|q[23]~7_combout  & (!\mem0|q[22]~8_combout  & ((\reg0|r2[29]~225_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[29]~223_combout ),
	.datad(\reg0|r2[29]~225_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~226_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~226 .lut_mask = 16'hB9A8;
defparam \reg0|r2[29]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \reg0|r2[29]~229 (
// Equation(s):
// \reg0|r2[29]~229_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[29]~226_combout  & (\reg0|r2[29]~228_combout )) # (!\reg0|r2[29]~226_combout  & ((\reg0|r2[29]~221_combout ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[29]~226_combout ))))

	.dataa(\reg0|r2[29]~228_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[29]~221_combout ),
	.datad(\reg0|r2[29]~226_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~229_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~229 .lut_mask = 16'hBBC0;
defparam \reg0|r2[29]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \reg0|r2[29]~212 (
// Equation(s):
// \reg0|r2[29]~212_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[25][29]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[17][29]~q )))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[25][29]~q ),
	.datac(\reg0|xx[17][29]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~212_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~212 .lut_mask = 16'hEE50;
defparam \reg0|r2[29]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \reg0|r2[29]~213 (
// Equation(s):
// \reg0|r2[29]~213_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[29]~212_combout  & (\reg0|xx[29][29]~q )) # (!\reg0|r2[29]~212_combout  & ((\reg0|xx[21][29]~q ))))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[29]~212_combout ))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[29]~212_combout ),
	.datac(\reg0|xx[29][29]~q ),
	.datad(\reg0|xx[21][29]~q ),
	.cin(gnd),
	.combout(\reg0|r2[29]~213_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~213 .lut_mask = 16'hE6C4;
defparam \reg0|r2[29]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneive_lcell_comb \reg0|r2[29]~214 (
// Equation(s):
// \reg0|r2[29]~214_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][29]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][29]~q )))))

	.dataa(\reg0|xx[20][29]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][29]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~214_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~214 .lut_mask = 16'hEE30;
defparam \reg0|r2[29]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \reg0|r2[29]~215 (
// Equation(s):
// \reg0|r2[29]~215_combout  = (\reg0|r2[29]~214_combout  & (((\reg0|xx[28][29]~q ) # (!\mem0|q[23]~7_combout )))) # (!\reg0|r2[29]~214_combout  & (\reg0|xx[24][29]~q  & ((\mem0|q[23]~7_combout ))))

	.dataa(\reg0|r2[29]~214_combout ),
	.datab(\reg0|xx[24][29]~q ),
	.datac(\reg0|xx[28][29]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~215_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~215 .lut_mask = 16'hE4AA;
defparam \reg0|r2[29]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \reg0|r2[29]~216 (
// Equation(s):
// \reg0|r2[29]~216_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[29]~213_combout ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((!\mem0|q[21]~9_combout  & \reg0|r2[29]~215_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|r2[29]~213_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[29]~215_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~216_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~216 .lut_mask = 16'hADA8;
defparam \reg0|r2[29]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \reg0|r2[29]~210 (
// Equation(s):
// \reg0|r2[29]~210_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][29]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][29]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][29]~q ),
	.datac(\reg0|xx[22][29]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~210_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~210 .lut_mask = 16'hAAE4;
defparam \reg0|r2[29]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \reg0|r2[29]~211 (
// Equation(s):
// \reg0|r2[29]~211_combout  = (\reg0|r2[29]~210_combout  & ((\reg0|xx[30][29]~q ) # ((!\mem0|q[23]~7_combout )))) # (!\reg0|r2[29]~210_combout  & (((\reg0|xx[26][29]~q  & \mem0|q[23]~7_combout ))))

	.dataa(\reg0|r2[29]~210_combout ),
	.datab(\reg0|xx[30][29]~q ),
	.datac(\reg0|xx[26][29]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~211_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~211 .lut_mask = 16'hD8AA;
defparam \reg0|r2[29]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \reg0|r2[29]~217 (
// Equation(s):
// \reg0|r2[29]~217_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[27][29]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[19][29]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][29]~q ),
	.datac(\reg0|xx[19][29]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~217_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~217 .lut_mask = 16'hAAD8;
defparam \reg0|r2[29]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \reg0|r2[29]~218 (
// Equation(s):
// \reg0|r2[29]~218_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[29]~217_combout  & ((\reg0|xx[31][29]~q ))) # (!\reg0|r2[29]~217_combout  & (\reg0|xx[23][29]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[29]~217_combout ))))

	.dataa(\reg0|xx[23][29]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[31][29]~q ),
	.datad(\reg0|r2[29]~217_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~218_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~218 .lut_mask = 16'hF388;
defparam \reg0|r2[29]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \reg0|r2[29]~219 (
// Equation(s):
// \reg0|r2[29]~219_combout  = (\reg0|r2[29]~216_combout  & (((\reg0|r2[29]~218_combout )) # (!\mem0|q[21]~9_combout ))) # (!\reg0|r2[29]~216_combout  & (\mem0|q[21]~9_combout  & (\reg0|r2[29]~211_combout )))

	.dataa(\reg0|r2[29]~216_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[29]~211_combout ),
	.datad(\reg0|r2[29]~218_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~219_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~219 .lut_mask = 16'hEA62;
defparam \reg0|r2[29]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \reg0|r2[29]~230 (
// Equation(s):
// \reg0|r2[29]~230_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[29]~219_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[29]~229_combout ))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[29]~229_combout ),
	.datad(\reg0|r2[29]~219_combout ),
	.cin(gnd),
	.combout(\reg0|r2[29]~230_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[29]~230 .lut_mask = 16'hA820;
defparam \reg0|r2[29]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \id_reg_r2[29] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[29]~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[29] .is_wysiwyg = "true";
defparam \id_reg_r2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \ex_wire_alu_in2[29]~10 (
// Equation(s):
// \ex_wire_alu_in2[29]~10_combout  = (\id_Btype~q  & (id_reg_r2[29])) # (!\id_Btype~q  & ((\id_Rtype~q  & (id_reg_r2[29])) # (!\id_Rtype~q  & ((id_imm[29])))))

	.dataa(\id_Btype~q ),
	.datab(id_reg_r2[29]),
	.datac(\id_Rtype~q ),
	.datad(id_imm[29]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[29]~10 .lut_mask = 16'hCDC8;
defparam \ex_wire_alu_in2[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \alu0|Ires[0][31]~62 (
// Equation(s):
// \alu0|Ires[0][31]~62_combout  = id_reg_r1[31] $ (\alu0|Ires[0][30]~61  $ (\ex_wire_alu_in2[31]~8_combout ))

	.dataa(gnd),
	.datab(id_reg_r1[31]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[31]~8_combout ),
	.cin(\alu0|Ires[0][30]~61 ),
	.combout(\alu0|Ires[0][31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Ires[0][31]~62 .lut_mask = 16'hC33C;
defparam \alu0|Ires[0][31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \alu0|res~190 (
// Equation(s):
// \alu0|res~190_combout  = (id_inst[14] & (\ex_wire_alu_in2[31]~8_combout  $ (id_reg_r1[31])))

	.dataa(id_inst[14]),
	.datab(\ex_wire_alu_in2[31]~8_combout ),
	.datac(id_reg_r1[31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|res~190_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~190 .lut_mask = 16'h2828;
defparam \alu0|res~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \alu0|Mux128~1 (
// Equation(s):
// \alu0|Mux128~1_combout  = (!id_inst[12] & ((\alu0|res~190_combout ) # ((!id_inst[14] & \alu0|Ires[0][31]~62_combout ))))

	.dataa(id_inst[14]),
	.datab(\alu0|Ires[0][31]~62_combout ),
	.datac(id_inst[12]),
	.datad(\alu0|res~190_combout ),
	.cin(gnd),
	.combout(\alu0|Mux128~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux128~1 .lut_mask = 16'h0F04;
defparam \alu0|Mux128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \alu0|Mux160~2 (
// Equation(s):
// \alu0|Mux160~2_combout  = (\alu0|Mux190~0_combout  & ((\ex_wire_alu_in2[31]~8_combout ) # ((id_reg_r1[31] & !id_inst[12]))))

	.dataa(id_reg_r1[31]),
	.datab(\ex_wire_alu_in2[31]~8_combout ),
	.datac(id_inst[12]),
	.datad(\alu0|Mux190~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux160~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux160~2 .lut_mask = 16'hCE00;
defparam \alu0|Mux160~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \alu0|Mux160~8 (
// Equation(s):
// \alu0|Mux160~8_combout  = (id_inst[14] & (id_reg_r1[31] & ((id_inst[30]) # (\alu0|Mux95~1_combout ))))

	.dataa(id_inst[14]),
	.datab(id_inst[30]),
	.datac(\alu0|Mux95~1_combout ),
	.datad(id_reg_r1[31]),
	.cin(gnd),
	.combout(\alu0|Mux160~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux160~8 .lut_mask = 16'hA800;
defparam \alu0|Mux160~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \alu0|Mux64~14 (
// Equation(s):
// \alu0|Mux64~14_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux64~3_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux64~5_combout )))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux64~3_combout ),
	.datad(\alu0|Mux64~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~14 .lut_mask = 16'hF3C0;
defparam \alu0|Mux64~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \alu0|Mux64~31 (
// Equation(s):
// \alu0|Mux64~31_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux64~14_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux64~17_combout ))

	.dataa(gnd),
	.datab(\alu0|Mux64~17_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux64~14_combout ),
	.cin(gnd),
	.combout(\alu0|Mux64~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux64~31 .lut_mask = 16'hFC0C;
defparam \alu0|Mux64~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \alu0|Mux160~3 (
// Equation(s):
// \alu0|Mux160~3_combout  = (!\ex_wire_alu_in2[1]~5_combout  & ((\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[30])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[31])))))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(id_reg_r1[30]),
	.datac(id_reg_r1[31]),
	.datad(\ex_wire_alu_in2[1]~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux160~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux160~3 .lut_mask = 16'h00D8;
defparam \alu0|Mux160~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \alu0|Mux160~4 (
// Equation(s):
// \alu0|Mux160~4_combout  = (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux160~3_combout ) # ((\ex_wire_alu_in2[1]~5_combout  & \alu0|Mux120~112_combout ))))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux160~3_combout ),
	.datad(\alu0|Mux120~112_combout ),
	.cin(gnd),
	.combout(\alu0|Mux160~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux160~4 .lut_mask = 16'h3230;
defparam \alu0|Mux160~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \alu0|Mux160~5 (
// Equation(s):
// \alu0|Mux160~5_combout  = (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux160~4_combout ) # ((\alu0|Mux64~30_combout  & \ex_wire_alu_in2[2]~6_combout ))))

	.dataa(\alu0|Mux64~30_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux160~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux160~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux160~5 .lut_mask = 16'h0F08;
defparam \alu0|Mux160~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \alu0|Mux160~6 (
// Equation(s):
// \alu0|Mux160~6_combout  = (!\ex_wire_alu_in2[4]~4_combout  & ((\alu0|Mux160~5_combout ) # ((\alu0|Mux64~27_combout  & \ex_wire_alu_in2[3]~7_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|Mux64~27_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux160~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux160~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux160~6 .lut_mask = 16'h5540;
defparam \alu0|Mux160~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \alu0|Mux160~7 (
// Equation(s):
// \alu0|Mux160~7_combout  = (!id_inst[14] & ((\alu0|Mux160~6_combout ) # ((\ex_wire_alu_in2[4]~4_combout  & \alu0|Mux64~31_combout ))))

	.dataa(id_inst[14]),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(\alu0|Mux64~31_combout ),
	.datad(\alu0|Mux160~6_combout ),
	.cin(gnd),
	.combout(\alu0|Mux160~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux160~7 .lut_mask = 16'h5540;
defparam \alu0|Mux160~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \alu0|Mux128~0 (
// Equation(s):
// \alu0|Mux128~0_combout  = (id_inst[12] & ((\alu0|Mux160~8_combout ) # (\alu0|Mux160~7_combout )))

	.dataa(id_inst[12]),
	.datab(gnd),
	.datac(\alu0|Mux160~8_combout ),
	.datad(\alu0|Mux160~7_combout ),
	.cin(gnd),
	.combout(\alu0|Mux128~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux128~0 .lut_mask = 16'hAAA0;
defparam \alu0|Mux128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \alu0|Mux128~2 (
// Equation(s):
// \alu0|Mux128~2_combout  = (\alu0|Mux160~2_combout ) # ((!id_inst[13] & ((\alu0|Mux128~1_combout ) # (\alu0|Mux128~0_combout ))))

	.dataa(\alu0|Mux128~1_combout ),
	.datab(id_inst[13]),
	.datac(\alu0|Mux160~2_combout ),
	.datad(\alu0|Mux128~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux128~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux128~2 .lut_mask = 16'hF3F2;
defparam \alu0|Mux128~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \alu0|Add1~62 (
// Equation(s):
// \alu0|Add1~62_combout  = \ex_wire_alu_in2[31]~8_combout  $ (\alu0|Add1~61  $ (!id_reg_r1[31]))

	.dataa(\ex_wire_alu_in2[31]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(id_reg_r1[31]),
	.cin(\alu0|Add1~61 ),
	.combout(\alu0|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add1~62 .lut_mask = 16'h5AA5;
defparam \alu0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \alu0|res~191 (
// Equation(s):
// \alu0|res~191_combout  = (!id_inst[14] & ((id_inst[30] & ((\alu0|Add1~62_combout ))) # (!id_inst[30] & (\alu0|Ires[0][31]~62_combout ))))

	.dataa(id_inst[14]),
	.datab(id_inst[30]),
	.datac(\alu0|Ires[0][31]~62_combout ),
	.datad(\alu0|Add1~62_combout ),
	.cin(gnd),
	.combout(\alu0|res~191_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~191 .lut_mask = 16'h5410;
defparam \alu0|res~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \alu0|res~192 (
// Equation(s):
// \alu0|res~192_combout  = (\alu0|Mux128~0_combout ) # ((!id_inst[12] & ((\alu0|res~190_combout ) # (\alu0|res~191_combout ))))

	.dataa(id_inst[12]),
	.datab(\alu0|res~190_combout ),
	.datac(\alu0|res~191_combout ),
	.datad(\alu0|Mux128~0_combout ),
	.cin(gnd),
	.combout(\alu0|res~192_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~192 .lut_mask = 16'hFF54;
defparam \alu0|res~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \alu0|res~193 (
// Equation(s):
// \alu0|res~193_combout  = (\alu0|Equal4~0_combout  & ((\alu0|Mux160~2_combout ) # ((!id_inst[13] & \alu0|res~192_combout ))))

	.dataa(\alu0|Mux160~2_combout ),
	.datab(\alu0|Equal4~0_combout ),
	.datac(id_inst[13]),
	.datad(\alu0|res~192_combout ),
	.cin(gnd),
	.combout(\alu0|res~193_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~193 .lut_mask = 16'h8C88;
defparam \alu0|res~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \ex_alu_res[31]~9 (
// Equation(s):
// \ex_alu_res[31]~9_combout  = (\alu0|Equal3~1_combout  & (\alu0|Mux128~2_combout )) # (!\alu0|Equal3~1_combout  & ((\alu0|res~193_combout )))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(\alu0|Mux128~2_combout ),
	.datac(gnd),
	.datad(\alu0|res~193_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[31]~9 .lut_mask = 16'hDD88;
defparam \ex_alu_res[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \ex_alu_res[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[31]~9_combout ),
	.asdata(\alu0|Ires[0][31]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[31] .is_wysiwyg = "true";
defparam \ex_alu_res[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \ex_reg_r1[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[31] .is_wysiwyg = "true";
defparam \ex_reg_r1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \ex_reg_r1[30]~feeder (
// Equation(s):
// \ex_reg_r1[30]~feeder_combout  = id_reg_r1[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_reg_r1[30]),
	.cin(gnd),
	.combout(\ex_reg_r1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_reg_r1[30]~feeder .lut_mask = 16'hFF00;
defparam \ex_reg_r1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \ex_reg_r1[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_reg_r1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[30] .is_wysiwyg = "true";
defparam \ex_reg_r1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \Add3~60 (
// Equation(s):
// \Add3~60_combout  = ((ex_reg_r1[30] $ (ex_imm[30] $ (!\Add3~59 )))) # (GND)
// \Add3~61  = CARRY((ex_reg_r1[30] & ((ex_imm[30]) # (!\Add3~59 ))) # (!ex_reg_r1[30] & (ex_imm[30] & !\Add3~59 )))

	.dataa(ex_reg_r1[30]),
	.datab(ex_imm[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~59 ),
	.combout(\Add3~60_combout ),
	.cout(\Add3~61 ));
// synopsys translate_off
defparam \Add3~60 .lut_mask = 16'h698E;
defparam \Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \Add3~62 (
// Equation(s):
// \Add3~62_combout  = ex_imm[31] $ (ex_reg_r1[31] $ (\Add3~61 ))

	.dataa(ex_imm[31]),
	.datab(ex_reg_r1[31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~61 ),
	.combout(\Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~62 .lut_mask = 16'h9696;
defparam \Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \mem_pc_new[31]~31 (
// Equation(s):
// \mem_pc_new[31]~31_combout  = (\ex_sig_jump~q  & (\Add3~62_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[31])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~62_combout ),
	.datac(gnd),
	.datad(ex_pc_4[31]),
	.cin(gnd),
	.combout(\mem_pc_new[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[31]~31 .lut_mask = 16'hDD88;
defparam \mem_pc_new[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \if_pc[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[31]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[31] .is_wysiwyg = "true";
defparam \if_pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \id_pc[31]~feeder (
// Equation(s):
// \id_pc[31]~feeder_combout  = if_pc[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[31]),
	.cin(gnd),
	.combout(\id_pc[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[31]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \id_pc[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[31] .is_wysiwyg = "true";
defparam \id_pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \ex_pc[31]~feeder (
// Equation(s):
// \ex_pc[31]~feeder_combout  = id_pc[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[31]),
	.cin(gnd),
	.combout(\ex_pc[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[31]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \ex_pc[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[31] .is_wysiwyg = "true";
defparam \ex_pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N26
cycloneive_lcell_comb \if_pc_4[30]~83 (
// Equation(s):
// \if_pc_4[30]~83_combout  = (\pcreg0|pcnter [30] & (!\if_pc_4[29]~82 )) # (!\pcreg0|pcnter [30] & ((\if_pc_4[29]~82 ) # (GND)))
// \if_pc_4[30]~84  = CARRY((!\if_pc_4[29]~82 ) # (!\pcreg0|pcnter [30]))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[29]~82 ),
	.combout(\if_pc_4[30]~83_combout ),
	.cout(\if_pc_4[30]~84 ));
// synopsys translate_off
defparam \if_pc_4[30]~83 .lut_mask = 16'h3C3F;
defparam \if_pc_4[30]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N27
dffeas \if_pc_4[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[30]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[30]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[30] .is_wysiwyg = "true";
defparam \if_pc_4[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \id_pc_4[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[30] .is_wysiwyg = "true";
defparam \id_pc_4[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \ex_pc_4[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[30] .is_wysiwyg = "true";
defparam \ex_pc_4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \mem_pc_new[30]~30 (
// Equation(s):
// \mem_pc_new[30]~30_combout  = (\ex_sig_jump~q  & (\Add3~60_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[30])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~60_combout ),
	.datac(gnd),
	.datad(ex_pc_4[30]),
	.cin(gnd),
	.combout(\mem_pc_new[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[30]~30 .lut_mask = 16'hDD88;
defparam \mem_pc_new[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \Add4~60 (
// Equation(s):
// \Add4~60_combout  = ((ex_pc[30] $ (ex_imm[30] $ (!\Add4~59 )))) # (GND)
// \Add4~61  = CARRY((ex_pc[30] & ((ex_imm[30]) # (!\Add4~59 ))) # (!ex_pc[30] & (ex_imm[30] & !\Add4~59 )))

	.dataa(ex_pc[30]),
	.datab(ex_imm[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~59 ),
	.combout(\Add4~60_combout ),
	.cout(\Add4~61 ));
// synopsys translate_off
defparam \Add4~60 .lut_mask = 16'h698E;
defparam \Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \mem_pc_new[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[30]~30_combout ),
	.asdata(\Add4~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[30] .is_wysiwyg = "true";
defparam \mem_pc_new[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \pcreg0|pcnter~31 (
// Equation(s):
// \pcreg0|pcnter~31_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[30]))

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[30]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~31_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~31 .lut_mask = 16'h3000;
defparam \pcreg0|pcnter~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \pcreg0|pcnter[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[30] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \if_pc[30]~feeder (
// Equation(s):
// \if_pc[30]~feeder_combout  = \pcreg0|pcnter [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [30]),
	.cin(gnd),
	.combout(\if_pc[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[30]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \if_pc[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[30]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[30] .is_wysiwyg = "true";
defparam \if_pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \id_pc[30]~feeder (
// Equation(s):
// \id_pc[30]~feeder_combout  = if_pc[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[30]),
	.cin(gnd),
	.combout(\id_pc[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[30]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \id_pc[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[30] .is_wysiwyg = "true";
defparam \id_pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \ex_pc[30]~feeder (
// Equation(s):
// \ex_pc[30]~feeder_combout  = id_pc[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[30]),
	.cin(gnd),
	.combout(\ex_pc[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[30]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \ex_pc[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[30] .is_wysiwyg = "true";
defparam \ex_pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \Add4~62 (
// Equation(s):
// \Add4~62_combout  = ex_pc[31] $ (\Add4~61  $ (ex_imm[31]))

	.dataa(gnd),
	.datab(ex_pc[31]),
	.datac(gnd),
	.datad(ex_imm[31]),
	.cin(\Add4~61 ),
	.combout(\Add4~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~62 .lut_mask = 16'hC33C;
defparam \Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \mem_pc_new[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[31]~31_combout ),
	.asdata(\Add4~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[31] .is_wysiwyg = "true";
defparam \mem_pc_new[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \pcreg0|pcnter~32 (
// Equation(s):
// \pcreg0|pcnter~32_combout  = (mem_pc_new[31] & (!\button_in[0]~input_o  & \pcreg0|always0~0_combout ))

	.dataa(mem_pc_new[31]),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~32_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~32 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \pcreg0|pcnter[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[31] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N28
cycloneive_lcell_comb \if_pc_4[31]~85 (
// Equation(s):
// \if_pc_4[31]~85_combout  = \if_pc_4[30]~84  $ (!\pcreg0|pcnter [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [31]),
	.cin(\if_pc_4[30]~84 ),
	.combout(\if_pc_4[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc_4[31]~85 .lut_mask = 16'hF00F;
defparam \if_pc_4[31]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N29
dffeas \if_pc_4[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[31]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[31]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[31] .is_wysiwyg = "true";
defparam \if_pc_4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \id_pc_4[31]~feeder (
// Equation(s):
// \id_pc_4[31]~feeder_combout  = if_pc_4[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[31]),
	.cin(gnd),
	.combout(\id_pc_4[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[31]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \id_pc_4[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[31] .is_wysiwyg = "true";
defparam \id_pc_4[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \ex_pc_4[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[31] .is_wysiwyg = "true";
defparam \ex_pc_4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \mem_wire_reg_wb[31]~93 (
// Equation(s):
// \mem_wire_reg_wb[31]~93_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[31]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[31] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[31]),
	.datac(ex_pc_4[31]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[31]~93 .lut_mask = 16'hAAE4;
defparam \mem_wire_reg_wb[31]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \mem_wire_reg_wb[31]~94 (
// Equation(s):
// \mem_wire_reg_wb[31]~94_combout  = (\mem_wire_reg_wb[31]~93_combout  & (((\Add4~62_combout ) # (!\mem_reg_wb[26]~0_combout )))) # (!\mem_wire_reg_wb[31]~93_combout  & (\mem0|q[31]~37_combout  & ((\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem0|q[31]~37_combout ),
	.datab(\mem_wire_reg_wb[31]~93_combout ),
	.datac(\Add4~62_combout ),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[31]~94 .lut_mask = 16'hE2CC;
defparam \mem_wire_reg_wb[31]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \mem_wire_reg_wb[31]~95 (
// Equation(s):
// \mem_wire_reg_wb[31]~95_combout  = (\Equal6~1_combout  & (ex_imm[31])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[31]~94_combout )))

	.dataa(ex_imm[31]),
	.datab(\Equal6~1_combout ),
	.datac(gnd),
	.datad(\mem_wire_reg_wb[31]~94_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[31]~95 .lut_mask = 16'hBB88;
defparam \mem_wire_reg_wb[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \mem_reg_wb[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[31] .is_wysiwyg = "true";
defparam \mem_reg_wb[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \reg0|xx~57 (
// Equation(s):
// \reg0|xx~57_combout  = (mem_reg_wb[31] & !\button_in[0]~input_o )

	.dataa(gnd),
	.datab(mem_reg_wb[31]),
	.datac(\button_in[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~57 .lut_mask = 16'h0C0C;
defparam \reg0|xx~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \reg0|xx[22][31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][31] .is_wysiwyg = "true";
defparam \reg0|xx[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \reg0|r1[31]~170 (
// Equation(s):
// \reg0|r1[31]~170_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[26][31]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[18][31]~q )))))

	.dataa(\reg0|xx[26][31]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][31]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~170_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~170 .lut_mask = 16'hEE30;
defparam \reg0|r1[31]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \reg0|r1[31]~171 (
// Equation(s):
// \reg0|r1[31]~171_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[31]~170_combout  & ((\reg0|xx[30][31]~q ))) # (!\reg0|r1[31]~170_combout  & (\reg0|xx[22][31]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[31]~170_combout ))))

	.dataa(\reg0|xx[22][31]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[30][31]~q ),
	.datad(\reg0|r1[31]~170_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~171_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~171 .lut_mask = 16'hF388;
defparam \reg0|r1[31]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \reg0|r1[31]~172 (
// Equation(s):
// \reg0|r1[31]~172_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][31]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][31]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[16][31]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][31]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~172_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~172 .lut_mask = 16'hCCE2;
defparam \reg0|r1[31]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \reg0|r1[31]~173 (
// Equation(s):
// \reg0|r1[31]~173_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[31]~172_combout  & (\reg0|xx[28][31]~q )) # (!\reg0|r1[31]~172_combout  & ((\reg0|xx[20][31]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[31]~172_combout ))))

	.dataa(\reg0|xx[28][31]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[20][31]~q ),
	.datad(\reg0|r1[31]~172_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~173_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~173 .lut_mask = 16'hBBC0;
defparam \reg0|r1[31]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \reg0|r1[31]~174 (
// Equation(s):
// \reg0|r1[31]~174_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[31]~171_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[31]~173_combout )))))

	.dataa(\reg0|r1[31]~171_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[31]~173_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~174_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~174 .lut_mask = 16'hE3E0;
defparam \reg0|r1[31]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \reg0|r1[31]~175 (
// Equation(s):
// \reg0|r1[31]~175_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][31]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][31]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[19][31]~q ),
	.datac(\reg0|xx[23][31]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~175_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~175 .lut_mask = 16'hFA44;
defparam \reg0|r1[31]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \reg0|r1[31]~176 (
// Equation(s):
// \reg0|r1[31]~176_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[31]~175_combout  & (\reg0|xx[31][31]~q )) # (!\reg0|r1[31]~175_combout  & ((\reg0|xx[27][31]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[31]~175_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[31][31]~q ),
	.datac(\reg0|xx[27][31]~q ),
	.datad(\reg0|r1[31]~175_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~176_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~176 .lut_mask = 16'hDDA0;
defparam \reg0|r1[31]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \reg0|r1[31]~168 (
// Equation(s):
// \reg0|r1[31]~168_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[21][31]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[17][31]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[21][31]~q ),
	.datab(\reg0|xx[17][31]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~168_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~168 .lut_mask = 16'hF0AC;
defparam \reg0|r1[31]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \reg0|r1[31]~169 (
// Equation(s):
// \reg0|r1[31]~169_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[31]~168_combout  & (\reg0|xx[29][31]~q )) # (!\reg0|r1[31]~168_combout  & ((\reg0|xx[25][31]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[31]~168_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[29][31]~q ),
	.datac(\reg0|xx[25][31]~q ),
	.datad(\reg0|r1[31]~168_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~169_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~169 .lut_mask = 16'hDDA0;
defparam \reg0|r1[31]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \reg0|r1[31]~177 (
// Equation(s):
// \reg0|r1[31]~177_combout  = (\reg0|r1[31]~174_combout  & (((\reg0|r1[31]~176_combout )) # (!\mem0|q[15]~6_combout ))) # (!\reg0|r1[31]~174_combout  & (\mem0|q[15]~6_combout  & ((\reg0|r1[31]~169_combout ))))

	.dataa(\reg0|r1[31]~174_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[31]~176_combout ),
	.datad(\reg0|r1[31]~169_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~177_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~177 .lut_mask = 16'hE6A2;
defparam \reg0|r1[31]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb \reg0|r1[31]~178 (
// Equation(s):
// \reg0|r1[31]~178_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][31]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][31]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[8][31]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[10][31]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~178_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~178 .lut_mask = 16'hCCE2;
defparam \reg0|r1[31]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb \reg0|r1[31]~179 (
// Equation(s):
// \reg0|r1[31]~179_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[31]~178_combout  & (\reg0|xx[11][31]~q )) # (!\reg0|r1[31]~178_combout  & ((\reg0|xx[9][31]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[31]~178_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][31]~q ),
	.datac(\reg0|xx[9][31]~q ),
	.datad(\reg0|r1[31]~178_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~179_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~179 .lut_mask = 16'hDDA0;
defparam \reg0|r1[31]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \reg0|r1[31]~185 (
// Equation(s):
// \reg0|r1[31]~185_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][31]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][31]~q ))))

	.dataa(\reg0|xx[12][31]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][31]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~185_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~185 .lut_mask = 16'hFC22;
defparam \reg0|r1[31]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \reg0|r1[31]~186 (
// Equation(s):
// \reg0|r1[31]~186_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[31]~185_combout  & (\reg0|xx[15][31]~q )) # (!\reg0|r1[31]~185_combout  & ((\reg0|xx[14][31]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[31]~185_combout ))))

	.dataa(\reg0|xx[15][31]~q ),
	.datab(\reg0|xx[14][31]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[31]~185_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~186_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~186 .lut_mask = 16'hAFC0;
defparam \reg0|r1[31]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_lcell_comb \reg0|r1[31]~182 (
// Equation(s):
// \reg0|r1[31]~182_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][31]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][31]~q ))

	.dataa(\reg0|xx[2][31]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[3][31]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|r1[31]~182_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~182 .lut_mask = 16'hE2E2;
defparam \reg0|r1[31]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \reg0|r1[31]~183 (
// Equation(s):
// \reg0|r1[31]~183_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[31]~182_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][31]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][31]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[31]~182_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~183_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~183 .lut_mask = 16'hF088;
defparam \reg0|r1[31]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N18
cycloneive_lcell_comb \reg0|r1[31]~180 (
// Equation(s):
// \reg0|r1[31]~180_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][31]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][31]~q )))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[5][31]~q ),
	.datac(\reg0|xx[4][31]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~180_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~180 .lut_mask = 16'hEE50;
defparam \reg0|r1[31]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N10
cycloneive_lcell_comb \reg0|r1[31]~181 (
// Equation(s):
// \reg0|r1[31]~181_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[31]~180_combout  & ((\reg0|xx[7][31]~q ))) # (!\reg0|r1[31]~180_combout  & (\reg0|xx[6][31]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[31]~180_combout ))))

	.dataa(\reg0|xx[6][31]~q ),
	.datab(\reg0|xx[7][31]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[31]~180_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~181_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~181 .lut_mask = 16'hCFA0;
defparam \reg0|r1[31]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \reg0|r1[31]~184 (
// Equation(s):
// \reg0|r1[31]~184_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|r1[31]~181_combout ))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[31]~183_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[31]~183_combout ),
	.datad(\reg0|r1[31]~181_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~184_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~184 .lut_mask = 16'hDC98;
defparam \reg0|r1[31]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_lcell_comb \reg0|r1[31]~187 (
// Equation(s):
// \reg0|r1[31]~187_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[31]~184_combout  & ((\reg0|r1[31]~186_combout ))) # (!\reg0|r1[31]~184_combout  & (\reg0|r1[31]~179_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[31]~184_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|r1[31]~179_combout ),
	.datac(\reg0|r1[31]~186_combout ),
	.datad(\reg0|r1[31]~184_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~187_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~187 .lut_mask = 16'hF588;
defparam \reg0|r1[31]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \reg0|r1[31]~188 (
// Equation(s):
// \reg0|r1[31]~188_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[31]~177_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[31]~187_combout )))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|r1[31]~177_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[31]~187_combout ),
	.cin(gnd),
	.combout(\reg0|r1[31]~188_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[31]~188 .lut_mask = 16'hD080;
defparam \reg0|r1[31]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \id_reg_r1[31] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[31]~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[31] .is_wysiwyg = "true";
defparam \id_reg_r1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \alu0|srxisig~0 (
// Equation(s):
// \alu0|srxisig~0_combout  = (id_inst[30] & id_reg_r1[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(id_inst[30]),
	.datad(id_reg_r1[31]),
	.cin(gnd),
	.combout(\alu0|srxisig~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|srxisig~0 .lut_mask = 16'hF000;
defparam \alu0|srxisig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \alu0|Mux120~108 (
// Equation(s):
// \alu0|Mux120~108_combout  = (\ex_wire_alu_in2[3]~7_combout  & (\alu0|srxisig~0_combout )) # (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux95~0_combout  & ((\alu0|Mux120~18_combout ))) # (!\alu0|Mux95~0_combout  & (\alu0|srxisig~0_combout ))))

	.dataa(\alu0|srxisig~0_combout ),
	.datab(\alu0|Mux120~18_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux95~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~108 .lut_mask = 16'hACAA;
defparam \alu0|Mux120~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \alu0|res[14]~103 (
// Equation(s):
// \alu0|res[14]~103_combout  = (\ex_alu_res[11]~29_combout  & (((\alu0|Mux65~19_combout ) # (\ex_alu_res[11]~30_combout )))) # (!\ex_alu_res[11]~29_combout  & (\alu0|Mux120~71_combout  & ((!\ex_alu_res[11]~30_combout ))))

	.dataa(\alu0|Mux120~71_combout ),
	.datab(\ex_alu_res[11]~29_combout ),
	.datac(\alu0|Mux65~19_combout ),
	.datad(\ex_alu_res[11]~30_combout ),
	.cin(gnd),
	.combout(\alu0|res[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[14]~103 .lut_mask = 16'hCCE2;
defparam \alu0|res[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \alu0|res[14]~104 (
// Equation(s):
// \alu0|res[14]~104_combout  = (\alu0|res[14]~103_combout  & ((\alu0|Mux120~108_combout ) # ((!\ex_alu_res[11]~30_combout )))) # (!\alu0|res[14]~103_combout  & (((\alu0|Mux120~77_combout  & \ex_alu_res[11]~30_combout ))))

	.dataa(\alu0|Mux120~108_combout ),
	.datab(\alu0|Mux120~77_combout ),
	.datac(\alu0|res[14]~103_combout ),
	.datad(\ex_alu_res[11]~30_combout ),
	.cin(gnd),
	.combout(\alu0|res[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[14]~104 .lut_mask = 16'hACF0;
defparam \alu0|res[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \alu0|res[14]~105 (
// Equation(s):
// \alu0|res[14]~105_combout  = (!\alu0|res[9]~80_combout  & ((\ex_alu_res[7]~12_combout  & ((\alu0|res[14]~104_combout ))) # (!\ex_alu_res[7]~12_combout  & (\alu0|res[14]~219_combout ))))

	.dataa(\alu0|res[14]~219_combout ),
	.datab(\alu0|res[14]~104_combout ),
	.datac(\ex_alu_res[7]~12_combout ),
	.datad(\alu0|res[9]~80_combout ),
	.cin(gnd),
	.combout(\alu0|res[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[14]~105 .lut_mask = 16'h00CA;
defparam \alu0|res[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \alu0|Ires[0][13]~26 (
// Equation(s):
// \alu0|Ires[0][13]~26_combout  = (id_reg_r1[13] & ((\ex_wire_alu_in2[13]~26_combout  & (\alu0|Ires[0][12]~25  & VCC)) # (!\ex_wire_alu_in2[13]~26_combout  & (!\alu0|Ires[0][12]~25 )))) # (!id_reg_r1[13] & ((\ex_wire_alu_in2[13]~26_combout  & 
// (!\alu0|Ires[0][12]~25 )) # (!\ex_wire_alu_in2[13]~26_combout  & ((\alu0|Ires[0][12]~25 ) # (GND)))))
// \alu0|Ires[0][13]~27  = CARRY((id_reg_r1[13] & (!\ex_wire_alu_in2[13]~26_combout  & !\alu0|Ires[0][12]~25 )) # (!id_reg_r1[13] & ((!\alu0|Ires[0][12]~25 ) # (!\ex_wire_alu_in2[13]~26_combout ))))

	.dataa(id_reg_r1[13]),
	.datab(\ex_wire_alu_in2[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][12]~25 ),
	.combout(\alu0|Ires[0][13]~26_combout ),
	.cout(\alu0|Ires[0][13]~27 ));
// synopsys translate_off
defparam \alu0|Ires[0][13]~26 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \alu0|Ires[0][14]~28 (
// Equation(s):
// \alu0|Ires[0][14]~28_combout  = ((id_reg_r1[14] $ (\ex_wire_alu_in2[14]~25_combout  $ (!\alu0|Ires[0][13]~27 )))) # (GND)
// \alu0|Ires[0][14]~29  = CARRY((id_reg_r1[14] & ((\ex_wire_alu_in2[14]~25_combout ) # (!\alu0|Ires[0][13]~27 ))) # (!id_reg_r1[14] & (\ex_wire_alu_in2[14]~25_combout  & !\alu0|Ires[0][13]~27 )))

	.dataa(id_reg_r1[14]),
	.datab(\ex_wire_alu_in2[14]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][13]~27 ),
	.combout(\alu0|Ires[0][14]~28_combout ),
	.cout(\alu0|Ires[0][14]~29 ));
// synopsys translate_off
defparam \alu0|Ires[0][14]~28 .lut_mask = 16'h698E;
defparam \alu0|Ires[0][14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \alu0|res[14]~106 (
// Equation(s):
// \alu0|res[14]~106_combout  = (\alu0|res[14]~105_combout ) # ((\ex_alu_res[23]~28_combout  & \alu0|Ires[0][14]~28_combout ))

	.dataa(\alu0|res[14]~105_combout ),
	.datab(\ex_alu_res[23]~28_combout ),
	.datac(gnd),
	.datad(\alu0|Ires[0][14]~28_combout ),
	.cin(gnd),
	.combout(\alu0|res[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[14]~106 .lut_mask = 16'hEEAA;
defparam \alu0|res[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \ex_alu_res[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[14]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[14] .is_wysiwyg = "true";
defparam \ex_alu_res[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \mem_wire_reg_wb[14]~42 (
// Equation(s):
// \mem_wire_reg_wb[14]~42_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_reg_wb[26]~1_combout ) # ((\mem0|q[14]~26_combout )))) # (!\mem_reg_wb[26]~0_combout  & (!\mem_reg_wb[26]~1_combout  & ((ex_alu_res[14]))))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(\mem0|q[14]~26_combout ),
	.datad(ex_alu_res[14]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[14]~42 .lut_mask = 16'hB9A8;
defparam \mem_wire_reg_wb[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \mem_wire_reg_wb[14]~43 (
// Equation(s):
// \mem_wire_reg_wb[14]~43_combout  = (\mem_wire_reg_wb[14]~42_combout  & (((\Add4~28_combout )) # (!\mem_reg_wb[26]~1_combout ))) # (!\mem_wire_reg_wb[14]~42_combout  & (\mem_reg_wb[26]~1_combout  & (ex_pc_4[14])))

	.dataa(\mem_wire_reg_wb[14]~42_combout ),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(ex_pc_4[14]),
	.datad(\Add4~28_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[14]~43 .lut_mask = 16'hEA62;
defparam \mem_wire_reg_wb[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \mem_wire_reg_wb[14]~44 (
// Equation(s):
// \mem_wire_reg_wb[14]~44_combout  = (\Equal6~1_combout  & (ex_imm[14])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[14]~43_combout )))

	.dataa(ex_imm[14]),
	.datab(gnd),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[14]~43_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[14]~44 .lut_mask = 16'hAFA0;
defparam \mem_wire_reg_wb[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \mem_reg_wb[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[14] .is_wysiwyg = "true";
defparam \mem_reg_wb[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \reg0|xx~40 (
// Equation(s):
// \reg0|xx~40_combout  = (!\button_in[0]~input_o  & mem_reg_wb[14])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[14]),
	.cin(gnd),
	.combout(\reg0|xx~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~40 .lut_mask = 16'h5500;
defparam \reg0|xx~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \reg0|xx[27][14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][14] .is_wysiwyg = "true";
defparam \reg0|xx[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \reg0|r1[14]~532 (
// Equation(s):
// \reg0|r1[14]~532_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|xx[27][14]~q )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|xx[19][14]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[27][14]~q ),
	.datad(\reg0|xx[19][14]~q ),
	.cin(gnd),
	.combout(\reg0|r1[14]~532_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~532 .lut_mask = 16'hB9A8;
defparam \reg0|r1[14]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \reg0|r1[14]~533 (
// Equation(s):
// \reg0|r1[14]~533_combout  = (\reg0|r1[14]~532_combout  & (((\reg0|xx[31][14]~q )) # (!\mem0|q[17]~11_combout ))) # (!\reg0|r1[14]~532_combout  & (\mem0|q[17]~11_combout  & (\reg0|xx[23][14]~q )))

	.dataa(\reg0|r1[14]~532_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][14]~q ),
	.datad(\reg0|xx[31][14]~q ),
	.cin(gnd),
	.combout(\reg0|r1[14]~533_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~533 .lut_mask = 16'hEA62;
defparam \reg0|r1[14]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \reg0|r1[14]~525 (
// Equation(s):
// \reg0|r1[14]~525_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[25][14]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[17][14]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][14]~q ),
	.datad(\reg0|xx[17][14]~q ),
	.cin(gnd),
	.combout(\reg0|r1[14]~525_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~525 .lut_mask = 16'hD9C8;
defparam \reg0|r1[14]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \reg0|r1[14]~526 (
// Equation(s):
// \reg0|r1[14]~526_combout  = (\reg0|r1[14]~525_combout  & ((\reg0|xx[29][14]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[14]~525_combout  & (((\reg0|xx[21][14]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[14]~525_combout ),
	.datab(\reg0|xx[29][14]~q ),
	.datac(\reg0|xx[21][14]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~526_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~526 .lut_mask = 16'hD8AA;
defparam \reg0|r1[14]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \reg0|r1[14]~527 (
// Equation(s):
// \reg0|r1[14]~527_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[22][14]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[18][14]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][14]~q ),
	.datad(\reg0|xx[22][14]~q ),
	.cin(gnd),
	.combout(\reg0|r1[14]~527_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~527 .lut_mask = 16'hDC98;
defparam \reg0|r1[14]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \reg0|r1[14]~528 (
// Equation(s):
// \reg0|r1[14]~528_combout  = (\reg0|r1[14]~527_combout  & (((\reg0|xx[30][14]~q ) # (!\mem0|q[18]~12_combout )))) # (!\reg0|r1[14]~527_combout  & (\reg0|xx[26][14]~q  & ((\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[26][14]~q ),
	.datab(\reg0|r1[14]~527_combout ),
	.datac(\reg0|xx[30][14]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~528_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~528 .lut_mask = 16'hE2CC;
defparam \reg0|r1[14]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \reg0|r1[14]~529 (
// Equation(s):
// \reg0|r1[14]~529_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][14]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][14]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[16][14]~q ),
	.datac(\reg0|xx[20][14]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~529_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~529 .lut_mask = 16'hFA44;
defparam \reg0|r1[14]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \reg0|r1[14]~530 (
// Equation(s):
// \reg0|r1[14]~530_combout  = (\reg0|r1[14]~529_combout  & (((\reg0|xx[28][14]~q )) # (!\mem0|q[18]~12_combout ))) # (!\reg0|r1[14]~529_combout  & (\mem0|q[18]~12_combout  & (\reg0|xx[24][14]~q )))

	.dataa(\reg0|r1[14]~529_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][14]~q ),
	.datad(\reg0|xx[28][14]~q ),
	.cin(gnd),
	.combout(\reg0|r1[14]~530_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~530 .lut_mask = 16'hEA62;
defparam \reg0|r1[14]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \reg0|r1[14]~531 (
// Equation(s):
// \reg0|r1[14]~531_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[14]~528_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[14]~530_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[14]~528_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[14]~530_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~531_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~531 .lut_mask = 16'hE5E0;
defparam \reg0|r1[14]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \reg0|r1[14]~534 (
// Equation(s):
// \reg0|r1[14]~534_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[14]~531_combout  & (\reg0|r1[14]~533_combout )) # (!\reg0|r1[14]~531_combout  & ((\reg0|r1[14]~526_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[14]~531_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[14]~533_combout ),
	.datac(\reg0|r1[14]~526_combout ),
	.datad(\reg0|r1[14]~531_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~534_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~534 .lut_mask = 16'hDDA0;
defparam \reg0|r1[14]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N12
cycloneive_lcell_comb \reg0|r1[14]~539 (
// Equation(s):
// \reg0|r1[14]~539_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][14]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][14]~q ))

	.dataa(\reg0|xx[2][14]~q ),
	.datab(\reg0|xx[3][14]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~539_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~539 .lut_mask = 16'hCCAA;
defparam \reg0|r1[14]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \reg0|r1[14]~540 (
// Equation(s):
// \reg0|r1[14]~540_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[14]~539_combout )))) # (!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & (\reg0|xx[1][14]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[1][14]~q ),
	.datad(\reg0|r1[14]~539_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~540_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~540 .lut_mask = 16'hEC20;
defparam \reg0|r1[14]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \reg0|r1[14]~537 (
// Equation(s):
// \reg0|r1[14]~537_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|xx[10][14]~q )) # (!\mem0|q[16]~13_combout  & ((\reg0|xx[8][14]~q )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[10][14]~q ),
	.datac(\reg0|xx[8][14]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~537_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~537 .lut_mask = 16'hEE50;
defparam \reg0|r1[14]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \reg0|r1[14]~538 (
// Equation(s):
// \reg0|r1[14]~538_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[14]~537_combout  & ((\reg0|xx[11][14]~q ))) # (!\reg0|r1[14]~537_combout  & (\reg0|xx[9][14]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[14]~537_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][14]~q ),
	.datac(\reg0|xx[11][14]~q ),
	.datad(\reg0|r1[14]~537_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~538_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~538 .lut_mask = 16'hF588;
defparam \reg0|r1[14]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneive_lcell_comb \reg0|r1[14]~541 (
// Equation(s):
// \reg0|r1[14]~541_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[14]~538_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & (\reg0|r1[14]~540_combout )))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[14]~540_combout ),
	.datad(\reg0|r1[14]~538_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~541_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~541 .lut_mask = 16'hBA98;
defparam \reg0|r1[14]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N2
cycloneive_lcell_comb \reg0|r1[14]~535 (
// Equation(s):
// \reg0|r1[14]~535_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][14]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][14]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][14]~q ),
	.datac(\reg0|xx[5][14]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~535_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~535 .lut_mask = 16'hFA44;
defparam \reg0|r1[14]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N28
cycloneive_lcell_comb \reg0|r1[14]~536 (
// Equation(s):
// \reg0|r1[14]~536_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[14]~535_combout  & ((\reg0|xx[7][14]~q ))) # (!\reg0|r1[14]~535_combout  & (\reg0|xx[6][14]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[14]~535_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[6][14]~q ),
	.datac(\reg0|xx[7][14]~q ),
	.datad(\reg0|r1[14]~535_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~536_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~536 .lut_mask = 16'hF588;
defparam \reg0|r1[14]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_lcell_comb \reg0|r1[14]~542 (
// Equation(s):
// \reg0|r1[14]~542_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][14]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][14]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][14]~q ),
	.datac(\reg0|xx[13][14]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~542_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~542 .lut_mask = 16'hFA44;
defparam \reg0|r1[14]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneive_lcell_comb \reg0|r1[14]~543 (
// Equation(s):
// \reg0|r1[14]~543_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[14]~542_combout  & ((\reg0|xx[15][14]~q ))) # (!\reg0|r1[14]~542_combout  & (\reg0|xx[14][14]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[14]~542_combout ))))

	.dataa(\reg0|xx[14][14]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[14]~542_combout ),
	.datad(\reg0|xx[15][14]~q ),
	.cin(gnd),
	.combout(\reg0|r1[14]~543_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~543 .lut_mask = 16'hF838;
defparam \reg0|r1[14]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \reg0|r1[14]~544 (
// Equation(s):
// \reg0|r1[14]~544_combout  = (\reg0|r1[14]~541_combout  & (((\reg0|r1[14]~543_combout )) # (!\mem0|q[17]~11_combout ))) # (!\reg0|r1[14]~541_combout  & (\mem0|q[17]~11_combout  & (\reg0|r1[14]~536_combout )))

	.dataa(\reg0|r1[14]~541_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[14]~536_combout ),
	.datad(\reg0|r1[14]~543_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~544_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~544 .lut_mask = 16'hEA62;
defparam \reg0|r1[14]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \reg0|r1[14]~545 (
// Equation(s):
// \reg0|r1[14]~545_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[14]~534_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[14]~544_combout )))))

	.dataa(\reg0|r1[14]~534_combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[14]~544_combout ),
	.cin(gnd),
	.combout(\reg0|r1[14]~545_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[14]~545 .lut_mask = 16'hB080;
defparam \reg0|r1[14]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \id_reg_r1[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[14]~545_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[14] .is_wysiwyg = "true";
defparam \id_reg_r1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \alu0|Ires[0][15]~30 (
// Equation(s):
// \alu0|Ires[0][15]~30_combout  = (id_reg_r1[15] & ((\ex_wire_alu_in2[15]~24_combout  & (\alu0|Ires[0][14]~29  & VCC)) # (!\ex_wire_alu_in2[15]~24_combout  & (!\alu0|Ires[0][14]~29 )))) # (!id_reg_r1[15] & ((\ex_wire_alu_in2[15]~24_combout  & 
// (!\alu0|Ires[0][14]~29 )) # (!\ex_wire_alu_in2[15]~24_combout  & ((\alu0|Ires[0][14]~29 ) # (GND)))))
// \alu0|Ires[0][15]~31  = CARRY((id_reg_r1[15] & (!\ex_wire_alu_in2[15]~24_combout  & !\alu0|Ires[0][14]~29 )) # (!id_reg_r1[15] & ((!\alu0|Ires[0][14]~29 ) # (!\ex_wire_alu_in2[15]~24_combout ))))

	.dataa(id_reg_r1[15]),
	.datab(\ex_wire_alu_in2[15]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Ires[0][14]~29 ),
	.combout(\alu0|Ires[0][15]~30_combout ),
	.cout(\alu0|Ires[0][15]~31 ));
// synopsys translate_off
defparam \alu0|Ires[0][15]~30 .lut_mask = 16'h9617;
defparam \alu0|Ires[0][15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \alu0|res~107 (
// Equation(s):
// \alu0|res~107_combout  = (id_inst[14] & (id_reg_r1[15] $ (\ex_wire_alu_in2[15]~24_combout )))

	.dataa(id_inst[14]),
	.datab(id_reg_r1[15]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[15]~24_combout ),
	.cin(gnd),
	.combout(\alu0|res~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~107 .lut_mask = 16'h2288;
defparam \alu0|res~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \alu0|Mux144~0 (
// Equation(s):
// \alu0|Mux144~0_combout  = (!id_inst[12] & ((\alu0|res~107_combout ) # ((!id_inst[14] & \alu0|Ires[0][15]~30_combout ))))

	.dataa(id_inst[14]),
	.datab(id_inst[12]),
	.datac(\alu0|Ires[0][15]~30_combout ),
	.datad(\alu0|res~107_combout ),
	.cin(gnd),
	.combout(\alu0|Mux144~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux144~0 .lut_mask = 16'h3310;
defparam \alu0|Mux144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \alu0|Mux176~1 (
// Equation(s):
// \alu0|Mux176~1_combout  = (\alu0|Mux190~0_combout  & ((\ex_wire_alu_in2[15]~24_combout ) # ((id_reg_r1[15] & !id_inst[12]))))

	.dataa(\ex_wire_alu_in2[15]~24_combout ),
	.datab(id_reg_r1[15]),
	.datac(id_inst[12]),
	.datad(\alu0|Mux190~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux176~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux176~1 .lut_mask = 16'hAE00;
defparam \alu0|Mux176~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \alu0|Mux112~0 (
// Equation(s):
// \alu0|Mux112~0_combout  = (\ex_wire_alu_in2[4]~4_combout  & (((\ex_wire_alu_in2[3]~7_combout )))) # (!\ex_wire_alu_in2[4]~4_combout  & ((\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux120~86_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & 
// (\alu0|Mux120~81_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|Mux120~81_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~86_combout ),
	.cin(gnd),
	.combout(\alu0|Mux112~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux112~0 .lut_mask = 16'hF4A4;
defparam \alu0|Mux112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \alu0|Mux112~1 (
// Equation(s):
// \alu0|Mux112~1_combout  = (\ex_wire_alu_in2[4]~4_combout  & ((\alu0|Mux112~0_combout  & (\alu0|srxisig~0_combout )) # (!\alu0|Mux112~0_combout  & ((\alu0|Mux120~113_combout ))))) # (!\ex_wire_alu_in2[4]~4_combout  & (((\alu0|Mux112~0_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|srxisig~0_combout ),
	.datac(\alu0|Mux112~0_combout ),
	.datad(\alu0|Mux120~113_combout ),
	.cin(gnd),
	.combout(\alu0|Mux112~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux112~1 .lut_mask = 16'hDAD0;
defparam \alu0|Mux112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \alu0|Mux176~2 (
// Equation(s):
// \alu0|Mux176~2_combout  = (\alu0|Mux176~0_combout  & ((\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux64~14_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux64~17_combout ))))

	.dataa(\alu0|Mux176~0_combout ),
	.datab(\alu0|Mux64~17_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux64~14_combout ),
	.cin(gnd),
	.combout(\alu0|Mux176~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux176~2 .lut_mask = 16'hA808;
defparam \alu0|Mux176~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \alu0|Mux176~3 (
// Equation(s):
// \alu0|Mux176~3_combout  = (id_inst[12] & ((\alu0|Mux176~2_combout ) # ((id_inst[14] & \alu0|Mux112~1_combout ))))

	.dataa(id_inst[14]),
	.datab(id_inst[12]),
	.datac(\alu0|Mux112~1_combout ),
	.datad(\alu0|Mux176~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux176~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux176~3 .lut_mask = 16'hCC80;
defparam \alu0|Mux176~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \alu0|Mux144~1 (
// Equation(s):
// \alu0|Mux144~1_combout  = (\alu0|Mux176~1_combout ) # ((!id_inst[13] & ((\alu0|Mux144~0_combout ) # (\alu0|Mux176~3_combout ))))

	.dataa(\alu0|Mux144~0_combout ),
	.datab(\alu0|Mux176~1_combout ),
	.datac(id_inst[13]),
	.datad(\alu0|Mux176~3_combout ),
	.cin(gnd),
	.combout(\alu0|Mux144~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux144~1 .lut_mask = 16'hCFCE;
defparam \alu0|Mux144~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \alu0|res~108 (
// Equation(s):
// \alu0|res~108_combout  = (!id_inst[14] & ((id_inst[30] & (\alu0|Add1~30_combout )) # (!id_inst[30] & ((\alu0|Ires[0][15]~30_combout )))))

	.dataa(id_inst[14]),
	.datab(\alu0|Add1~30_combout ),
	.datac(id_inst[30]),
	.datad(\alu0|Ires[0][15]~30_combout ),
	.cin(gnd),
	.combout(\alu0|res~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~108 .lut_mask = 16'h4540;
defparam \alu0|res~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \alu0|res~109 (
// Equation(s):
// \alu0|res~109_combout  = (\alu0|Mux176~3_combout ) # ((!id_inst[12] & ((\alu0|res~107_combout ) # (\alu0|res~108_combout ))))

	.dataa(\alu0|Mux176~3_combout ),
	.datab(\alu0|res~107_combout ),
	.datac(id_inst[12]),
	.datad(\alu0|res~108_combout ),
	.cin(gnd),
	.combout(\alu0|res~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~109 .lut_mask = 16'hAFAE;
defparam \alu0|res~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \alu0|res~110 (
// Equation(s):
// \alu0|res~110_combout  = (\alu0|Equal4~0_combout  & ((\alu0|Mux176~1_combout ) # ((\alu0|res~109_combout  & !id_inst[13]))))

	.dataa(\alu0|res~109_combout ),
	.datab(\alu0|Mux176~1_combout ),
	.datac(id_inst[13]),
	.datad(\alu0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\alu0|res~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~110 .lut_mask = 16'hCE00;
defparam \alu0|res~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \ex_alu_res[15]~3 (
// Equation(s):
// \ex_alu_res[15]~3_combout  = (\alu0|Equal3~1_combout  & (\alu0|Mux144~1_combout )) # (!\alu0|Equal3~1_combout  & ((\alu0|res~110_combout )))

	.dataa(\alu0|Mux144~1_combout ),
	.datab(\alu0|Equal3~1_combout ),
	.datac(gnd),
	.datad(\alu0|res~110_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[15]~3 .lut_mask = 16'hBB88;
defparam \ex_alu_res[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \ex_alu_res[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[15]~3_combout ),
	.asdata(\alu0|Ires[0][15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[15] .is_wysiwyg = "true";
defparam \ex_alu_res[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \mem_wire_reg_wb[15]~45 (
// Equation(s):
// \mem_wire_reg_wb[15]~45_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[15]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[15] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[15]),
	.datac(ex_pc_4[15]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[15]~45 .lut_mask = 16'hAAE4;
defparam \mem_wire_reg_wb[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \mem_wire_reg_wb[15]~46 (
// Equation(s):
// \mem_wire_reg_wb[15]~46_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_wire_reg_wb[15]~45_combout  & ((\Add4~30_combout ))) # (!\mem_wire_reg_wb[15]~45_combout  & (\mem0|q[15]~6_combout )))) # (!\mem_reg_wb[26]~0_combout  & 
// (((\mem_wire_reg_wb[15]~45_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\Add4~30_combout ),
	.datad(\mem_wire_reg_wb[15]~45_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[15]~46 .lut_mask = 16'hF388;
defparam \mem_wire_reg_wb[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \mem_wire_reg_wb[15]~47 (
// Equation(s):
// \mem_wire_reg_wb[15]~47_combout  = (\Equal6~1_combout  & (ex_imm[15])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[15]~46_combout )))

	.dataa(ex_imm[15]),
	.datab(gnd),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[15]~46_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[15]~47 .lut_mask = 16'hAFA0;
defparam \mem_wire_reg_wb[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \mem_reg_wb[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[15] .is_wysiwyg = "true";
defparam \mem_reg_wb[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \reg0|xx~41 (
// Equation(s):
// \reg0|xx~41_combout  = (!\button_in[0]~input_o  & mem_reg_wb[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[15]),
	.cin(gnd),
	.combout(\reg0|xx~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~41 .lut_mask = 16'h0F00;
defparam \reg0|xx~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \reg0|xx[17][15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][15] .is_wysiwyg = "true";
defparam \reg0|xx[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \reg0|r1[15]~504 (
// Equation(s):
// \reg0|r1[15]~504_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][15]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][15]~q ))))

	.dataa(\reg0|xx[17][15]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[21][15]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~504_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~504 .lut_mask = 16'hFC22;
defparam \reg0|r1[15]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \reg0|r1[15]~505 (
// Equation(s):
// \reg0|r1[15]~505_combout  = (\reg0|r1[15]~504_combout  & ((\reg0|xx[29][15]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[15]~504_combout  & (((\reg0|xx[25][15]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[15]~504_combout ),
	.datab(\reg0|xx[29][15]~q ),
	.datac(\reg0|xx[25][15]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~505_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~505 .lut_mask = 16'hD8AA;
defparam \reg0|r1[15]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \reg0|r1[15]~511 (
// Equation(s):
// \reg0|r1[15]~511_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][15]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][15]~q ))))

	.dataa(\reg0|xx[19][15]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[23][15]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~511_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~511 .lut_mask = 16'hFC22;
defparam \reg0|r1[15]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \reg0|r1[15]~512 (
// Equation(s):
// \reg0|r1[15]~512_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[15]~511_combout  & (\reg0|xx[31][15]~q )) # (!\reg0|r1[15]~511_combout  & ((\reg0|xx[27][15]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[15]~511_combout ))))

	.dataa(\reg0|xx[31][15]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[27][15]~q ),
	.datad(\reg0|r1[15]~511_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~512_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~512 .lut_mask = 16'hBBC0;
defparam \reg0|r1[15]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \reg0|r1[15]~508 (
// Equation(s):
// \reg0|r1[15]~508_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[24][15]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][15]~q ))))

	.dataa(\reg0|xx[16][15]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[24][15]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~508_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~508 .lut_mask = 16'hFC22;
defparam \reg0|r1[15]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N8
cycloneive_lcell_comb \reg0|r1[15]~509 (
// Equation(s):
// \reg0|r1[15]~509_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[15]~508_combout  & (\reg0|xx[28][15]~q )) # (!\reg0|r1[15]~508_combout  & ((\reg0|xx[20][15]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[15]~508_combout ))))

	.dataa(\reg0|xx[28][15]~q ),
	.datab(\reg0|xx[20][15]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[15]~508_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~509_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~509 .lut_mask = 16'hAFC0;
defparam \reg0|r1[15]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \reg0|r1[15]~506 (
// Equation(s):
// \reg0|r1[15]~506_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|xx[26][15]~q )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & (\reg0|xx[18][15]~q )))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][15]~q ),
	.datad(\reg0|xx[26][15]~q ),
	.cin(gnd),
	.combout(\reg0|r1[15]~506_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~506 .lut_mask = 16'hBA98;
defparam \reg0|r1[15]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \reg0|r1[15]~507 (
// Equation(s):
// \reg0|r1[15]~507_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[15]~506_combout  & ((\reg0|xx[30][15]~q ))) # (!\reg0|r1[15]~506_combout  & (\reg0|xx[22][15]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[15]~506_combout ))))

	.dataa(\reg0|xx[22][15]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[30][15]~q ),
	.datad(\reg0|r1[15]~506_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~507_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~507 .lut_mask = 16'hF388;
defparam \reg0|r1[15]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N20
cycloneive_lcell_comb \reg0|r1[15]~510 (
// Equation(s):
// \reg0|r1[15]~510_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout ) # (\reg0|r1[15]~507_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[15]~509_combout  & (!\mem0|q[15]~6_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|r1[15]~509_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[15]~507_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~510_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~510 .lut_mask = 16'hAEA4;
defparam \reg0|r1[15]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N30
cycloneive_lcell_comb \reg0|r1[15]~513 (
// Equation(s):
// \reg0|r1[15]~513_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[15]~510_combout  & ((\reg0|r1[15]~512_combout ))) # (!\reg0|r1[15]~510_combout  & (\reg0|r1[15]~505_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[15]~510_combout ))))

	.dataa(\reg0|r1[15]~505_combout ),
	.datab(\reg0|r1[15]~512_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[15]~510_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~513_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~513 .lut_mask = 16'hCFA0;
defparam \reg0|r1[15]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \reg0|r1[15]~514 (
// Equation(s):
// \reg0|r1[15]~514_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][15]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][15]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][15]~q ),
	.datac(\reg0|xx[10][15]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~514_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~514 .lut_mask = 16'hAAE4;
defparam \reg0|r1[15]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \reg0|r1[15]~515 (
// Equation(s):
// \reg0|r1[15]~515_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[15]~514_combout  & ((\reg0|xx[11][15]~q ))) # (!\reg0|r1[15]~514_combout  & (\reg0|xx[9][15]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[15]~514_combout ))))

	.dataa(\reg0|xx[9][15]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[11][15]~q ),
	.datad(\reg0|r1[15]~514_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~515_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~515 .lut_mask = 16'hF388;
defparam \reg0|r1[15]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \reg0|r1[15]~521 (
// Equation(s):
// \reg0|r1[15]~521_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][15]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][15]~q ))))

	.dataa(\reg0|xx[12][15]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][15]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~521_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~521 .lut_mask = 16'hFC22;
defparam \reg0|r1[15]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
cycloneive_lcell_comb \reg0|r1[15]~522 (
// Equation(s):
// \reg0|r1[15]~522_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[15]~521_combout  & ((\reg0|xx[15][15]~q ))) # (!\reg0|r1[15]~521_combout  & (\reg0|xx[14][15]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[15]~521_combout ))))

	.dataa(\reg0|xx[14][15]~q ),
	.datab(\reg0|xx[15][15]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[15]~521_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~522_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~522 .lut_mask = 16'hCFA0;
defparam \reg0|r1[15]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N20
cycloneive_lcell_comb \reg0|r1[15]~516 (
// Equation(s):
// \reg0|r1[15]~516_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][15]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][15]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][15]~q ),
	.datac(\reg0|xx[5][15]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~516_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~516 .lut_mask = 16'hFA44;
defparam \reg0|r1[15]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N10
cycloneive_lcell_comb \reg0|r1[15]~517 (
// Equation(s):
// \reg0|r1[15]~517_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[15]~516_combout  & (\reg0|xx[7][15]~q )) # (!\reg0|r1[15]~516_combout  & ((\reg0|xx[6][15]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[15]~516_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[7][15]~q ),
	.datac(\reg0|xx[6][15]~q ),
	.datad(\reg0|r1[15]~516_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~517_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~517 .lut_mask = 16'hDDA0;
defparam \reg0|r1[15]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
cycloneive_lcell_comb \reg0|r1[15]~518 (
// Equation(s):
// \reg0|r1[15]~518_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][15]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][15]~q ))

	.dataa(\reg0|xx[2][15]~q ),
	.datab(\reg0|xx[3][15]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~518_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~518 .lut_mask = 16'hCCAA;
defparam \reg0|r1[15]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N0
cycloneive_lcell_comb \reg0|r1[15]~519 (
// Equation(s):
// \reg0|r1[15]~519_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[15]~518_combout )))) # (!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & (\reg0|xx[1][15]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[1][15]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[15]~518_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~519_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~519 .lut_mask = 16'hF808;
defparam \reg0|r1[15]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
cycloneive_lcell_comb \reg0|r1[15]~520 (
// Equation(s):
// \reg0|r1[15]~520_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|r1[15]~517_combout )) # (!\mem0|q[17]~11_combout  & ((\reg0|r1[15]~519_combout )))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[15]~517_combout ),
	.datad(\reg0|r1[15]~519_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~520_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~520 .lut_mask = 16'hD9C8;
defparam \reg0|r1[15]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
cycloneive_lcell_comb \reg0|r1[15]~523 (
// Equation(s):
// \reg0|r1[15]~523_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[15]~520_combout  & ((\reg0|r1[15]~522_combout ))) # (!\reg0|r1[15]~520_combout  & (\reg0|r1[15]~515_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[15]~520_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|r1[15]~515_combout ),
	.datac(\reg0|r1[15]~522_combout ),
	.datad(\reg0|r1[15]~520_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~523_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~523 .lut_mask = 16'hF588;
defparam \reg0|r1[15]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N18
cycloneive_lcell_comb \reg0|r1[15]~524 (
// Equation(s):
// \reg0|r1[15]~524_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[15]~513_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[15]~523_combout )))))

	.dataa(\reg0|r1[15]~513_combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[15]~523_combout ),
	.cin(gnd),
	.combout(\reg0|r1[15]~524_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[15]~524 .lut_mask = 16'hB080;
defparam \reg0|r1[15]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N19
dffeas \id_reg_r1[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[15]~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[15] .is_wysiwyg = "true";
defparam \id_reg_r1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \alu0|res[17]~216 (
// Equation(s):
// \alu0|res[17]~216_combout  = (id_reg_r1[17] & ((\ex_wire_alu_in2[17]~22_combout  $ (!\ex_alu_res[7]~16_combout )) # (!\ex_alu_res[7]~17_combout ))) # (!id_reg_r1[17] & ((\ex_wire_alu_in2[17]~22_combout ) # ((!\ex_alu_res[7]~17_combout  & 
// !\ex_alu_res[7]~16_combout ))))

	.dataa(id_reg_r1[17]),
	.datab(\ex_wire_alu_in2[17]~22_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[17]~216_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[17]~216 .lut_mask = 16'hCE6F;
defparam \alu0|res[17]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \alu0|res[17]~217 (
// Equation(s):
// \alu0|res[17]~217_combout  = (\alu0|res[17]~216_combout  & ((\alu0|Add1~34_combout ) # ((\ex_alu_res[7]~16_combout ) # (\ex_alu_res[7]~17_combout ))))

	.dataa(\alu0|Add1~34_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\alu0|res[17]~216_combout ),
	.cin(gnd),
	.combout(\alu0|res[17]~217_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[17]~217 .lut_mask = 16'hFE00;
defparam \alu0|res[17]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \alu0|res[17]~115 (
// Equation(s):
// \alu0|res[17]~115_combout  = (\ex_alu_res[23]~32_combout  & (((\alu0|Mux66~2_combout ) # (!\alu0|Mux176~0_combout )))) # (!\ex_alu_res[23]~32_combout  & (\alu0|Mux66~5_combout  & (\alu0|Mux176~0_combout )))

	.dataa(\ex_alu_res[23]~32_combout ),
	.datab(\alu0|Mux66~5_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\alu0|Mux66~2_combout ),
	.cin(gnd),
	.combout(\alu0|res[17]~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[17]~115 .lut_mask = 16'hEA4A;
defparam \alu0|res[17]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \alu0|res[17]~116 (
// Equation(s):
// \alu0|res[17]~116_combout  = (\alu0|res[17]~115_combout  & (((\alu0|Mux176~0_combout ) # (\alu0|Mux120~94_combout )))) # (!\alu0|res[17]~115_combout  & (\alu0|Mux70~3_combout  & (!\alu0|Mux176~0_combout )))

	.dataa(\alu0|res[17]~115_combout ),
	.datab(\alu0|Mux70~3_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\alu0|Mux120~94_combout ),
	.cin(gnd),
	.combout(\alu0|res[17]~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[17]~116 .lut_mask = 16'hAEA4;
defparam \alu0|res[17]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \alu0|res[17]~117 (
// Equation(s):
// \alu0|res[17]~117_combout  = (\ex_alu_res[7]~33_combout  & (((\ex_alu_res[23]~31_combout ) # (\alu0|res[17]~116_combout )))) # (!\ex_alu_res[7]~33_combout  & (\alu0|res[17]~217_combout  & (!\ex_alu_res[23]~31_combout )))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\alu0|res[17]~217_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|res[17]~116_combout ),
	.cin(gnd),
	.combout(\alu0|res[17]~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[17]~117 .lut_mask = 16'hAEA4;
defparam \alu0|res[17]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \alu0|res[17]~118 (
// Equation(s):
// \alu0|res[17]~118_combout  = (\ex_alu_res[23]~31_combout  & ((\alu0|res[17]~117_combout  & ((\alu0|srxisig~0_combout ))) # (!\alu0|res[17]~117_combout  & (\alu0|Ires[0][17]~34_combout )))) # (!\ex_alu_res[23]~31_combout  & (((\alu0|res[17]~117_combout 
// ))))

	.dataa(\alu0|Ires[0][17]~34_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|res[17]~117_combout ),
	.cin(gnd),
	.combout(\alu0|res[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[17]~118 .lut_mask = 16'hF388;
defparam \alu0|res[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \alu0|res[17]~194 (
// Equation(s):
// \alu0|res[17]~194_combout  = (\alu0|res[17]~118_combout  & ((\ex_alu_res[7]~33_combout ) # ((\ex_alu_res[7]~20_combout ) # (\ex_alu_res[23]~31_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[7]~20_combout ),
	.datac(\ex_alu_res[23]~31_combout ),
	.datad(\alu0|res[17]~118_combout ),
	.cin(gnd),
	.combout(\alu0|res[17]~194_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[17]~194 .lut_mask = 16'hFE00;
defparam \alu0|res[17]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \ex_alu_res[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[17]~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[17] .is_wysiwyg = "true";
defparam \ex_alu_res[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \mem_wire_reg_wb[17]~51 (
// Equation(s):
// \mem_wire_reg_wb[17]~51_combout  = (\mem_reg_wb[26]~0_combout  & (\mem_reg_wb[26]~1_combout )) # (!\mem_reg_wb[26]~0_combout  & ((\mem_reg_wb[26]~1_combout  & (ex_pc_4[17])) # (!\mem_reg_wb[26]~1_combout  & ((ex_alu_res[17])))))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(ex_pc_4[17]),
	.datad(ex_alu_res[17]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[17]~51 .lut_mask = 16'hD9C8;
defparam \mem_wire_reg_wb[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \mem_wire_reg_wb[17]~52 (
// Equation(s):
// \mem_wire_reg_wb[17]~52_combout  = (\mem_wire_reg_wb[17]~51_combout  & ((\Add4~34_combout ) # ((!\mem_reg_wb[26]~0_combout )))) # (!\mem_wire_reg_wb[17]~51_combout  & (((\mem0|q[17]~11_combout  & \mem_reg_wb[26]~0_combout ))))

	.dataa(\Add4~34_combout ),
	.datab(\mem_wire_reg_wb[17]~51_combout ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[17]~52 .lut_mask = 16'hB8CC;
defparam \mem_wire_reg_wb[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \mem_wire_reg_wb[17]~53 (
// Equation(s):
// \mem_wire_reg_wb[17]~53_combout  = (\Equal6~1_combout  & ((ex_imm[17]))) # (!\Equal6~1_combout  & (\mem_wire_reg_wb[17]~52_combout ))

	.dataa(\mem_wire_reg_wb[17]~52_combout ),
	.datab(ex_imm[17]),
	.datac(\Equal6~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[17]~53 .lut_mask = 16'hCACA;
defparam \mem_wire_reg_wb[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \mem_reg_wb[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[17] .is_wysiwyg = "true";
defparam \mem_reg_wb[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \reg0|xx~43 (
// Equation(s):
// \reg0|xx~43_combout  = (!\button_in[0]~input_o  & mem_reg_wb[17])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[17]),
	.cin(gnd),
	.combout(\reg0|xx~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~43 .lut_mask = 16'h5500;
defparam \reg0|xx~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \reg0|xx[4][17]~feeder (
// Equation(s):
// \reg0|xx[4][17]~feeder_combout  = \reg0|xx~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \reg0|xx[4][17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][17] .is_wysiwyg = "true";
defparam \reg0|xx[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneive_lcell_comb \reg0|r1[17]~474 (
// Equation(s):
// \reg0|r1[17]~474_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][17]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][17]~q ))))

	.dataa(\reg0|xx[4][17]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[5][17]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~474_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~474 .lut_mask = 16'hFC22;
defparam \reg0|r1[17]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \reg0|r1[17]~475 (
// Equation(s):
// \reg0|r1[17]~475_combout  = (\reg0|r1[17]~474_combout  & ((\reg0|xx[7][17]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[17]~474_combout  & (((\reg0|xx[6][17]~q  & \mem0|q[16]~13_combout ))))

	.dataa(\reg0|r1[17]~474_combout ),
	.datab(\reg0|xx[7][17]~q ),
	.datac(\reg0|xx[6][17]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~475_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~475 .lut_mask = 16'hD8AA;
defparam \reg0|r1[17]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \reg0|r1[17]~476 (
// Equation(s):
// \reg0|r1[17]~476_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][17]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][17]~q ))))

	.dataa(\reg0|xx[2][17]~q ),
	.datab(\reg0|xx[3][17]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~476_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~476 .lut_mask = 16'hCA00;
defparam \reg0|r1[17]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \reg0|r1[17]~477 (
// Equation(s):
// \reg0|r1[17]~477_combout  = (\reg0|r1[17]~476_combout ) # ((\reg0|xx[1][17]~q  & (!\mem0|q[16]~13_combout  & \mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][17]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[17]~476_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~477_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~477 .lut_mask = 16'hFF20;
defparam \reg0|r1[17]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N30
cycloneive_lcell_comb \reg0|r1[17]~478 (
// Equation(s):
// \reg0|r1[17]~478_combout  = (\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout ) # ((\reg0|r1[17]~475_combout )))) # (!\mem0|q[17]~11_combout  & (!\mem0|q[18]~12_combout  & ((\reg0|r1[17]~477_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[17]~475_combout ),
	.datad(\reg0|r1[17]~477_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~478_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~478 .lut_mask = 16'hB9A8;
defparam \reg0|r1[17]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \reg0|r1[17]~472 (
// Equation(s):
// \reg0|r1[17]~472_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|xx[10][17]~q ))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][17]~q ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[8][17]~q ),
	.datac(\reg0|xx[10][17]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~472_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~472 .lut_mask = 16'hFA44;
defparam \reg0|r1[17]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \reg0|r1[17]~473 (
// Equation(s):
// \reg0|r1[17]~473_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[17]~472_combout  & (\reg0|xx[11][17]~q )) # (!\reg0|r1[17]~472_combout  & ((\reg0|xx[9][17]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[17]~472_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][17]~q ),
	.datac(\reg0|xx[9][17]~q ),
	.datad(\reg0|r1[17]~472_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~473_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~473 .lut_mask = 16'hDDA0;
defparam \reg0|r1[17]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneive_lcell_comb \reg0|r1[17]~479 (
// Equation(s):
// \reg0|r1[17]~479_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][17]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][17]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][17]~q ),
	.datac(\reg0|xx[13][17]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~479_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~479 .lut_mask = 16'hFA44;
defparam \reg0|r1[17]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneive_lcell_comb \reg0|r1[17]~480 (
// Equation(s):
// \reg0|r1[17]~480_combout  = (\reg0|r1[17]~479_combout  & ((\reg0|xx[15][17]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[17]~479_combout  & (((\reg0|xx[14][17]~q  & \mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[15][17]~q ),
	.datab(\reg0|xx[14][17]~q ),
	.datac(\reg0|r1[17]~479_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~480_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~480 .lut_mask = 16'hACF0;
defparam \reg0|r1[17]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N8
cycloneive_lcell_comb \reg0|r1[17]~481 (
// Equation(s):
// \reg0|r1[17]~481_combout  = (\reg0|r1[17]~478_combout  & (((\reg0|r1[17]~480_combout )) # (!\mem0|q[18]~12_combout ))) # (!\reg0|r1[17]~478_combout  & (\mem0|q[18]~12_combout  & (\reg0|r1[17]~473_combout )))

	.dataa(\reg0|r1[17]~478_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[17]~473_combout ),
	.datad(\reg0|r1[17]~480_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~481_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~481 .lut_mask = 16'hEA62;
defparam \reg0|r1[17]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \reg0|r1[17]~469 (
// Equation(s):
// \reg0|r1[17]~469_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][17]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][17]~q ))))

	.dataa(\reg0|xx[19][17]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[23][17]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~469_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~469 .lut_mask = 16'hFC22;
defparam \reg0|r1[17]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \reg0|r1[17]~470 (
// Equation(s):
// \reg0|r1[17]~470_combout  = (\reg0|r1[17]~469_combout  & ((\reg0|xx[31][17]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[17]~469_combout  & (((\reg0|xx[27][17]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[17]~469_combout ),
	.datab(\reg0|xx[31][17]~q ),
	.datac(\reg0|xx[27][17]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~470_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~470 .lut_mask = 16'hD8AA;
defparam \reg0|r1[17]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \reg0|r1[17]~464 (
// Equation(s):
// \reg0|r1[17]~464_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[26][17]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[18][17]~q )))))

	.dataa(\reg0|xx[26][17]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][17]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~464_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~464 .lut_mask = 16'hEE30;
defparam \reg0|r1[17]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \reg0|r1[17]~465 (
// Equation(s):
// \reg0|r1[17]~465_combout  = (\reg0|r1[17]~464_combout  & ((\reg0|xx[30][17]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[17]~464_combout  & (((\reg0|xx[22][17]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[30][17]~q ),
	.datab(\reg0|xx[22][17]~q ),
	.datac(\reg0|r1[17]~464_combout ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~465_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~465 .lut_mask = 16'hACF0;
defparam \reg0|r1[17]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \reg0|r1[17]~466 (
// Equation(s):
// \reg0|r1[17]~466_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][17]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][17]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[16][17]~q ),
	.datac(\reg0|xx[24][17]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~466_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~466 .lut_mask = 16'hAAE4;
defparam \reg0|r1[17]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N24
cycloneive_lcell_comb \reg0|r1[17]~467 (
// Equation(s):
// \reg0|r1[17]~467_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[17]~466_combout  & (\reg0|xx[28][17]~q )) # (!\reg0|r1[17]~466_combout  & ((\reg0|xx[20][17]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[17]~466_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[28][17]~q ),
	.datac(\reg0|xx[20][17]~q ),
	.datad(\reg0|r1[17]~466_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~467_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~467 .lut_mask = 16'hDDA0;
defparam \reg0|r1[17]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N26
cycloneive_lcell_comb \reg0|r1[17]~468 (
// Equation(s):
// \reg0|r1[17]~468_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[17]~465_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[17]~467_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[17]~465_combout ),
	.datad(\reg0|r1[17]~467_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~468_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~468 .lut_mask = 16'hD9C8;
defparam \reg0|r1[17]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \reg0|r1[17]~462 (
// Equation(s):
// \reg0|r1[17]~462_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][17]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][17]~q ))))

	.dataa(\reg0|xx[17][17]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[21][17]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~462_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~462 .lut_mask = 16'hFC22;
defparam \reg0|r1[17]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \reg0|r1[17]~463 (
// Equation(s):
// \reg0|r1[17]~463_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[17]~462_combout  & (\reg0|xx[29][17]~q )) # (!\reg0|r1[17]~462_combout  & ((\reg0|xx[25][17]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[17]~462_combout ))))

	.dataa(\reg0|xx[29][17]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][17]~q ),
	.datad(\reg0|r1[17]~462_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~463_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~463 .lut_mask = 16'hBBC0;
defparam \reg0|r1[17]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N12
cycloneive_lcell_comb \reg0|r1[17]~471 (
// Equation(s):
// \reg0|r1[17]~471_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[17]~468_combout  & (\reg0|r1[17]~470_combout )) # (!\reg0|r1[17]~468_combout  & ((\reg0|r1[17]~463_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[17]~468_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[17]~470_combout ),
	.datac(\reg0|r1[17]~468_combout ),
	.datad(\reg0|r1[17]~463_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~471_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~471 .lut_mask = 16'hDAD0;
defparam \reg0|r1[17]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N16
cycloneive_lcell_comb \reg0|r1[17]~482 (
// Equation(s):
// \reg0|r1[17]~482_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[17]~471_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[17]~481_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[17]~481_combout ),
	.datad(\reg0|r1[17]~471_combout ),
	.cin(gnd),
	.combout(\reg0|r1[17]~482_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[17]~482 .lut_mask = 16'hC840;
defparam \reg0|r1[17]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N17
dffeas \id_reg_r1[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[17]~482_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[17] .is_wysiwyg = "true";
defparam \id_reg_r1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \ex_reg_r1[17]~feeder (
// Equation(s):
// \ex_reg_r1[17]~feeder_combout  = id_reg_r1[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_reg_r1[17]),
	.cin(gnd),
	.combout(\ex_reg_r1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_reg_r1[17]~feeder .lut_mask = 16'hFF00;
defparam \ex_reg_r1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \ex_reg_r1[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_reg_r1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[17] .is_wysiwyg = "true";
defparam \ex_reg_r1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \ex_reg_r1[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[15] .is_wysiwyg = "true";
defparam \ex_reg_r1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \ex_reg_r1[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[14] .is_wysiwyg = "true";
defparam \ex_reg_r1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \ex_reg_r1[11]~feeder (
// Equation(s):
// \ex_reg_r1[11]~feeder_combout  = id_reg_r1[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_reg_r1[11]),
	.cin(gnd),
	.combout(\ex_reg_r1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_reg_r1[11]~feeder .lut_mask = 16'hFF00;
defparam \ex_reg_r1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \ex_reg_r1[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_reg_r1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[11] .is_wysiwyg = "true";
defparam \ex_reg_r1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = ((ex_reg_r1[10] $ (ex_imm[10] $ (!\Add3~19 )))) # (GND)
// \Add3~21  = CARRY((ex_reg_r1[10] & ((ex_imm[10]) # (!\Add3~19 ))) # (!ex_reg_r1[10] & (ex_imm[10] & !\Add3~19 )))

	.dataa(ex_reg_r1[10]),
	.datab(ex_imm[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h698E;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (ex_imm[11] & ((ex_reg_r1[11] & (\Add3~21  & VCC)) # (!ex_reg_r1[11] & (!\Add3~21 )))) # (!ex_imm[11] & ((ex_reg_r1[11] & (!\Add3~21 )) # (!ex_reg_r1[11] & ((\Add3~21 ) # (GND)))))
// \Add3~23  = CARRY((ex_imm[11] & (!ex_reg_r1[11] & !\Add3~21 )) # (!ex_imm[11] & ((!\Add3~21 ) # (!ex_reg_r1[11]))))

	.dataa(ex_imm[11]),
	.datab(ex_reg_r1[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h9617;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = ((ex_imm[12] $ (ex_reg_r1[12] $ (!\Add3~23 )))) # (GND)
// \Add3~25  = CARRY((ex_imm[12] & ((ex_reg_r1[12]) # (!\Add3~23 ))) # (!ex_imm[12] & (ex_reg_r1[12] & !\Add3~23 )))

	.dataa(ex_imm[12]),
	.datab(ex_reg_r1[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'h698E;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (ex_reg_r1[13] & ((ex_imm[13] & (\Add3~25  & VCC)) # (!ex_imm[13] & (!\Add3~25 )))) # (!ex_reg_r1[13] & ((ex_imm[13] & (!\Add3~25 )) # (!ex_imm[13] & ((\Add3~25 ) # (GND)))))
// \Add3~27  = CARRY((ex_reg_r1[13] & (!ex_imm[13] & !\Add3~25 )) # (!ex_reg_r1[13] & ((!\Add3~25 ) # (!ex_imm[13]))))

	.dataa(ex_reg_r1[13]),
	.datab(ex_imm[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h9617;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = ((ex_reg_r1[14] $ (ex_imm[14] $ (!\Add3~27 )))) # (GND)
// \Add3~29  = CARRY((ex_reg_r1[14] & ((ex_imm[14]) # (!\Add3~27 ))) # (!ex_reg_r1[14] & (ex_imm[14] & !\Add3~27 )))

	.dataa(ex_reg_r1[14]),
	.datab(ex_imm[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'h698E;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (ex_imm[15] & ((ex_reg_r1[15] & (\Add3~29  & VCC)) # (!ex_reg_r1[15] & (!\Add3~29 )))) # (!ex_imm[15] & ((ex_reg_r1[15] & (!\Add3~29 )) # (!ex_reg_r1[15] & ((\Add3~29 ) # (GND)))))
// \Add3~31  = CARRY((ex_imm[15] & (!ex_reg_r1[15] & !\Add3~29 )) # (!ex_imm[15] & ((!\Add3~29 ) # (!ex_reg_r1[15]))))

	.dataa(ex_imm[15]),
	.datab(ex_reg_r1[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h9617;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = ((ex_imm[16] $ (ex_reg_r1[16] $ (!\Add3~31 )))) # (GND)
// \Add3~33  = CARRY((ex_imm[16] & ((ex_reg_r1[16]) # (!\Add3~31 ))) # (!ex_imm[16] & (ex_reg_r1[16] & !\Add3~31 )))

	.dataa(ex_imm[16]),
	.datab(ex_reg_r1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'h698E;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (ex_imm[17] & ((ex_reg_r1[17] & (\Add3~33  & VCC)) # (!ex_reg_r1[17] & (!\Add3~33 )))) # (!ex_imm[17] & ((ex_reg_r1[17] & (!\Add3~33 )) # (!ex_reg_r1[17] & ((\Add3~33 ) # (GND)))))
// \Add3~35  = CARRY((ex_imm[17] & (!ex_reg_r1[17] & !\Add3~33 )) # (!ex_imm[17] & ((!\Add3~33 ) # (!ex_reg_r1[17]))))

	.dataa(ex_imm[17]),
	.datab(ex_reg_r1[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'h9617;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = ((ex_imm[18] $ (ex_reg_r1[18] $ (!\Add3~35 )))) # (GND)
// \Add3~37  = CARRY((ex_imm[18] & ((ex_reg_r1[18]) # (!\Add3~35 ))) # (!ex_imm[18] & (ex_reg_r1[18] & !\Add3~35 )))

	.dataa(ex_imm[18]),
	.datab(ex_reg_r1[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'h698E;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \mem_pc_new[19]~19 (
// Equation(s):
// \mem_pc_new[19]~19_combout  = (\ex_sig_jump~q  & ((\Add3~38_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[19]))

	.dataa(ex_pc_4[19]),
	.datab(\ex_sig_jump~q ),
	.datac(gnd),
	.datad(\Add3~38_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[19]~19 .lut_mask = 16'hEE22;
defparam \mem_pc_new[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \mem_pc_new[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[19]~19_combout ),
	.asdata(\Add4~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[19] .is_wysiwyg = "true";
defparam \mem_pc_new[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \pcreg0|pcnter~20 (
// Equation(s):
// \pcreg0|pcnter~20_combout  = (!\button_in[0]~input_o  & (mem_pc_new[19] & \pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_pc_new[19]),
	.datac(\pcreg0|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pcreg0|pcnter~20_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~20 .lut_mask = 16'h4040;
defparam \pcreg0|pcnter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \pcreg0|pcnter[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[19] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \if_pc[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[19] .is_wysiwyg = "true";
defparam \if_pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \id_pc[19]~feeder (
// Equation(s):
// \id_pc[19]~feeder_combout  = if_pc[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[19]),
	.cin(gnd),
	.combout(\id_pc[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[19]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N9
dffeas \id_pc[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[19] .is_wysiwyg = "true";
defparam \id_pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \ex_pc[19]~feeder (
// Equation(s):
// \ex_pc[19]~feeder_combout  = id_pc[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[19]),
	.cin(gnd),
	.combout(\ex_pc[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[19]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \ex_pc[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[19] .is_wysiwyg = "true";
defparam \ex_pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \mem_wire_reg_wb[19]~57 (
// Equation(s):
// \mem_wire_reg_wb[19]~57_combout  = (\mem_reg_wb[26]~0_combout  & (((\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & ((\mem_reg_wb[26]~1_combout  & ((ex_pc_4[19]))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[19]))))

	.dataa(ex_alu_res[19]),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(ex_pc_4[19]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[19]~57 .lut_mask = 16'hFC22;
defparam \mem_wire_reg_wb[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \mem_wire_reg_wb[19]~58 (
// Equation(s):
// \mem_wire_reg_wb[19]~58_combout  = (\mem_wire_reg_wb[19]~57_combout  & (((\Add4~38_combout ) # (!\mem_reg_wb[26]~0_combout )))) # (!\mem_wire_reg_wb[19]~57_combout  & (\mem0|q[19]~14_combout  & ((\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\Add4~38_combout ),
	.datac(\mem_wire_reg_wb[19]~57_combout ),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[19]~58 .lut_mask = 16'hCAF0;
defparam \mem_wire_reg_wb[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \mem_wire_reg_wb[19]~59 (
// Equation(s):
// \mem_wire_reg_wb[19]~59_combout  = (\Equal6~1_combout  & (ex_imm[19])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[19]~58_combout )))

	.dataa(gnd),
	.datab(ex_imm[19]),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[19]~58_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[19]~59 .lut_mask = 16'hCFC0;
defparam \mem_wire_reg_wb[19]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \mem_reg_wb[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[19] .is_wysiwyg = "true";
defparam \mem_reg_wb[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \reg0|xx~45 (
// Equation(s):
// \reg0|xx~45_combout  = (!\button_in[0]~input_o  & mem_reg_wb[19])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[19]),
	.cin(gnd),
	.combout(\reg0|xx~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~45 .lut_mask = 16'h3300;
defparam \reg0|xx~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \reg0|xx[30][19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][19] .is_wysiwyg = "true";
defparam \reg0|xx[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \reg0|r2[19]~420 (
// Equation(s):
// \reg0|r2[19]~420_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|xx[26][19]~q ))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][19]~q ))))

	.dataa(\reg0|xx[18][19]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[26][19]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~420_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~420 .lut_mask = 16'hFC22;
defparam \reg0|r2[19]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \reg0|r2[19]~421 (
// Equation(s):
// \reg0|r2[19]~421_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[19]~420_combout  & (\reg0|xx[30][19]~q )) # (!\reg0|r2[19]~420_combout  & ((\reg0|xx[22][19]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[19]~420_combout ))))

	.dataa(\reg0|xx[30][19]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[22][19]~q ),
	.datad(\reg0|r2[19]~420_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~421_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~421 .lut_mask = 16'hBBC0;
defparam \reg0|r2[19]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N8
cycloneive_lcell_comb \reg0|r2[19]~424 (
// Equation(s):
// \reg0|r2[19]~424_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][19]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][19]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[24][19]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][19]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~424_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~424 .lut_mask = 16'hCCB8;
defparam \reg0|r2[19]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N26
cycloneive_lcell_comb \reg0|r2[19]~425 (
// Equation(s):
// \reg0|r2[19]~425_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[19]~424_combout  & ((\reg0|xx[28][19]~q ))) # (!\reg0|r2[19]~424_combout  & (\reg0|xx[20][19]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[19]~424_combout ))))

	.dataa(\reg0|xx[20][19]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[28][19]~q ),
	.datad(\reg0|r2[19]~424_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~425_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~425 .lut_mask = 16'hF388;
defparam \reg0|r2[19]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \reg0|r2[19]~422 (
// Equation(s):
// \reg0|r2[19]~422_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][19]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][19]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[21][19]~q ),
	.datac(\reg0|xx[17][19]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~422_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~422 .lut_mask = 16'hEE50;
defparam \reg0|r2[19]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \reg0|r2[19]~423 (
// Equation(s):
// \reg0|r2[19]~423_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[19]~422_combout  & ((\reg0|xx[29][19]~q ))) # (!\reg0|r2[19]~422_combout  & (\reg0|xx[25][19]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[19]~422_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[25][19]~q ),
	.datac(\reg0|xx[29][19]~q ),
	.datad(\reg0|r2[19]~422_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~423_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~423 .lut_mask = 16'hF588;
defparam \reg0|r2[19]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N8
cycloneive_lcell_comb \reg0|r2[19]~426 (
// Equation(s):
// \reg0|r2[19]~426_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout ) # (\reg0|r2[19]~423_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[19]~425_combout  & (!\mem0|q[21]~9_combout )))

	.dataa(\reg0|r2[19]~425_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[19]~423_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~426_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~426 .lut_mask = 16'hCEC2;
defparam \reg0|r2[19]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \reg0|r2[19]~427 (
// Equation(s):
// \reg0|r2[19]~427_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[23][19]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[19][19]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[23][19]~q ),
	.datac(\reg0|xx[19][19]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~427_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~427 .lut_mask = 16'hAAD8;
defparam \reg0|r2[19]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \reg0|r2[19]~428 (
// Equation(s):
// \reg0|r2[19]~428_combout  = (\reg0|r2[19]~427_combout  & (((\reg0|xx[31][19]~q ) # (!\mem0|q[23]~7_combout )))) # (!\reg0|r2[19]~427_combout  & (\reg0|xx[27][19]~q  & ((\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[27][19]~q ),
	.datab(\reg0|r2[19]~427_combout ),
	.datac(\reg0|xx[31][19]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~428_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~428 .lut_mask = 16'hE2CC;
defparam \reg0|r2[19]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N22
cycloneive_lcell_comb \reg0|r2[19]~429 (
// Equation(s):
// \reg0|r2[19]~429_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[19]~426_combout  & ((\reg0|r2[19]~428_combout ))) # (!\reg0|r2[19]~426_combout  & (\reg0|r2[19]~421_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[19]~426_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[19]~421_combout ),
	.datac(\reg0|r2[19]~426_combout ),
	.datad(\reg0|r2[19]~428_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~429_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~429 .lut_mask = 16'hF858;
defparam \reg0|r2[19]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneive_lcell_comb \reg0|r2[19]~437 (
// Equation(s):
// \reg0|r2[19]~437_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][19]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][19]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][19]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][19]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~437_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~437 .lut_mask = 16'hCCE2;
defparam \reg0|r2[19]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneive_lcell_comb \reg0|r2[19]~438 (
// Equation(s):
// \reg0|r2[19]~438_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[19]~437_combout  & ((\reg0|xx[15][19]~q ))) # (!\reg0|r2[19]~437_combout  & (\reg0|xx[13][19]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[19]~437_combout ))))

	.dataa(\reg0|xx[13][19]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][19]~q ),
	.datad(\reg0|r2[19]~437_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~438 .lut_mask = 16'hF388;
defparam \reg0|r2[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \reg0|r2[19]~430 (
// Equation(s):
// \reg0|r2[19]~430_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][19]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][19]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[8][19]~q ),
	.datac(\reg0|xx[9][19]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~430_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~430 .lut_mask = 16'hAAE4;
defparam \reg0|r2[19]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \reg0|r2[19]~431 (
// Equation(s):
// \reg0|r2[19]~431_combout  = (\reg0|r2[19]~430_combout  & (((\reg0|xx[11][19]~q ) # (!\mem0|q[21]~9_combout )))) # (!\reg0|r2[19]~430_combout  & (\reg0|xx[10][19]~q  & ((\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[10][19]~q ),
	.datab(\reg0|r2[19]~430_combout ),
	.datac(\reg0|xx[11][19]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~431_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~431 .lut_mask = 16'hE2CC;
defparam \reg0|r2[19]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \reg0|r2[19]~434 (
// Equation(s):
// \reg0|r2[19]~434_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][19]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][19]~q )))

	.dataa(\reg0|xx[3][19]~q ),
	.datab(\reg0|xx[2][19]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~434_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~434 .lut_mask = 16'hAACC;
defparam \reg0|r2[19]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \reg0|r2[19]~435 (
// Equation(s):
// \reg0|r2[19]~435_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[19]~434_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][19]~q )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[1][19]~q ),
	.datad(\reg0|r2[19]~434_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~435_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~435 .lut_mask = 16'hEA40;
defparam \reg0|r2[19]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \reg0|r2[19]~432 (
// Equation(s):
// \reg0|r2[19]~432_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][19]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][19]~q )))))

	.dataa(\reg0|xx[6][19]~q ),
	.datab(\reg0|xx[4][19]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~432_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~432 .lut_mask = 16'hFA0C;
defparam \reg0|r2[19]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \reg0|r2[19]~433 (
// Equation(s):
// \reg0|r2[19]~433_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[19]~432_combout  & ((\reg0|xx[7][19]~q ))) # (!\reg0|r2[19]~432_combout  & (\reg0|xx[5][19]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[19]~432_combout ))))

	.dataa(\reg0|xx[5][19]~q ),
	.datab(\reg0|xx[7][19]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[19]~432_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~433_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~433 .lut_mask = 16'hCFA0;
defparam \reg0|r2[19]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneive_lcell_comb \reg0|r2[19]~436 (
// Equation(s):
// \reg0|r2[19]~436_combout  = (\mem0|q[23]~7_combout  & (\mem0|q[22]~8_combout )) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|r2[19]~433_combout ))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[19]~435_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[19]~435_combout ),
	.datad(\reg0|r2[19]~433_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~436_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~436 .lut_mask = 16'hDC98;
defparam \reg0|r2[19]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N16
cycloneive_lcell_comb \reg0|r2[19]~439 (
// Equation(s):
// \reg0|r2[19]~439_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[19]~436_combout  & (\reg0|r2[19]~438_combout )) # (!\reg0|r2[19]~436_combout  & ((\reg0|r2[19]~431_combout ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[19]~436_combout ))))

	.dataa(\reg0|r2[19]~438_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[19]~431_combout ),
	.datad(\reg0|r2[19]~436_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~439_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~439 .lut_mask = 16'hBBC0;
defparam \reg0|r2[19]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N20
cycloneive_lcell_comb \reg0|r2[19]~440 (
// Equation(s):
// \reg0|r2[19]~440_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[19]~429_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[19]~439_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[19]~429_combout ),
	.datad(\reg0|r2[19]~439_combout ),
	.cin(gnd),
	.combout(\reg0|r2[19]~440_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[19]~440 .lut_mask = 16'hC480;
defparam \reg0|r2[19]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N21
dffeas \id_reg_r2[19] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[19]~440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[19] .is_wysiwyg = "true";
defparam \id_reg_r2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \ex_wire_alu_in2[19]~20 (
// Equation(s):
// \ex_wire_alu_in2[19]~20_combout  = (\id_Btype~q  & (((id_reg_r2[19])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[19]))) # (!\id_Rtype~q  & (id_imm[19]))))

	.dataa(id_imm[19]),
	.datab(id_reg_r2[19]),
	.datac(\id_Btype~q ),
	.datad(\id_Rtype~q ),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[19]~20 .lut_mask = 16'hCCCA;
defparam \ex_wire_alu_in2[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \alu0|res[21]~208 (
// Equation(s):
// \alu0|res[21]~208_combout  = (\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[21]~18_combout ) # ((id_reg_r1[21] & !\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & ((id_reg_r1[21] $ (\ex_wire_alu_in2[21]~18_combout )) # 
// (!\ex_alu_res[7]~17_combout )))

	.dataa(\ex_alu_res[7]~16_combout ),
	.datab(id_reg_r1[21]),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_wire_alu_in2[21]~18_combout ),
	.cin(gnd),
	.combout(\alu0|res[21]~208_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[21]~208 .lut_mask = 16'hBF4D;
defparam \alu0|res[21]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \alu0|res[21]~209 (
// Equation(s):
// \alu0|res[21]~209_combout  = (\alu0|res[21]~208_combout  & ((\alu0|Add1~42_combout ) # ((\ex_alu_res[7]~17_combout ) # (\ex_alu_res[7]~16_combout ))))

	.dataa(\alu0|Add1~42_combout ),
	.datab(\alu0|res[21]~208_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[21]~209_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[21]~209 .lut_mask = 16'hCCC8;
defparam \alu0|res[21]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \alu0|res[21]~131 (
// Equation(s):
// \alu0|res[21]~131_combout  = (\ex_alu_res[23]~32_combout  & (((\alu0|Mux66~3_combout ) # (!\alu0|Mux176~0_combout )))) # (!\ex_alu_res[23]~32_combout  & (\alu0|Mux66~6_combout  & (\alu0|Mux176~0_combout )))

	.dataa(\ex_alu_res[23]~32_combout ),
	.datab(\alu0|Mux66~6_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\alu0|Mux66~3_combout ),
	.cin(gnd),
	.combout(\alu0|res[21]~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[21]~131 .lut_mask = 16'hEA4A;
defparam \alu0|res[21]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \alu0|res[21]~132 (
// Equation(s):
// \alu0|res[21]~132_combout  = (\alu0|res[21]~131_combout  & ((\alu0|Mux120~68_combout ) # ((\alu0|Mux176~0_combout )))) # (!\alu0|res[21]~131_combout  & (((!\alu0|Mux176~0_combout  & \alu0|Mux66~1_combout ))))

	.dataa(\alu0|res[21]~131_combout ),
	.datab(\alu0|Mux120~68_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\alu0|Mux66~1_combout ),
	.cin(gnd),
	.combout(\alu0|res[21]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[21]~132 .lut_mask = 16'hADA8;
defparam \alu0|res[21]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \alu0|res[21]~133 (
// Equation(s):
// \alu0|res[21]~133_combout  = (\ex_alu_res[7]~33_combout  & ((\ex_alu_res[23]~31_combout ) # ((\alu0|res[21]~132_combout )))) # (!\ex_alu_res[7]~33_combout  & (!\ex_alu_res[23]~31_combout  & (\alu0|res[21]~209_combout )))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|res[21]~209_combout ),
	.datad(\alu0|res[21]~132_combout ),
	.cin(gnd),
	.combout(\alu0|res[21]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[21]~133 .lut_mask = 16'hBA98;
defparam \alu0|res[21]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \alu0|res[21]~134 (
// Equation(s):
// \alu0|res[21]~134_combout  = (\ex_alu_res[23]~31_combout  & ((\alu0|res[21]~133_combout  & ((\alu0|srxisig~0_combout ))) # (!\alu0|res[21]~133_combout  & (\alu0|Ires[0][21]~42_combout )))) # (!\ex_alu_res[23]~31_combout  & (((\alu0|res[21]~133_combout 
// ))))

	.dataa(\alu0|Ires[0][21]~42_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\alu0|srxisig~0_combout ),
	.datad(\alu0|res[21]~133_combout ),
	.cin(gnd),
	.combout(\alu0|res[21]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[21]~134 .lut_mask = 16'hF388;
defparam \alu0|res[21]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \alu0|res[21]~198 (
// Equation(s):
// \alu0|res[21]~198_combout  = (\alu0|res[21]~134_combout  & ((\ex_alu_res[7]~33_combout ) # ((\ex_alu_res[23]~31_combout ) # (\ex_alu_res[7]~20_combout ))))

	.dataa(\ex_alu_res[7]~33_combout ),
	.datab(\ex_alu_res[23]~31_combout ),
	.datac(\ex_alu_res[7]~20_combout ),
	.datad(\alu0|res[21]~134_combout ),
	.cin(gnd),
	.combout(\alu0|res[21]~198_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[21]~198 .lut_mask = 16'hFE00;
defparam \alu0|res[21]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \ex_alu_res[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[21]~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[21] .is_wysiwyg = "true";
defparam \ex_alu_res[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \mem_wire_reg_wb[21]~63 (
// Equation(s):
// \mem_wire_reg_wb[21]~63_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[21]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[21] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[21]),
	.datac(ex_pc_4[21]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[21]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[21]~63 .lut_mask = 16'hAAE4;
defparam \mem_wire_reg_wb[21]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \mem_wire_reg_wb[21]~64 (
// Equation(s):
// \mem_wire_reg_wb[21]~64_combout  = (\mem_wire_reg_wb[21]~63_combout  & ((\Add4~42_combout ) # ((!\mem_reg_wb[26]~0_combout )))) # (!\mem_wire_reg_wb[21]~63_combout  & (((\mem_reg_wb[26]~0_combout  & \mem0|q[21]~9_combout ))))

	.dataa(\mem_wire_reg_wb[21]~63_combout ),
	.datab(\Add4~42_combout ),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[21]~64 .lut_mask = 16'hDA8A;
defparam \mem_wire_reg_wb[21]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \mem_wire_reg_wb[21]~65 (
// Equation(s):
// \mem_wire_reg_wb[21]~65_combout  = (\Equal6~1_combout  & (ex_imm[21])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[21]~64_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(ex_imm[21]),
	.datac(gnd),
	.datad(\mem_wire_reg_wb[21]~64_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[21]~65 .lut_mask = 16'hDD88;
defparam \mem_wire_reg_wb[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \mem_reg_wb[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[21]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[21] .is_wysiwyg = "true";
defparam \mem_reg_wb[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N24
cycloneive_lcell_comb \reg0|xx~47 (
// Equation(s):
// \reg0|xx~47_combout  = (!\button_in[0]~input_o  & mem_reg_wb[21])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(mem_reg_wb[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~47 .lut_mask = 16'h3030;
defparam \reg0|xx~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \reg0|xx[29][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][21] .is_wysiwyg = "true";
defparam \reg0|xx[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \reg0|xx[25][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][21] .is_wysiwyg = "true";
defparam \reg0|xx[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \reg0|xx[17][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][21] .is_wysiwyg = "true";
defparam \reg0|xx[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \reg0|xx[21][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][21] .is_wysiwyg = "true";
defparam \reg0|xx[21][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \reg0|r1[21]~378 (
// Equation(s):
// \reg0|r1[21]~378_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][21]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][21]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[17][21]~q ),
	.datac(\reg0|xx[21][21]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~378_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~378 .lut_mask = 16'hFA44;
defparam \reg0|r1[21]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \reg0|r1[21]~379 (
// Equation(s):
// \reg0|r1[21]~379_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[21]~378_combout  & (\reg0|xx[29][21]~q )) # (!\reg0|r1[21]~378_combout  & ((\reg0|xx[25][21]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[21]~378_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[29][21]~q ),
	.datac(\reg0|xx[25][21]~q ),
	.datad(\reg0|r1[21]~378_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~379_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~379 .lut_mask = 16'hDDA0;
defparam \reg0|r1[21]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \reg0|xx[31][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][21] .is_wysiwyg = "true";
defparam \reg0|xx[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \reg0|xx[27][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][21] .is_wysiwyg = "true";
defparam \reg0|xx[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \reg0|xx[19][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][21] .is_wysiwyg = "true";
defparam \reg0|xx[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \reg0|xx[23][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][21] .is_wysiwyg = "true";
defparam \reg0|xx[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \reg0|r1[21]~385 (
// Equation(s):
// \reg0|r1[21]~385_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][21]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][21]~q ))))

	.dataa(\reg0|xx[19][21]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[23][21]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~385_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~385 .lut_mask = 16'hFC22;
defparam \reg0|r1[21]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \reg0|r1[21]~386 (
// Equation(s):
// \reg0|r1[21]~386_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[21]~385_combout  & (\reg0|xx[31][21]~q )) # (!\reg0|r1[21]~385_combout  & ((\reg0|xx[27][21]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[21]~385_combout ))))

	.dataa(\reg0|xx[31][21]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[27][21]~q ),
	.datad(\reg0|r1[21]~385_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~386_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~386 .lut_mask = 16'hBBC0;
defparam \reg0|r1[21]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \reg0|xx[22][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][21] .is_wysiwyg = "true";
defparam \reg0|xx[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \reg0|xx[30][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][21] .is_wysiwyg = "true";
defparam \reg0|xx[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \reg0|xx[26][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][21] .is_wysiwyg = "true";
defparam \reg0|xx[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \reg0|xx[18][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][21] .is_wysiwyg = "true";
defparam \reg0|xx[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \reg0|r1[21]~380 (
// Equation(s):
// \reg0|r1[21]~380_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[26][21]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[18][21]~q )))))

	.dataa(\reg0|xx[26][21]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][21]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~380_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~380 .lut_mask = 16'hEE30;
defparam \reg0|r1[21]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \reg0|r1[21]~381 (
// Equation(s):
// \reg0|r1[21]~381_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[21]~380_combout  & ((\reg0|xx[30][21]~q ))) # (!\reg0|r1[21]~380_combout  & (\reg0|xx[22][21]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[21]~380_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][21]~q ),
	.datac(\reg0|xx[30][21]~q ),
	.datad(\reg0|r1[21]~380_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~381_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~381 .lut_mask = 16'hF588;
defparam \reg0|r1[21]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \reg0|xx[28][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][21] .is_wysiwyg = "true";
defparam \reg0|xx[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \reg0|xx[20][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][21] .is_wysiwyg = "true";
defparam \reg0|xx[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \reg0|xx[16][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][21] .is_wysiwyg = "true";
defparam \reg0|xx[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \reg0|xx[24][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][21] .is_wysiwyg = "true";
defparam \reg0|xx[24][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \reg0|r1[21]~382 (
// Equation(s):
// \reg0|r1[21]~382_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][21]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][21]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[16][21]~q ),
	.datac(\reg0|xx[24][21]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~382_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~382 .lut_mask = 16'hAAE4;
defparam \reg0|r1[21]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \reg0|r1[21]~383 (
// Equation(s):
// \reg0|r1[21]~383_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[21]~382_combout  & (\reg0|xx[28][21]~q )) # (!\reg0|r1[21]~382_combout  & ((\reg0|xx[20][21]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[21]~382_combout ))))

	.dataa(\reg0|xx[28][21]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[20][21]~q ),
	.datad(\reg0|r1[21]~382_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~383_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~383 .lut_mask = 16'hBBC0;
defparam \reg0|r1[21]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \reg0|r1[21]~384 (
// Equation(s):
// \reg0|r1[21]~384_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[21]~381_combout ) # ((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (((!\mem0|q[15]~6_combout  & \reg0|r1[21]~383_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|r1[21]~381_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[21]~383_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~384_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~384 .lut_mask = 16'hADA8;
defparam \reg0|r1[21]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \reg0|r1[21]~387 (
// Equation(s):
// \reg0|r1[21]~387_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[21]~384_combout  & ((\reg0|r1[21]~386_combout ))) # (!\reg0|r1[21]~384_combout  & (\reg0|r1[21]~379_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[21]~384_combout ))))

	.dataa(\reg0|r1[21]~379_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[21]~386_combout ),
	.datad(\reg0|r1[21]~384_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~387_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~387 .lut_mask = 16'hF388;
defparam \reg0|r1[21]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \reg0|xx[11][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][21] .is_wysiwyg = "true";
defparam \reg0|xx[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \reg0|xx[8][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][21] .is_wysiwyg = "true";
defparam \reg0|xx[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \reg0|xx[10][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][21] .is_wysiwyg = "true";
defparam \reg0|xx[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \reg0|r1[21]~388 (
// Equation(s):
// \reg0|r1[21]~388_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|xx[10][21]~q ))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][21]~q ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[8][21]~q ),
	.datac(\reg0|xx[10][21]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~388_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~388 .lut_mask = 16'hFA44;
defparam \reg0|r1[21]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \reg0|xx[9][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][21] .is_wysiwyg = "true";
defparam \reg0|xx[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \reg0|r1[21]~389 (
// Equation(s):
// \reg0|r1[21]~389_combout  = (\reg0|r1[21]~388_combout  & ((\reg0|xx[11][21]~q ) # ((!\mem0|q[15]~6_combout )))) # (!\reg0|r1[21]~388_combout  & (((\reg0|xx[9][21]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[11][21]~q ),
	.datab(\reg0|r1[21]~388_combout ),
	.datac(\reg0|xx[9][21]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~389_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~389 .lut_mask = 16'hB8CC;
defparam \reg0|r1[21]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \reg0|xx[15][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][21] .is_wysiwyg = "true";
defparam \reg0|xx[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \reg0|xx[14][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][21] .is_wysiwyg = "true";
defparam \reg0|xx[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
cycloneive_lcell_comb \reg0|xx[12][21]~feeder (
// Equation(s):
// \reg0|xx[12][21]~feeder_combout  = \reg0|xx~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~47_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][21]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N7
dffeas \reg0|xx[12][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][21] .is_wysiwyg = "true";
defparam \reg0|xx[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \reg0|xx[13][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][21] .is_wysiwyg = "true";
defparam \reg0|xx[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \reg0|r1[21]~395 (
// Equation(s):
// \reg0|r1[21]~395_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][21]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][21]~q ))))

	.dataa(\reg0|xx[12][21]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][21]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~395_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~395 .lut_mask = 16'hFC22;
defparam \reg0|r1[21]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \reg0|r1[21]~396 (
// Equation(s):
// \reg0|r1[21]~396_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[21]~395_combout  & (\reg0|xx[15][21]~q )) # (!\reg0|r1[21]~395_combout  & ((\reg0|xx[14][21]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[21]~395_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[15][21]~q ),
	.datac(\reg0|xx[14][21]~q ),
	.datad(\reg0|r1[21]~395_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~396_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~396 .lut_mask = 16'hDDA0;
defparam \reg0|r1[21]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
cycloneive_lcell_comb \reg0|xx[2][21]~feeder (
// Equation(s):
// \reg0|xx[2][21]~feeder_combout  = \reg0|xx~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \reg0|xx[2][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][21] .is_wysiwyg = "true";
defparam \reg0|xx[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneive_lcell_comb \reg0|xx[3][21]~feeder (
// Equation(s):
// \reg0|xx[3][21]~feeder_combout  = \reg0|xx~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \reg0|xx[3][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][21] .is_wysiwyg = "true";
defparam \reg0|xx[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \reg0|r1[21]~392 (
// Equation(s):
// \reg0|r1[21]~392_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][21]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][21]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[2][21]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|xx[3][21]~q ),
	.cin(gnd),
	.combout(\reg0|r1[21]~392_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~392 .lut_mask = 16'hA808;
defparam \reg0|r1[21]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N30
cycloneive_lcell_comb \reg0|xx~98 (
// Equation(s):
// \reg0|xx~98_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[21])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(mem_reg_wb[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~98_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~98 .lut_mask = 16'hFCFC;
defparam \reg0|xx~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N31
dffeas \reg0|xx[1][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][21] .is_wysiwyg = "true";
defparam \reg0|xx[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \reg0|r1[21]~393 (
// Equation(s):
// \reg0|r1[21]~393_combout  = (\reg0|r1[21]~392_combout ) # ((!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & \reg0|xx[1][21]~q )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[21]~392_combout ),
	.datad(\reg0|xx[1][21]~q ),
	.cin(gnd),
	.combout(\reg0|r1[21]~393_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~393 .lut_mask = 16'hF4F0;
defparam \reg0|r1[21]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \reg0|xx[7][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][21] .is_wysiwyg = "true";
defparam \reg0|xx[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N15
dffeas \reg0|xx[6][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][21] .is_wysiwyg = "true";
defparam \reg0|xx[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \reg0|xx[4][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][21] .is_wysiwyg = "true";
defparam \reg0|xx[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N1
dffeas \reg0|xx[5][21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][21] .is_wysiwyg = "true";
defparam \reg0|xx[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N0
cycloneive_lcell_comb \reg0|r1[21]~390 (
// Equation(s):
// \reg0|r1[21]~390_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][21]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][21]~q ))))

	.dataa(\reg0|xx[4][21]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[5][21]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~390_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~390 .lut_mask = 16'hFC22;
defparam \reg0|r1[21]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N14
cycloneive_lcell_comb \reg0|r1[21]~391 (
// Equation(s):
// \reg0|r1[21]~391_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[21]~390_combout  & (\reg0|xx[7][21]~q )) # (!\reg0|r1[21]~390_combout  & ((\reg0|xx[6][21]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[21]~390_combout ))))

	.dataa(\reg0|xx[7][21]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[6][21]~q ),
	.datad(\reg0|r1[21]~390_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~391_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~391 .lut_mask = 16'hBBC0;
defparam \reg0|r1[21]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \reg0|r1[21]~394 (
// Equation(s):
// \reg0|r1[21]~394_combout  = (\mem0|q[18]~12_combout  & (\mem0|q[17]~11_combout )) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|r1[21]~391_combout ))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[21]~393_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[21]~393_combout ),
	.datad(\reg0|r1[21]~391_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~394_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~394 .lut_mask = 16'hDC98;
defparam \reg0|r1[21]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \reg0|r1[21]~397 (
// Equation(s):
// \reg0|r1[21]~397_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[21]~394_combout  & ((\reg0|r1[21]~396_combout ))) # (!\reg0|r1[21]~394_combout  & (\reg0|r1[21]~389_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[21]~394_combout ))))

	.dataa(\reg0|r1[21]~389_combout ),
	.datab(\reg0|r1[21]~396_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[21]~394_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~397_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~397 .lut_mask = 16'hCFA0;
defparam \reg0|r1[21]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \reg0|r1[21]~398 (
// Equation(s):
// \reg0|r1[21]~398_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[21]~387_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[21]~397_combout )))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[21]~387_combout ),
	.datad(\reg0|r1[21]~397_combout ),
	.cin(gnd),
	.combout(\reg0|r1[21]~398_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[21]~398 .lut_mask = 16'hC480;
defparam \reg0|r1[21]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \id_reg_r1[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[21]~398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[21] .is_wysiwyg = "true";
defparam \id_reg_r1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \alu0|Mux120~65 (
// Equation(s):
// \alu0|Mux120~65_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[22]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[21]))

	.dataa(id_reg_r1[21]),
	.datab(gnd),
	.datac(id_reg_r1[22]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~65 .lut_mask = 16'hF0AA;
defparam \alu0|Mux120~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \alu0|Mux120~66 (
// Equation(s):
// \alu0|Mux120~66_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~64_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~65_combout ))

	.dataa(\alu0|Mux120~65_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\alu0|Mux120~64_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~66 .lut_mask = 16'hFA0A;
defparam \alu0|Mux120~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \alu0|Mux120~67 (
// Equation(s):
// \alu0|Mux120~67_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~63_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~66_combout ))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~66_combout ),
	.datad(\alu0|Mux120~63_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~67 .lut_mask = 16'hFA50;
defparam \alu0|Mux120~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \alu0|res[13]~97 (
// Equation(s):
// \alu0|res[13]~97_combout  = (\ex_alu_res[11]~30_combout  & ((\ex_alu_res[11]~29_combout ) # ((\alu0|Mux120~67_combout )))) # (!\ex_alu_res[11]~30_combout  & (!\ex_alu_res[11]~29_combout  & ((\alu0|Mux120~53_combout ))))

	.dataa(\ex_alu_res[11]~30_combout ),
	.datab(\ex_alu_res[11]~29_combout ),
	.datac(\alu0|Mux120~67_combout ),
	.datad(\alu0|Mux120~53_combout ),
	.cin(gnd),
	.combout(\alu0|res[13]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[13]~97 .lut_mask = 16'hB9A8;
defparam \alu0|res[13]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \alu0|res[13]~98 (
// Equation(s):
// \alu0|res[13]~98_combout  = (\alu0|res[13]~97_combout  & (((\alu0|Mux120~119_combout ) # (!\ex_alu_res[11]~29_combout )))) # (!\alu0|res[13]~97_combout  & (\alu0|Mux66~4_combout  & (\ex_alu_res[11]~29_combout )))

	.dataa(\alu0|res[13]~97_combout ),
	.datab(\alu0|Mux66~4_combout ),
	.datac(\ex_alu_res[11]~29_combout ),
	.datad(\alu0|Mux120~119_combout ),
	.cin(gnd),
	.combout(\alu0|res[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[13]~98 .lut_mask = 16'hEA4A;
defparam \alu0|res[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \alu0|Equal0~3 (
// Equation(s):
// \alu0|Equal0~3_combout  = id_reg_r1[13] $ (\ex_wire_alu_in2[13]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(id_reg_r1[13]),
	.datad(\ex_wire_alu_in2[13]~26_combout ),
	.cin(gnd),
	.combout(\alu0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal0~3 .lut_mask = 16'h0FF0;
defparam \alu0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \alu0|res[13]~99 (
// Equation(s):
// \alu0|res[13]~99_combout  = (\ex_alu_res[7]~16_combout  & (((\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & ((\ex_alu_res[7]~17_combout  & (\alu0|Equal0~3_combout )) # (!\ex_alu_res[7]~17_combout  & ((\alu0|Add1~26_combout )))))

	.dataa(\alu0|Equal0~3_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\alu0|Add1~26_combout ),
	.cin(gnd),
	.combout(\alu0|res[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[13]~99 .lut_mask = 16'hE3E0;
defparam \alu0|res[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \alu0|res[13]~100 (
// Equation(s):
// \alu0|res[13]~100_combout  = (\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[13]~26_combout ) # ((id_reg_r1[13] & !\alu0|res[13]~99_combout )))) # (!\ex_alu_res[7]~16_combout  & (((\alu0|res[13]~99_combout ))))

	.dataa(\ex_wire_alu_in2[13]~26_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(id_reg_r1[13]),
	.datad(\alu0|res[13]~99_combout ),
	.cin(gnd),
	.combout(\alu0|res[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[13]~100 .lut_mask = 16'hBBC8;
defparam \alu0|res[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \alu0|res[13]~101 (
// Equation(s):
// \alu0|res[13]~101_combout  = (!\alu0|res[9]~80_combout  & ((\ex_alu_res[7]~12_combout  & (\alu0|res[13]~98_combout )) # (!\ex_alu_res[7]~12_combout  & ((\alu0|res[13]~100_combout )))))

	.dataa(\ex_alu_res[7]~12_combout ),
	.datab(\alu0|res[13]~98_combout ),
	.datac(\alu0|res[13]~100_combout ),
	.datad(\alu0|res[9]~80_combout ),
	.cin(gnd),
	.combout(\alu0|res[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[13]~101 .lut_mask = 16'h00D8;
defparam \alu0|res[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \alu0|res[13]~102 (
// Equation(s):
// \alu0|res[13]~102_combout  = (\alu0|res[13]~101_combout ) # ((\ex_alu_res[23]~28_combout  & \alu0|Ires[0][13]~26_combout ))

	.dataa(gnd),
	.datab(\ex_alu_res[23]~28_combout ),
	.datac(\alu0|res[13]~101_combout ),
	.datad(\alu0|Ires[0][13]~26_combout ),
	.cin(gnd),
	.combout(\alu0|res[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[13]~102 .lut_mask = 16'hFCF0;
defparam \alu0|res[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \ex_alu_res[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[13]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[13] .is_wysiwyg = "true";
defparam \ex_alu_res[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \if_pc_4[13]~49 (
// Equation(s):
// \if_pc_4[13]~49_combout  = (\pcreg0|pcnter [13] & (\if_pc_4[12]~48  $ (GND))) # (!\pcreg0|pcnter [13] & (!\if_pc_4[12]~48  & VCC))
// \if_pc_4[13]~50  = CARRY((\pcreg0|pcnter [13] & !\if_pc_4[12]~48 ))

	.dataa(\pcreg0|pcnter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[12]~48 ),
	.combout(\if_pc_4[13]~49_combout ),
	.cout(\if_pc_4[13]~50 ));
// synopsys translate_off
defparam \if_pc_4[13]~49 .lut_mask = 16'hA50A;
defparam \if_pc_4[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N25
dffeas \if_pc_4[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[13]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[13] .is_wysiwyg = "true";
defparam \if_pc_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \id_pc_4[13]~feeder (
// Equation(s):
// \id_pc_4[13]~feeder_combout  = if_pc_4[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[13]),
	.cin(gnd),
	.combout(\id_pc_4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[13]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \id_pc_4[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[13] .is_wysiwyg = "true";
defparam \id_pc_4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \ex_pc_4[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[13] .is_wysiwyg = "true";
defparam \ex_pc_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \mem_wire_reg_wb[13]~39 (
// Equation(s):
// \mem_wire_reg_wb[13]~39_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[13]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[13] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[13]),
	.datac(ex_pc_4[13]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[13]~39 .lut_mask = 16'hAAE4;
defparam \mem_wire_reg_wb[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \mem_wire_reg_wb[13]~40 (
// Equation(s):
// \mem_wire_reg_wb[13]~40_combout  = (\mem_wire_reg_wb[13]~39_combout  & (((\Add4~26_combout )) # (!\mem_reg_wb[26]~0_combout ))) # (!\mem_wire_reg_wb[13]~39_combout  & (\mem_reg_wb[26]~0_combout  & ((\mem0|q[13]~24_combout ))))

	.dataa(\mem_wire_reg_wb[13]~39_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\Add4~26_combout ),
	.datad(\mem0|q[13]~24_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[13]~40 .lut_mask = 16'hE6A2;
defparam \mem_wire_reg_wb[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \mem_wire_reg_wb[13]~41 (
// Equation(s):
// \mem_wire_reg_wb[13]~41_combout  = (\Equal6~1_combout  & ((ex_imm[13]))) # (!\Equal6~1_combout  & (\mem_wire_reg_wb[13]~40_combout ))

	.dataa(\Equal6~1_combout ),
	.datab(\mem_wire_reg_wb[13]~40_combout ),
	.datac(gnd),
	.datad(ex_imm[13]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[13]~41 .lut_mask = 16'hEE44;
defparam \mem_wire_reg_wb[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \mem_reg_wb[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[13] .is_wysiwyg = "true";
defparam \mem_reg_wb[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \reg0|xx~39 (
// Equation(s):
// \reg0|xx~39_combout  = (!\button_in[0]~input_o  & mem_reg_wb[13])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[13]),
	.cin(gnd),
	.combout(\reg0|xx~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~39 .lut_mask = 16'h5500;
defparam \reg0|xx~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \reg0|xx[17][13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][13] .is_wysiwyg = "true";
defparam \reg0|xx[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \reg0|r1[13]~546 (
// Equation(s):
// \reg0|r1[13]~546_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[25][13]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][13]~q ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[17][13]~q ),
	.datac(\reg0|xx[25][13]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~546_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~546 .lut_mask = 16'hFA44;
defparam \reg0|r1[13]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \reg0|r1[13]~547 (
// Equation(s):
// \reg0|r1[13]~547_combout  = (\reg0|r1[13]~546_combout  & ((\reg0|xx[29][13]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[13]~546_combout  & (((\reg0|xx[21][13]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[13]~546_combout ),
	.datab(\reg0|xx[29][13]~q ),
	.datac(\reg0|xx[21][13]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~547_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~547 .lut_mask = 16'hD8AA;
defparam \reg0|r1[13]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \reg0|r1[13]~548 (
// Equation(s):
// \reg0|r1[13]~548_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[22][13]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[18][13]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[18][13]~q ),
	.datac(\reg0|xx[22][13]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~548_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~548 .lut_mask = 16'hFA44;
defparam \reg0|r1[13]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \reg0|r1[13]~549 (
// Equation(s):
// \reg0|r1[13]~549_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[13]~548_combout  & ((\reg0|xx[30][13]~q ))) # (!\reg0|r1[13]~548_combout  & (\reg0|xx[26][13]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[13]~548_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][13]~q ),
	.datac(\reg0|xx[30][13]~q ),
	.datad(\reg0|r1[13]~548_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~549_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~549 .lut_mask = 16'hF588;
defparam \reg0|r1[13]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \reg0|r1[13]~550 (
// Equation(s):
// \reg0|r1[13]~550_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[20][13]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][13]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[16][13]~q ),
	.datac(\reg0|xx[20][13]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~550_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~550 .lut_mask = 16'hAAE4;
defparam \reg0|r1[13]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \reg0|r1[13]~551 (
// Equation(s):
// \reg0|r1[13]~551_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[13]~550_combout  & (\reg0|xx[28][13]~q )) # (!\reg0|r1[13]~550_combout  & ((\reg0|xx[24][13]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[13]~550_combout ))))

	.dataa(\reg0|xx[28][13]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][13]~q ),
	.datad(\reg0|r1[13]~550_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~551_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~551 .lut_mask = 16'hBBC0;
defparam \reg0|r1[13]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \reg0|r1[13]~552 (
// Equation(s):
// \reg0|r1[13]~552_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[13]~549_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[13]~551_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[13]~549_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[13]~551_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~552_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~552 .lut_mask = 16'hE5E0;
defparam \reg0|r1[13]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \reg0|r1[13]~553 (
// Equation(s):
// \reg0|r1[13]~553_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[27][13]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[19][13]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[19][13]~q ),
	.datac(\reg0|xx[27][13]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~553_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~553 .lut_mask = 16'hAAE4;
defparam \reg0|r1[13]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \reg0|r1[13]~554 (
// Equation(s):
// \reg0|r1[13]~554_combout  = (\reg0|r1[13]~553_combout  & (((\reg0|xx[31][13]~q )) # (!\mem0|q[17]~11_combout ))) # (!\reg0|r1[13]~553_combout  & (\mem0|q[17]~11_combout  & (\reg0|xx[23][13]~q )))

	.dataa(\reg0|r1[13]~553_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][13]~q ),
	.datad(\reg0|xx[31][13]~q ),
	.cin(gnd),
	.combout(\reg0|r1[13]~554_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~554 .lut_mask = 16'hEA62;
defparam \reg0|r1[13]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \reg0|r1[13]~555 (
// Equation(s):
// \reg0|r1[13]~555_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[13]~552_combout  & ((\reg0|r1[13]~554_combout ))) # (!\reg0|r1[13]~552_combout  & (\reg0|r1[13]~547_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[13]~552_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[13]~547_combout ),
	.datac(\reg0|r1[13]~552_combout ),
	.datad(\reg0|r1[13]~554_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~555_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~555 .lut_mask = 16'hF858;
defparam \reg0|r1[13]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N24
cycloneive_lcell_comb \reg0|r1[13]~556 (
// Equation(s):
// \reg0|r1[13]~556_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][13]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][13]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][13]~q ),
	.datac(\reg0|xx[5][13]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~556_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~556 .lut_mask = 16'hFA44;
defparam \reg0|r1[13]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N26
cycloneive_lcell_comb \reg0|r1[13]~557 (
// Equation(s):
// \reg0|r1[13]~557_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[13]~556_combout  & ((\reg0|xx[7][13]~q ))) # (!\reg0|r1[13]~556_combout  & (\reg0|xx[6][13]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[13]~556_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[6][13]~q ),
	.datac(\reg0|xx[7][13]~q ),
	.datad(\reg0|r1[13]~556_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~557_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~557 .lut_mask = 16'hF588;
defparam \reg0|r1[13]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneive_lcell_comb \reg0|r1[13]~563 (
// Equation(s):
// \reg0|r1[13]~563_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][13]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][13]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][13]~q ),
	.datac(\reg0|xx[13][13]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~563_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~563 .lut_mask = 16'hFA44;
defparam \reg0|r1[13]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \reg0|r1[13]~564 (
// Equation(s):
// \reg0|r1[13]~564_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[13]~563_combout  & ((\reg0|xx[15][13]~q ))) # (!\reg0|r1[13]~563_combout  & (\reg0|xx[14][13]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[13]~563_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[14][13]~q ),
	.datac(\reg0|xx[15][13]~q ),
	.datad(\reg0|r1[13]~563_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~564_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~564 .lut_mask = 16'hF588;
defparam \reg0|r1[13]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
cycloneive_lcell_comb \reg0|r1[13]~560 (
// Equation(s):
// \reg0|r1[13]~560_combout  = (\mem0|q[15]~6_combout  & (\reg0|xx[3][13]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][13]~q )))

	.dataa(\reg0|xx[3][13]~q ),
	.datab(\reg0|xx[2][13]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~560_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~560 .lut_mask = 16'hAACC;
defparam \reg0|r1[13]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
cycloneive_lcell_comb \reg0|r1[13]~561 (
// Equation(s):
// \reg0|r1[13]~561_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[13]~560_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][13]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][13]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[13]~560_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~561_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~561 .lut_mask = 16'hF808;
defparam \reg0|r1[13]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \reg0|r1[13]~558 (
// Equation(s):
// \reg0|r1[13]~558_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][13]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][13]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[8][13]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[10][13]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~558_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~558 .lut_mask = 16'hCCE2;
defparam \reg0|r1[13]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \reg0|r1[13]~559 (
// Equation(s):
// \reg0|r1[13]~559_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[13]~558_combout  & (\reg0|xx[11][13]~q )) # (!\reg0|r1[13]~558_combout  & ((\reg0|xx[9][13]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[13]~558_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][13]~q ),
	.datac(\reg0|xx[9][13]~q ),
	.datad(\reg0|r1[13]~558_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~559_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~559 .lut_mask = 16'hDDA0;
defparam \reg0|r1[13]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \reg0|r1[13]~562 (
// Equation(s):
// \reg0|r1[13]~562_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[13]~559_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[13]~561_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[13]~561_combout ),
	.datad(\reg0|r1[13]~559_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~562_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~562 .lut_mask = 16'hDC98;
defparam \reg0|r1[13]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \reg0|r1[13]~565 (
// Equation(s):
// \reg0|r1[13]~565_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[13]~562_combout  & ((\reg0|r1[13]~564_combout ))) # (!\reg0|r1[13]~562_combout  & (\reg0|r1[13]~557_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[13]~562_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[13]~557_combout ),
	.datac(\reg0|r1[13]~564_combout ),
	.datad(\reg0|r1[13]~562_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~565_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~565 .lut_mask = 16'hF588;
defparam \reg0|r1[13]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \reg0|r1[13]~566 (
// Equation(s):
// \reg0|r1[13]~566_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[13]~555_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[13]~565_combout )))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[13]~555_combout ),
	.datad(\reg0|r1[13]~565_combout ),
	.cin(gnd),
	.combout(\reg0|r1[13]~566_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[13]~566 .lut_mask = 16'hA280;
defparam \reg0|r1[13]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \id_reg_r1[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[13]~566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[13] .is_wysiwyg = "true";
defparam \id_reg_r1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \ex_reg_r1[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[13] .is_wysiwyg = "true";
defparam \ex_reg_r1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \mem_pc_new[13]~13 (
// Equation(s):
// \mem_pc_new[13]~13_combout  = (\ex_sig_jump~q  & (\Add3~26_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[13])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~26_combout ),
	.datac(gnd),
	.datad(ex_pc_4[13]),
	.cin(gnd),
	.combout(\mem_pc_new[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[13]~13 .lut_mask = 16'hDD88;
defparam \mem_pc_new[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N3
dffeas \mem_pc_new[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[13]~13_combout ),
	.asdata(\Add4~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[13] .is_wysiwyg = "true";
defparam \mem_pc_new[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \pcreg0|pcnter~14 (
// Equation(s):
// \pcreg0|pcnter~14_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[13]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[13]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~14_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~14 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \pcreg0|pcnter[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[13] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \if_pc_4[14]~51 (
// Equation(s):
// \if_pc_4[14]~51_combout  = (\pcreg0|pcnter [14] & (!\if_pc_4[13]~50 )) # (!\pcreg0|pcnter [14] & ((\if_pc_4[13]~50 ) # (GND)))
// \if_pc_4[14]~52  = CARRY((!\if_pc_4[13]~50 ) # (!\pcreg0|pcnter [14]))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[13]~50 ),
	.combout(\if_pc_4[14]~51_combout ),
	.cout(\if_pc_4[14]~52 ));
// synopsys translate_off
defparam \if_pc_4[14]~51 .lut_mask = 16'h3C3F;
defparam \if_pc_4[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N27
dffeas \if_pc_4[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[14]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[14] .is_wysiwyg = "true";
defparam \if_pc_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \id_pc_4[14]~feeder (
// Equation(s):
// \id_pc_4[14]~feeder_combout  = if_pc_4[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[14]),
	.cin(gnd),
	.combout(\id_pc_4[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[14]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N3
dffeas \id_pc_4[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[14] .is_wysiwyg = "true";
defparam \id_pc_4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \ex_pc_4[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[14] .is_wysiwyg = "true";
defparam \ex_pc_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \mem_pc_new[14]~14 (
// Equation(s):
// \mem_pc_new[14]~14_combout  = (\ex_sig_jump~q  & ((\Add3~28_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[14]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[14]),
	.datac(gnd),
	.datad(\Add3~28_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[14]~14 .lut_mask = 16'hEE44;
defparam \mem_pc_new[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N23
dffeas \mem_pc_new[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[14]~14_combout ),
	.asdata(\Add4~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[14] .is_wysiwyg = "true";
defparam \mem_pc_new[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \pcreg0|pcnter~15 (
// Equation(s):
// \pcreg0|pcnter~15_combout  = (!\button_in[0]~input_o  & (mem_pc_new[14] & \pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(mem_pc_new[14]),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~15_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~15 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \pcreg0|pcnter[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[14] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \if_pc_4[15]~53 (
// Equation(s):
// \if_pc_4[15]~53_combout  = (\pcreg0|pcnter [15] & (\if_pc_4[14]~52  $ (GND))) # (!\pcreg0|pcnter [15] & (!\if_pc_4[14]~52  & VCC))
// \if_pc_4[15]~54  = CARRY((\pcreg0|pcnter [15] & !\if_pc_4[14]~52 ))

	.dataa(\pcreg0|pcnter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[14]~52 ),
	.combout(\if_pc_4[15]~53_combout ),
	.cout(\if_pc_4[15]~54 ));
// synopsys translate_off
defparam \if_pc_4[15]~53 .lut_mask = 16'hA50A;
defparam \if_pc_4[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \if_pc_4[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[15]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[15] .is_wysiwyg = "true";
defparam \if_pc_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \id_pc_4[15]~feeder (
// Equation(s):
// \id_pc_4[15]~feeder_combout  = if_pc_4[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[15]),
	.cin(gnd),
	.combout(\id_pc_4[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[15]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \id_pc_4[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[15] .is_wysiwyg = "true";
defparam \id_pc_4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \ex_pc_4[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[15] .is_wysiwyg = "true";
defparam \ex_pc_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \mem_pc_new[15]~15 (
// Equation(s):
// \mem_pc_new[15]~15_combout  = (\ex_sig_jump~q  & ((\Add3~30_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[15]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[15]),
	.datac(gnd),
	.datad(\Add3~30_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[15]~15 .lut_mask = 16'hEE44;
defparam \mem_pc_new[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \mem_pc_new[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[15]~15_combout ),
	.asdata(\Add4~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[15] .is_wysiwyg = "true";
defparam \mem_pc_new[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \pcreg0|pcnter~16 (
// Equation(s):
// \pcreg0|pcnter~16_combout  = (!\button_in[0]~input_o  & (mem_pc_new[15] & \pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_pc_new[15]),
	.datac(\pcreg0|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pcreg0|pcnter~16_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~16 .lut_mask = 16'h4040;
defparam \pcreg0|pcnter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \pcreg0|pcnter[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[15] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N1
dffeas \if_pc[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[15] .is_wysiwyg = "true";
defparam \if_pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \id_pc[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[15] .is_wysiwyg = "true";
defparam \id_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \ex_pc[15]~feeder (
// Equation(s):
// \ex_pc[15]~feeder_combout  = id_pc[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc[15]),
	.cin(gnd),
	.combout(\ex_pc[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[15]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \ex_pc[15] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[15] .is_wysiwyg = "true";
defparam \ex_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \if_pc_4[16]~55 (
// Equation(s):
// \if_pc_4[16]~55_combout  = (\pcreg0|pcnter [16] & (!\if_pc_4[15]~54 )) # (!\pcreg0|pcnter [16] & ((\if_pc_4[15]~54 ) # (GND)))
// \if_pc_4[16]~56  = CARRY((!\if_pc_4[15]~54 ) # (!\pcreg0|pcnter [16]))

	.dataa(\pcreg0|pcnter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[15]~54 ),
	.combout(\if_pc_4[16]~55_combout ),
	.cout(\if_pc_4[16]~56 ));
// synopsys translate_off
defparam \if_pc_4[16]~55 .lut_mask = 16'h5A5F;
defparam \if_pc_4[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \if_pc_4[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[16]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[16] .is_wysiwyg = "true";
defparam \if_pc_4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \id_pc_4[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[16] .is_wysiwyg = "true";
defparam \id_pc_4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \ex_pc_4[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[16] .is_wysiwyg = "true";
defparam \ex_pc_4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \mem_wire_reg_wb[16]~48 (
// Equation(s):
// \mem_wire_reg_wb[16]~48_combout  = (\mem_reg_wb[26]~0_combout  & (((\mem0|q[16]~13_combout ) # (\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[16] & ((!\mem_reg_wb[26]~1_combout ))))

	.dataa(ex_alu_res[16]),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[16]~48 .lut_mask = 16'hCCE2;
defparam \mem_wire_reg_wb[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \mem_wire_reg_wb[16]~49 (
// Equation(s):
// \mem_wire_reg_wb[16]~49_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[16]~48_combout  & (\Add4~32_combout )) # (!\mem_wire_reg_wb[16]~48_combout  & ((ex_pc_4[16]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[16]~48_combout ))))

	.dataa(\Add4~32_combout ),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(ex_pc_4[16]),
	.datad(\mem_wire_reg_wb[16]~48_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[16]~49 .lut_mask = 16'hBBC0;
defparam \mem_wire_reg_wb[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \mem_wire_reg_wb[16]~50 (
// Equation(s):
// \mem_wire_reg_wb[16]~50_combout  = (\Equal6~1_combout  & (ex_imm[16])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[16]~49_combout )))

	.dataa(gnd),
	.datab(ex_imm[16]),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[16]~49_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[16]~50 .lut_mask = 16'hCFC0;
defparam \mem_wire_reg_wb[16]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \mem_reg_wb[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[16]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[16] .is_wysiwyg = "true";
defparam \mem_reg_wb[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \reg0|xx~42 (
// Equation(s):
// \reg0|xx~42_combout  = (mem_reg_wb[16] & !\button_in[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(mem_reg_wb[16]),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\reg0|xx~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~42 .lut_mask = 16'h00F0;
defparam \reg0|xx~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \reg0|xx[19][16]~feeder (
// Equation(s):
// \reg0|xx[19][16]~feeder_combout  = \reg0|xx~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~42_combout ),
	.cin(gnd),
	.combout(\reg0|xx[19][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[19][16]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[19][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \reg0|xx[19][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[19][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][16] .is_wysiwyg = "true";
defparam \reg0|xx[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \reg0|xx[27][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][16] .is_wysiwyg = "true";
defparam \reg0|xx[27][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \reg0|r1[16]~490 (
// Equation(s):
// \reg0|r1[16]~490_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[27][16]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[19][16]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[19][16]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[27][16]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~490_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~490 .lut_mask = 16'hCCE2;
defparam \reg0|r1[16]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \reg0|xx[31][16]~feeder (
// Equation(s):
// \reg0|xx[31][16]~feeder_combout  = \reg0|xx~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~42_combout ),
	.cin(gnd),
	.combout(\reg0|xx[31][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][16]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[31][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \reg0|xx[31][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][16] .is_wysiwyg = "true";
defparam \reg0|xx[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \reg0|xx[23][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][16] .is_wysiwyg = "true";
defparam \reg0|xx[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \reg0|r1[16]~491 (
// Equation(s):
// \reg0|r1[16]~491_combout  = (\reg0|r1[16]~490_combout  & ((\reg0|xx[31][16]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[16]~490_combout  & (((\reg0|xx[23][16]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[16]~490_combout ),
	.datab(\reg0|xx[31][16]~q ),
	.datac(\reg0|xx[23][16]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~491_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~491 .lut_mask = 16'hD8AA;
defparam \reg0|r1[16]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \reg0|xx[29][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][16] .is_wysiwyg = "true";
defparam \reg0|xx[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \reg0|xx[21][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][16] .is_wysiwyg = "true";
defparam \reg0|xx[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \reg0|xx[17][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][16] .is_wysiwyg = "true";
defparam \reg0|xx[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \reg0|xx[25][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][16] .is_wysiwyg = "true";
defparam \reg0|xx[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \reg0|r1[16]~483 (
// Equation(s):
// \reg0|r1[16]~483_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[25][16]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][16]~q ))))

	.dataa(\reg0|xx[17][16]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[25][16]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~483_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~483 .lut_mask = 16'hFC22;
defparam \reg0|r1[16]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \reg0|r1[16]~484 (
// Equation(s):
// \reg0|r1[16]~484_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[16]~483_combout  & (\reg0|xx[29][16]~q )) # (!\reg0|r1[16]~483_combout  & ((\reg0|xx[21][16]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[16]~483_combout ))))

	.dataa(\reg0|xx[29][16]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][16]~q ),
	.datad(\reg0|r1[16]~483_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~484_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~484 .lut_mask = 16'hBBC0;
defparam \reg0|r1[16]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \reg0|xx[26][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][16] .is_wysiwyg = "true";
defparam \reg0|xx[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \reg0|xx[30][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][16] .is_wysiwyg = "true";
defparam \reg0|xx[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \reg0|xx[22][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][16] .is_wysiwyg = "true";
defparam \reg0|xx[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \reg0|xx[18][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][16] .is_wysiwyg = "true";
defparam \reg0|xx[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \reg0|r1[16]~485 (
// Equation(s):
// \reg0|r1[16]~485_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][16]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][16]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][16]~q ),
	.datac(\reg0|xx[18][16]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~485_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~485 .lut_mask = 16'hAAD8;
defparam \reg0|r1[16]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \reg0|r1[16]~486 (
// Equation(s):
// \reg0|r1[16]~486_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[16]~485_combout  & ((\reg0|xx[30][16]~q ))) # (!\reg0|r1[16]~485_combout  & (\reg0|xx[26][16]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[16]~485_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][16]~q ),
	.datac(\reg0|xx[30][16]~q ),
	.datad(\reg0|r1[16]~485_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~486_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~486 .lut_mask = 16'hF588;
defparam \reg0|r1[16]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N15
dffeas \reg0|xx[28][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][16] .is_wysiwyg = "true";
defparam \reg0|xx[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y10_N25
dffeas \reg0|xx[24][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][16] .is_wysiwyg = "true";
defparam \reg0|xx[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N13
dffeas \reg0|xx[16][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][16] .is_wysiwyg = "true";
defparam \reg0|xx[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \reg0|xx[20][16]~feeder (
// Equation(s):
// \reg0|xx[20][16]~feeder_combout  = \reg0|xx~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~42_combout ),
	.cin(gnd),
	.combout(\reg0|xx[20][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[20][16]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[20][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \reg0|xx[20][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[20][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][16] .is_wysiwyg = "true";
defparam \reg0|xx[20][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N18
cycloneive_lcell_comb \reg0|r1[16]~487 (
// Equation(s):
// \reg0|r1[16]~487_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][16]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][16]~q ))))

	.dataa(\reg0|xx[16][16]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|xx[20][16]~q ),
	.cin(gnd),
	.combout(\reg0|r1[16]~487_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~487 .lut_mask = 16'hF2C2;
defparam \reg0|r1[16]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N24
cycloneive_lcell_comb \reg0|r1[16]~488 (
// Equation(s):
// \reg0|r1[16]~488_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[16]~487_combout  & (\reg0|xx[28][16]~q )) # (!\reg0|r1[16]~487_combout  & ((\reg0|xx[24][16]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[16]~487_combout ))))

	.dataa(\reg0|xx[28][16]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][16]~q ),
	.datad(\reg0|r1[16]~487_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~488_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~488 .lut_mask = 16'hBBC0;
defparam \reg0|r1[16]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N28
cycloneive_lcell_comb \reg0|r1[16]~489 (
// Equation(s):
// \reg0|r1[16]~489_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[16]~486_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[16]~488_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[16]~486_combout ),
	.datad(\reg0|r1[16]~488_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~489_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~489 .lut_mask = 16'hD9C8;
defparam \reg0|r1[16]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N26
cycloneive_lcell_comb \reg0|r1[16]~492 (
// Equation(s):
// \reg0|r1[16]~492_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[16]~489_combout  & (\reg0|r1[16]~491_combout )) # (!\reg0|r1[16]~489_combout  & ((\reg0|r1[16]~484_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[16]~489_combout ))))

	.dataa(\reg0|r1[16]~491_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[16]~484_combout ),
	.datad(\reg0|r1[16]~489_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~492_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~492 .lut_mask = 16'hBBC0;
defparam \reg0|r1[16]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \reg0|xx[7][16]~feeder (
// Equation(s):
// \reg0|xx[7][16]~feeder_combout  = \reg0|xx~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~42_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][16]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[7][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \reg0|xx[7][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][16] .is_wysiwyg = "true";
defparam \reg0|xx[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \reg0|xx[6][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][16] .is_wysiwyg = "true";
defparam \reg0|xx[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N25
dffeas \reg0|xx[4][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][16] .is_wysiwyg = "true";
defparam \reg0|xx[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \reg0|xx[5][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][16] .is_wysiwyg = "true";
defparam \reg0|xx[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_lcell_comb \reg0|r1[16]~493 (
// Equation(s):
// \reg0|r1[16]~493_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][16]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][16]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][16]~q ),
	.datac(\reg0|xx[5][16]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~493_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~493 .lut_mask = 16'hFA44;
defparam \reg0|r1[16]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_lcell_comb \reg0|r1[16]~494 (
// Equation(s):
// \reg0|r1[16]~494_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[16]~493_combout  & (\reg0|xx[7][16]~q )) # (!\reg0|r1[16]~493_combout  & ((\reg0|xx[6][16]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[16]~493_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[7][16]~q ),
	.datac(\reg0|xx[6][16]~q ),
	.datad(\reg0|r1[16]~493_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~494_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~494 .lut_mask = 16'hDDA0;
defparam \reg0|r1[16]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \reg0|xx[11][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][16] .is_wysiwyg = "true";
defparam \reg0|xx[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \reg0|xx[9][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][16] .is_wysiwyg = "true";
defparam \reg0|xx[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \reg0|xx[8][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][16] .is_wysiwyg = "true";
defparam \reg0|xx[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \reg0|xx[10][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][16] .is_wysiwyg = "true";
defparam \reg0|xx[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \reg0|r1[16]~495 (
// Equation(s):
// \reg0|r1[16]~495_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][16]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][16]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[8][16]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[10][16]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~495_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~495 .lut_mask = 16'hCCE2;
defparam \reg0|r1[16]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \reg0|r1[16]~496 (
// Equation(s):
// \reg0|r1[16]~496_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[16]~495_combout  & (\reg0|xx[11][16]~q )) # (!\reg0|r1[16]~495_combout  & ((\reg0|xx[9][16]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[16]~495_combout ))))

	.dataa(\reg0|xx[11][16]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[9][16]~q ),
	.datad(\reg0|r1[16]~495_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~496_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~496 .lut_mask = 16'hBBC0;
defparam \reg0|r1[16]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N28
cycloneive_lcell_comb \reg0|xx~103 (
// Equation(s):
// \reg0|xx~103_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[16])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[16]),
	.cin(gnd),
	.combout(\reg0|xx~103_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~103 .lut_mask = 16'hFFCC;
defparam \reg0|xx~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N29
dffeas \reg0|xx[1][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][16] .is_wysiwyg = "true";
defparam \reg0|xx[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \reg0|xx[2][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][16] .is_wysiwyg = "true";
defparam \reg0|xx[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \reg0|xx[3][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][16] .is_wysiwyg = "true";
defparam \reg0|xx[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneive_lcell_comb \reg0|r1[16]~497 (
// Equation(s):
// \reg0|r1[16]~497_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][16]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][16]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[2][16]~q ),
	.datac(\reg0|xx[3][16]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~497_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~497 .lut_mask = 16'hA088;
defparam \reg0|r1[16]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_lcell_comb \reg0|r1[16]~498 (
// Equation(s):
// \reg0|r1[16]~498_combout  = (\reg0|r1[16]~497_combout ) # ((!\mem0|q[16]~13_combout  & (\reg0|xx[1][16]~q  & \mem0|q[15]~6_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[1][16]~q ),
	.datac(\reg0|r1[16]~497_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~498_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~498 .lut_mask = 16'hF4F0;
defparam \reg0|r1[16]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneive_lcell_comb \reg0|r1[16]~499 (
// Equation(s):
// \reg0|r1[16]~499_combout  = (\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout ) # ((\reg0|r1[16]~496_combout )))) # (!\mem0|q[18]~12_combout  & (!\mem0|q[17]~11_combout  & ((\reg0|r1[16]~498_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[16]~496_combout ),
	.datad(\reg0|r1[16]~498_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~499_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~499 .lut_mask = 16'hB9A8;
defparam \reg0|r1[16]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneive_lcell_comb \reg0|xx[12][16]~feeder (
// Equation(s):
// \reg0|xx[12][16]~feeder_combout  = \reg0|xx~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[12][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][16]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[12][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \reg0|xx[12][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][16] .is_wysiwyg = "true";
defparam \reg0|xx[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \reg0|xx[13][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][16] .is_wysiwyg = "true";
defparam \reg0|xx[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_lcell_comb \reg0|r1[16]~500 (
// Equation(s):
// \reg0|r1[16]~500_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][16]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][16]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][16]~q ),
	.datac(\reg0|xx[13][16]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~500_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~500 .lut_mask = 16'hFA44;
defparam \reg0|r1[16]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N4
cycloneive_lcell_comb \reg0|xx[15][16]~feeder (
// Equation(s):
// \reg0|xx[15][16]~feeder_combout  = \reg0|xx~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][16]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N5
dffeas \reg0|xx[15][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][16] .is_wysiwyg = "true";
defparam \reg0|xx[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N19
dffeas \reg0|xx[14][16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][16] .is_wysiwyg = "true";
defparam \reg0|xx[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_lcell_comb \reg0|r1[16]~501 (
// Equation(s):
// \reg0|r1[16]~501_combout  = (\reg0|r1[16]~500_combout  & ((\reg0|xx[15][16]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[16]~500_combout  & (((\reg0|xx[14][16]~q  & \mem0|q[16]~13_combout ))))

	.dataa(\reg0|r1[16]~500_combout ),
	.datab(\reg0|xx[15][16]~q ),
	.datac(\reg0|xx[14][16]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~501_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~501 .lut_mask = 16'hD8AA;
defparam \reg0|r1[16]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \reg0|r1[16]~502 (
// Equation(s):
// \reg0|r1[16]~502_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[16]~499_combout  & ((\reg0|r1[16]~501_combout ))) # (!\reg0|r1[16]~499_combout  & (\reg0|r1[16]~494_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[16]~499_combout ))))

	.dataa(\reg0|r1[16]~494_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[16]~499_combout ),
	.datad(\reg0|r1[16]~501_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~502_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~502 .lut_mask = 16'hF838;
defparam \reg0|r1[16]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N0
cycloneive_lcell_comb \reg0|r1[16]~503 (
// Equation(s):
// \reg0|r1[16]~503_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[16]~492_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[16]~502_combout )))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[16]~492_combout ),
	.datad(\reg0|r1[16]~502_combout ),
	.cin(gnd),
	.combout(\reg0|r1[16]~503_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[16]~503 .lut_mask = 16'hA280;
defparam \reg0|r1[16]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N1
dffeas \id_reg_r1[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[16]~503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[16] .is_wysiwyg = "true";
defparam \id_reg_r1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \ex_reg_r1[16]~feeder (
// Equation(s):
// \ex_reg_r1[16]~feeder_combout  = id_reg_r1[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(id_reg_r1[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_reg_r1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_reg_r1[16]~feeder .lut_mask = 16'hF0F0;
defparam \ex_reg_r1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \ex_reg_r1[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_reg_r1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[16] .is_wysiwyg = "true";
defparam \ex_reg_r1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \mem_pc_new[16]~16 (
// Equation(s):
// \mem_pc_new[16]~16_combout  = (\ex_sig_jump~q  & (\Add3~32_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[16])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~32_combout ),
	.datac(gnd),
	.datad(ex_pc_4[16]),
	.cin(gnd),
	.combout(\mem_pc_new[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[16]~16 .lut_mask = 16'hDD88;
defparam \mem_pc_new[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \mem_pc_new[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[16]~16_combout ),
	.asdata(\Add4~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[16] .is_wysiwyg = "true";
defparam \mem_pc_new[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \pcreg0|pcnter~17 (
// Equation(s):
// \pcreg0|pcnter~17_combout  = (!\button_in[0]~input_o  & (mem_pc_new[16] & \pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_pc_new[16]),
	.datac(\pcreg0|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pcreg0|pcnter~17_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~17 .lut_mask = 16'h4040;
defparam \pcreg0|pcnter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \pcreg0|pcnter[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[16] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N0
cycloneive_lcell_comb \if_pc_4[17]~57 (
// Equation(s):
// \if_pc_4[17]~57_combout  = (\pcreg0|pcnter [17] & (\if_pc_4[16]~56  $ (GND))) # (!\pcreg0|pcnter [17] & (!\if_pc_4[16]~56  & VCC))
// \if_pc_4[17]~58  = CARRY((\pcreg0|pcnter [17] & !\if_pc_4[16]~56 ))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[16]~56 ),
	.combout(\if_pc_4[17]~57_combout ),
	.cout(\if_pc_4[17]~58 ));
// synopsys translate_off
defparam \if_pc_4[17]~57 .lut_mask = 16'hC30C;
defparam \if_pc_4[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N1
dffeas \if_pc_4[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[17]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[17]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[17] .is_wysiwyg = "true";
defparam \if_pc_4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \id_pc_4[17]~feeder (
// Equation(s):
// \id_pc_4[17]~feeder_combout  = if_pc_4[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[17]),
	.cin(gnd),
	.combout(\id_pc_4[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[17]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \id_pc_4[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[17] .is_wysiwyg = "true";
defparam \id_pc_4[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \ex_pc_4[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[17] .is_wysiwyg = "true";
defparam \ex_pc_4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \mem_pc_new[17]~17 (
// Equation(s):
// \mem_pc_new[17]~17_combout  = (\ex_sig_jump~q  & ((\Add3~34_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[17]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[17]),
	.datac(gnd),
	.datad(\Add3~34_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[17]~17 .lut_mask = 16'hEE44;
defparam \mem_pc_new[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \mem_pc_new[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[17]~17_combout ),
	.asdata(\Add4~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[17] .is_wysiwyg = "true";
defparam \mem_pc_new[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \pcreg0|pcnter~18 (
// Equation(s):
// \pcreg0|pcnter~18_combout  = (!\button_in[0]~input_o  & (mem_pc_new[17] & \pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_pc_new[17]),
	.datac(\pcreg0|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pcreg0|pcnter~18_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~18 .lut_mask = 16'h4040;
defparam \pcreg0|pcnter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \pcreg0|pcnter[17] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[17] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N3
dffeas \if_pc_4[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[18]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[18]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[18] .is_wysiwyg = "true";
defparam \if_pc_4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \id_pc_4[18]~feeder (
// Equation(s):
// \id_pc_4[18]~feeder_combout  = if_pc_4[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[18]),
	.cin(gnd),
	.combout(\id_pc_4[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[18]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \id_pc_4[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[18] .is_wysiwyg = "true";
defparam \id_pc_4[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \ex_pc_4[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[18] .is_wysiwyg = "true";
defparam \ex_pc_4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \mem_pc_new[18]~18 (
// Equation(s):
// \mem_pc_new[18]~18_combout  = (\ex_sig_jump~q  & ((\Add3~36_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[18]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[18]),
	.datac(gnd),
	.datad(\Add3~36_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[18]~18 .lut_mask = 16'hEE44;
defparam \mem_pc_new[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \mem_pc_new[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[18]~18_combout ),
	.asdata(\Add4~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[18] .is_wysiwyg = "true";
defparam \mem_pc_new[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \pcreg0|pcnter~19 (
// Equation(s):
// \pcreg0|pcnter~19_combout  = (mem_pc_new[18] & (\pcreg0|always0~0_combout  & !\button_in[0]~input_o ))

	.dataa(mem_pc_new[18]),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~19_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~19 .lut_mask = 16'h00A0;
defparam \pcreg0|pcnter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \pcreg0|pcnter[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[18] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \if_pc[18]~feeder (
// Equation(s):
// \if_pc[18]~feeder_combout  = \pcreg0|pcnter [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [18]),
	.cin(gnd),
	.combout(\if_pc[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[18]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \if_pc[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[18] .is_wysiwyg = "true";
defparam \if_pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \id_pc[18]~feeder (
// Equation(s):
// \id_pc[18]~feeder_combout  = if_pc[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[18]),
	.cin(gnd),
	.combout(\id_pc[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[18]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \id_pc[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[18] .is_wysiwyg = "true";
defparam \id_pc[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \ex_pc[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[18] .is_wysiwyg = "true";
defparam \ex_pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \mem_wire_reg_wb[18]~54 (
// Equation(s):
// \mem_wire_reg_wb[18]~54_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem0|q[18]~12_combout ) # ((\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & (((ex_alu_res[18] & !\mem_reg_wb[26]~1_combout ))))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(ex_alu_res[18]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[18]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[18]~54 .lut_mask = 16'hAAD8;
defparam \mem_wire_reg_wb[18]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \mem_wire_reg_wb[18]~55 (
// Equation(s):
// \mem_wire_reg_wb[18]~55_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[18]~54_combout  & (\Add4~36_combout )) # (!\mem_wire_reg_wb[18]~54_combout  & ((ex_pc_4[18]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[18]~54_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~36_combout ),
	.datac(ex_pc_4[18]),
	.datad(\mem_wire_reg_wb[18]~54_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[18]~55 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[18]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \mem_wire_reg_wb[18]~56 (
// Equation(s):
// \mem_wire_reg_wb[18]~56_combout  = (\Equal6~1_combout  & (ex_imm[18])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[18]~55_combout )))

	.dataa(gnd),
	.datab(ex_imm[18]),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[18]~55_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[18]~56 .lut_mask = 16'hCFC0;
defparam \mem_wire_reg_wb[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \mem_reg_wb[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[18] .is_wysiwyg = "true";
defparam \mem_reg_wb[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_lcell_comb \reg0|xx~44 (
// Equation(s):
// \reg0|xx~44_combout  = (!\button_in[0]~input_o  & mem_reg_wb[18])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[18]),
	.cin(gnd),
	.combout(\reg0|xx~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~44 .lut_mask = 16'h5500;
defparam \reg0|xx~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \reg0|xx[31][18]~feeder (
// Equation(s):
// \reg0|xx[31][18]~feeder_combout  = \reg0|xx~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[31][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[31][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N27
dffeas \reg0|xx[31][18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][18] .is_wysiwyg = "true";
defparam \reg0|xx[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N18
cycloneive_lcell_comb \reg0|r1[18]~448 (
// Equation(s):
// \reg0|r1[18]~448_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[27][18]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[19][18]~q ))))

	.dataa(\reg0|xx[19][18]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[27][18]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~448_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~448 .lut_mask = 16'hFC22;
defparam \reg0|r1[18]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N26
cycloneive_lcell_comb \reg0|r1[18]~449 (
// Equation(s):
// \reg0|r1[18]~449_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[18]~448_combout  & (\reg0|xx[31][18]~q )) # (!\reg0|r1[18]~448_combout  & ((\reg0|xx[23][18]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[18]~448_combout ))))

	.dataa(\reg0|xx[31][18]~q ),
	.datab(\reg0|xx[23][18]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[18]~448_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~449_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~449 .lut_mask = 16'hAFC0;
defparam \reg0|r1[18]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \reg0|r1[18]~441 (
// Equation(s):
// \reg0|r1[18]~441_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][18]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][18]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[17][18]~q ),
	.datac(\reg0|xx[25][18]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~441_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~441 .lut_mask = 16'hAAE4;
defparam \reg0|r1[18]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \reg0|r1[18]~442 (
// Equation(s):
// \reg0|r1[18]~442_combout  = (\reg0|r1[18]~441_combout  & ((\reg0|xx[29][18]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[18]~441_combout  & (((\reg0|xx[21][18]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[18]~441_combout ),
	.datab(\reg0|xx[29][18]~q ),
	.datac(\reg0|xx[21][18]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~442_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~442 .lut_mask = 16'hD8AA;
defparam \reg0|r1[18]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \reg0|r1[18]~443 (
// Equation(s):
// \reg0|r1[18]~443_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[22][18]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[18][18]~q )))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[22][18]~q ),
	.datac(\reg0|xx[18][18]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~443_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~443 .lut_mask = 16'hEE50;
defparam \reg0|r1[18]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \reg0|r1[18]~444 (
// Equation(s):
// \reg0|r1[18]~444_combout  = (\reg0|r1[18]~443_combout  & (((\reg0|xx[30][18]~q ) # (!\mem0|q[18]~12_combout )))) # (!\reg0|r1[18]~443_combout  & (\reg0|xx[26][18]~q  & ((\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[26][18]~q ),
	.datab(\reg0|r1[18]~443_combout ),
	.datac(\reg0|xx[30][18]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~444_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~444 .lut_mask = 16'hE2CC;
defparam \reg0|r1[18]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N0
cycloneive_lcell_comb \reg0|r1[18]~445 (
// Equation(s):
// \reg0|r1[18]~445_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[20][18]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][18]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[16][18]~q ),
	.datac(\reg0|xx[20][18]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~445_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~445 .lut_mask = 16'hAAE4;
defparam \reg0|r1[18]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \reg0|r1[18]~446 (
// Equation(s):
// \reg0|r1[18]~446_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[18]~445_combout  & (\reg0|xx[28][18]~q )) # (!\reg0|r1[18]~445_combout  & ((\reg0|xx[24][18]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[18]~445_combout ))))

	.dataa(\reg0|xx[28][18]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][18]~q ),
	.datad(\reg0|r1[18]~445_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~446_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~446 .lut_mask = 16'hBBC0;
defparam \reg0|r1[18]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \reg0|r1[18]~447 (
// Equation(s):
// \reg0|r1[18]~447_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[18]~444_combout ) # ((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[18]~446_combout  & !\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|r1[18]~444_combout ),
	.datac(\reg0|r1[18]~446_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~447_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~447 .lut_mask = 16'hAAD8;
defparam \reg0|r1[18]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \reg0|r1[18]~450 (
// Equation(s):
// \reg0|r1[18]~450_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[18]~447_combout  & (\reg0|r1[18]~449_combout )) # (!\reg0|r1[18]~447_combout  & ((\reg0|r1[18]~442_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[18]~447_combout ))))

	.dataa(\reg0|r1[18]~449_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[18]~442_combout ),
	.datad(\reg0|r1[18]~447_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~450_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~450 .lut_mask = 16'hBBC0;
defparam \reg0|r1[18]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneive_lcell_comb \reg0|r1[18]~451 (
// Equation(s):
// \reg0|r1[18]~451_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][18]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][18]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][18]~q ),
	.datac(\reg0|xx[5][18]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~451_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~451 .lut_mask = 16'hFA44;
defparam \reg0|r1[18]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_lcell_comb \reg0|r1[18]~452 (
// Equation(s):
// \reg0|r1[18]~452_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[18]~451_combout  & ((\reg0|xx[7][18]~q ))) # (!\reg0|r1[18]~451_combout  & (\reg0|xx[6][18]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[18]~451_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[6][18]~q ),
	.datac(\reg0|xx[7][18]~q ),
	.datad(\reg0|r1[18]~451_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~452_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~452 .lut_mask = 16'hF588;
defparam \reg0|r1[18]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneive_lcell_comb \reg0|r1[18]~458 (
// Equation(s):
// \reg0|r1[18]~458_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[13][18]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][18]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[12][18]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][18]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~458_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~458 .lut_mask = 16'hCCE2;
defparam \reg0|r1[18]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
cycloneive_lcell_comb \reg0|r1[18]~459 (
// Equation(s):
// \reg0|r1[18]~459_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[18]~458_combout  & (\reg0|xx[15][18]~q )) # (!\reg0|r1[18]~458_combout  & ((\reg0|xx[14][18]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[18]~458_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[15][18]~q ),
	.datac(\reg0|xx[14][18]~q ),
	.datad(\reg0|r1[18]~458_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~459_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~459 .lut_mask = 16'hDDA0;
defparam \reg0|r1[18]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneive_lcell_comb \reg0|r1[18]~455 (
// Equation(s):
// \reg0|r1[18]~455_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][18]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][18]~q ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[2][18]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|xx[3][18]~q ),
	.cin(gnd),
	.combout(\reg0|r1[18]~455_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~455 .lut_mask = 16'hE040;
defparam \reg0|r1[18]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N10
cycloneive_lcell_comb \reg0|r1[18]~456 (
// Equation(s):
// \reg0|r1[18]~456_combout  = (\reg0|r1[18]~455_combout ) # ((\reg0|xx[1][18]~q  & (\mem0|q[15]~6_combout  & !\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[1][18]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[18]~455_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~456_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~456 .lut_mask = 16'hFF08;
defparam \reg0|r1[18]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneive_lcell_comb \reg0|r1[18]~453 (
// Equation(s):
// \reg0|r1[18]~453_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][18]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][18]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][18]~q ),
	.datac(\reg0|xx[10][18]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~453_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~453 .lut_mask = 16'hAAE4;
defparam \reg0|r1[18]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneive_lcell_comb \reg0|r1[18]~454 (
// Equation(s):
// \reg0|r1[18]~454_combout  = (\reg0|r1[18]~453_combout  & ((\reg0|xx[11][18]~q ) # ((!\mem0|q[15]~6_combout )))) # (!\reg0|r1[18]~453_combout  & (((\reg0|xx[9][18]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[11][18]~q ),
	.datab(\reg0|r1[18]~453_combout ),
	.datac(\reg0|xx[9][18]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~454_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~454 .lut_mask = 16'hB8CC;
defparam \reg0|r1[18]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N28
cycloneive_lcell_comb \reg0|r1[18]~457 (
// Equation(s):
// \reg0|r1[18]~457_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[18]~454_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[18]~456_combout ))))

	.dataa(\reg0|r1[18]~456_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[18]~454_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~457_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~457 .lut_mask = 16'hFC22;
defparam \reg0|r1[18]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N14
cycloneive_lcell_comb \reg0|r1[18]~460 (
// Equation(s):
// \reg0|r1[18]~460_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[18]~457_combout  & ((\reg0|r1[18]~459_combout ))) # (!\reg0|r1[18]~457_combout  & (\reg0|r1[18]~452_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[18]~457_combout ))))

	.dataa(\reg0|r1[18]~452_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[18]~459_combout ),
	.datad(\reg0|r1[18]~457_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~460_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~460 .lut_mask = 16'hF388;
defparam \reg0|r1[18]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \reg0|r1[18]~461 (
// Equation(s):
// \reg0|r1[18]~461_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[18]~450_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[18]~460_combout )))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|r1[18]~450_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[18]~460_combout ),
	.cin(gnd),
	.combout(\reg0|r1[18]~461_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[18]~461 .lut_mask = 16'hD080;
defparam \reg0|r1[18]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \id_reg_r1[18] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[18]~461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[18] .is_wysiwyg = "true";
defparam \id_reg_r1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \alu0|Mux120~39 (
// Equation(s):
// \alu0|Mux120~39_combout  = (\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[19]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[18]))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(id_reg_r1[18]),
	.datac(id_reg_r1[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux120~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~39 .lut_mask = 16'hE4E4;
defparam \alu0|Mux120~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \alu0|Mux120~69 (
// Equation(s):
// \alu0|Mux120~69_combout  = (\ex_wire_alu_in2[1]~5_combout  & ((\alu0|Mux120~37_combout ))) # (!\ex_wire_alu_in2[1]~5_combout  & (\alu0|Mux120~39_combout ))

	.dataa(\alu0|Mux120~39_combout ),
	.datab(\alu0|Mux120~37_combout ),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux120~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~69 .lut_mask = 16'hCACA;
defparam \alu0|Mux120~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \alu0|Mux120~101 (
// Equation(s):
// \alu0|Mux120~101_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~76_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~69_combout ))

	.dataa(\alu0|Mux120~69_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux120~76_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~101 .lut_mask = 16'hFA0A;
defparam \alu0|Mux120~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \alu0|Mux120~102 (
// Equation(s):
// \alu0|Mux120~102_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux120~100_combout ))) # (!\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux120~101_combout ))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(gnd),
	.datac(\alu0|Mux120~101_combout ),
	.datad(\alu0|Mux120~100_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~102 .lut_mask = 16'hFA50;
defparam \alu0|Mux120~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \alu0|Mux120~32 (
// Equation(s):
// \alu0|Mux120~32_combout  = (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[3])) # (!\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[2])))

	.dataa(id_reg_r1[3]),
	.datab(gnd),
	.datac(id_reg_r1[2]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~32 .lut_mask = 16'hAAF0;
defparam \alu0|Mux120~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \alu0|res[2]~55 (
// Equation(s):
// \alu0|res[2]~55_combout  = (\ex_alu_res[2]~23_combout  & ((\alu0|Mux120~34_combout ) # ((\ex_alu_res[2]~22_combout )))) # (!\ex_alu_res[2]~23_combout  & (((\alu0|Mux120~32_combout  & !\ex_alu_res[2]~22_combout ))))

	.dataa(\alu0|Mux120~34_combout ),
	.datab(\ex_alu_res[2]~23_combout ),
	.datac(\alu0|Mux120~32_combout ),
	.datad(\ex_alu_res[2]~22_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~55 .lut_mask = 16'hCCB8;
defparam \alu0|res[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \alu0|res[2]~56 (
// Equation(s):
// \alu0|res[2]~56_combout  = (\ex_alu_res[2]~22_combout  & ((\alu0|res[2]~55_combout  & ((\alu0|Mux120~103_combout ))) # (!\alu0|res[2]~55_combout  & (\alu0|Mux120~73_combout )))) # (!\ex_alu_res[2]~22_combout  & (((\alu0|res[2]~55_combout ))))

	.dataa(\alu0|Mux120~73_combout ),
	.datab(\ex_alu_res[2]~22_combout ),
	.datac(\alu0|Mux120~103_combout ),
	.datad(\alu0|res[2]~55_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~56 .lut_mask = 16'hF388;
defparam \alu0|res[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \alu0|res[2]~57 (
// Equation(s):
// \alu0|res[2]~57_combout  = (id_inst[14] & ((\ex_wire_alu_in2[2]~6_combout ) # (id_reg_r1[2])))

	.dataa(\ex_wire_alu_in2[2]~6_combout ),
	.datab(gnd),
	.datac(id_inst[14]),
	.datad(id_reg_r1[2]),
	.cin(gnd),
	.combout(\alu0|res[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~57 .lut_mask = 16'hF0A0;
defparam \alu0|res[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \alu0|res[2]~58 (
// Equation(s):
// \alu0|res[2]~58_combout  = (\alu0|Add1~4_combout  & \alu0|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu0|Add1~4_combout ),
	.datad(\alu0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~58 .lut_mask = 16'hF000;
defparam \alu0|res[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \alu0|Equal0~0 (
// Equation(s):
// \alu0|Equal0~0_combout  = \ex_wire_alu_in2[2]~6_combout  $ (id_reg_r1[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(id_reg_r1[2]),
	.cin(gnd),
	.combout(\alu0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal0~0 .lut_mask = 16'h0FF0;
defparam \alu0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \alu0|res[2]~59 (
// Equation(s):
// \alu0|res[2]~59_combout  = (\ex_alu_res[7]~17_combout  & (((\alu0|Equal0~0_combout  & !\ex_alu_res[7]~16_combout )))) # (!\ex_alu_res[7]~17_combout  & ((\alu0|res[2]~58_combout ) # ((\ex_alu_res[7]~16_combout ))))

	.dataa(\alu0|res[2]~58_combout ),
	.datab(\ex_alu_res[7]~17_combout ),
	.datac(\alu0|Equal0~0_combout ),
	.datad(\ex_alu_res[7]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~59 .lut_mask = 16'h33E2;
defparam \alu0|res[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \alu0|res[2]~60 (
// Equation(s):
// \alu0|res[2]~60_combout  = (\alu0|res[2]~59_combout  & ((\alu0|res[2]~57_combout ) # ((!\ex_alu_res[2]~25_combout )))) # (!\alu0|res[2]~59_combout  & (((\ex_wire_alu_in2[2]~6_combout  & \ex_alu_res[2]~25_combout ))))

	.dataa(\alu0|res[2]~57_combout ),
	.datab(\alu0|res[2]~59_combout ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\ex_alu_res[2]~25_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~60 .lut_mask = 16'hB8CC;
defparam \alu0|res[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \ex_alu_res[2]~26 (
// Equation(s):
// \ex_alu_res[2]~26_combout  = ((!id_inst[14] & !\ex_wire_alu_in2[4]~4_combout )) # (!\ex_alu_res[7]~12_combout )

	.dataa(id_inst[14]),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(gnd),
	.datad(\ex_alu_res[7]~12_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[2]~26 .lut_mask = 16'h11FF;
defparam \ex_alu_res[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \alu0|res[2]~61 (
// Equation(s):
// \alu0|res[2]~61_combout  = (\ex_alu_res[2]~27_combout  & (((\alu0|Mux69~0_combout  & \ex_alu_res[2]~26_combout )))) # (!\ex_alu_res[2]~27_combout  & ((\alu0|res[2]~60_combout ) # ((!\ex_alu_res[2]~26_combout ))))

	.dataa(\alu0|res[2]~60_combout ),
	.datab(\alu0|Mux69~0_combout ),
	.datac(\ex_alu_res[2]~27_combout ),
	.datad(\ex_alu_res[2]~26_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~61 .lut_mask = 16'hCA0F;
defparam \alu0|res[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \alu0|res[2]~62 (
// Equation(s):
// \alu0|res[2]~62_combout  = (\ex_alu_res[23]~24_combout  & ((\alu0|res[2]~61_combout  & ((\alu0|res[2]~56_combout ))) # (!\alu0|res[2]~61_combout  & (\alu0|Mux120~102_combout )))) # (!\ex_alu_res[23]~24_combout  & (((\alu0|res[2]~61_combout ))))

	.dataa(\alu0|Mux120~102_combout ),
	.datab(\ex_alu_res[23]~24_combout ),
	.datac(\alu0|res[2]~56_combout ),
	.datad(\alu0|res[2]~61_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~62 .lut_mask = 16'hF388;
defparam \alu0|res[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \alu0|res[2]~63 (
// Equation(s):
// \alu0|res[2]~63_combout  = (\ex_alu_res[23]~28_combout  & (\alu0|Ires[0][2]~4_combout )) # (!\ex_alu_res[23]~28_combout  & ((\alu0|res[2]~62_combout )))

	.dataa(gnd),
	.datab(\alu0|Ires[0][2]~4_combout ),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\alu0|res[2]~62_combout ),
	.cin(gnd),
	.combout(\alu0|res[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[2]~63 .lut_mask = 16'hCFC0;
defparam \alu0|res[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \ex_alu_res[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[2]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[2] .is_wysiwyg = "true";
defparam \ex_alu_res[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \mem_wire_reg_wb[2]~18 (
// Equation(s):
// \mem_wire_reg_wb[2]~18_combout  = (\mem_reg_wb[26]~1_combout  & (((\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & (\mem0|q[2]~22_combout )) # (!\mem_reg_wb[26]~0_combout  & ((ex_alu_res[2])))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\mem0|q[2]~22_combout ),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(ex_alu_res[2]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[2]~18 .lut_mask = 16'hE5E0;
defparam \mem_wire_reg_wb[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \mem_wire_reg_wb[2]~19 (
// Equation(s):
// \mem_wire_reg_wb[2]~19_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[2]~18_combout  & ((\Add4~4_combout ))) # (!\mem_wire_reg_wb[2]~18_combout  & (!ex_pc[2])))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[2]~18_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_pc[2]),
	.datac(\Add4~4_combout ),
	.datad(\mem_wire_reg_wb[2]~18_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[2]~19 .lut_mask = 16'hF522;
defparam \mem_wire_reg_wb[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \mem_wire_reg_wb[2]~20 (
// Equation(s):
// \mem_wire_reg_wb[2]~20_combout  = (\Equal6~1_combout  & (ex_imm[2])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[2]~19_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(ex_imm[2]),
	.datac(gnd),
	.datad(\mem_wire_reg_wb[2]~19_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[2]~20 .lut_mask = 16'hDD88;
defparam \mem_wire_reg_wb[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \mem_reg_wb[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[2] .is_wysiwyg = "true";
defparam \mem_reg_wb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \reg0|xx~28 (
// Equation(s):
// \reg0|xx~28_combout  = (!\button_in[0]~input_o  & mem_reg_wb[2])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[2]),
	.cin(gnd),
	.combout(\reg0|xx~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~28 .lut_mask = 16'h5500;
defparam \reg0|xx~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \reg0|xx[31][2]~feeder (
// Equation(s):
// \reg0|xx[31][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[31][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[31][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \reg0|xx[31][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][2] .is_wysiwyg = "true";
defparam \reg0|xx[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \reg0|xx[27][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][2] .is_wysiwyg = "true";
defparam \reg0|xx[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \reg0|xx[23][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][2] .is_wysiwyg = "true";
defparam \reg0|xx[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \reg0|xx[19][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][2] .is_wysiwyg = "true";
defparam \reg0|xx[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \reg0|r1[2]~133 (
// Equation(s):
// \reg0|r1[2]~133_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[23][2]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[19][2]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[23][2]~q ),
	.datac(\reg0|xx[19][2]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~133_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~133 .lut_mask = 16'hAAD8;
defparam \reg0|r1[2]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneive_lcell_comb \reg0|r1[2]~134 (
// Equation(s):
// \reg0|r1[2]~134_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[2]~133_combout  & (\reg0|xx[31][2]~q )) # (!\reg0|r1[2]~133_combout  & ((\reg0|xx[27][2]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[2]~133_combout ))))

	.dataa(\reg0|xx[31][2]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[27][2]~q ),
	.datad(\reg0|r1[2]~133_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~134_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~134 .lut_mask = 16'hBBC0;
defparam \reg0|r1[2]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \reg0|xx[29][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][2] .is_wysiwyg = "true";
defparam \reg0|xx[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \reg0|xx[25][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][2] .is_wysiwyg = "true";
defparam \reg0|xx[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \reg0|xx[17][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][2] .is_wysiwyg = "true";
defparam \reg0|xx[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \reg0|xx[21][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][2] .is_wysiwyg = "true";
defparam \reg0|xx[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \reg0|r1[2]~126 (
// Equation(s):
// \reg0|r1[2]~126_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[21][2]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][2]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[17][2]~q ),
	.datac(\reg0|xx[21][2]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~126_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~126 .lut_mask = 16'hFA44;
defparam \reg0|r1[2]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \reg0|r1[2]~127 (
// Equation(s):
// \reg0|r1[2]~127_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[2]~126_combout  & (\reg0|xx[29][2]~q )) # (!\reg0|r1[2]~126_combout  & ((\reg0|xx[25][2]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[2]~126_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[29][2]~q ),
	.datac(\reg0|xx[25][2]~q ),
	.datad(\reg0|r1[2]~126_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~127 .lut_mask = 16'hDDA0;
defparam \reg0|r1[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \reg0|xx[20][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][2] .is_wysiwyg = "true";
defparam \reg0|xx[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N27
dffeas \reg0|xx[28][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][2] .is_wysiwyg = "true";
defparam \reg0|xx[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \reg0|xx[24][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][2] .is_wysiwyg = "true";
defparam \reg0|xx[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \reg0|xx[16][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][2] .is_wysiwyg = "true";
defparam \reg0|xx[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \reg0|r1[2]~130 (
// Equation(s):
// \reg0|r1[2]~130_combout  = (\mem0|q[18]~12_combout  & ((\reg0|xx[24][2]~q ) # ((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|xx[16][2]~q  & !\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[24][2]~q ),
	.datac(\reg0|xx[16][2]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~130_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~130 .lut_mask = 16'hAAD8;
defparam \reg0|r1[2]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N26
cycloneive_lcell_comb \reg0|r1[2]~131 (
// Equation(s):
// \reg0|r1[2]~131_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[2]~130_combout  & ((\reg0|xx[28][2]~q ))) # (!\reg0|r1[2]~130_combout  & (\reg0|xx[20][2]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[2]~130_combout ))))

	.dataa(\reg0|xx[20][2]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[28][2]~q ),
	.datad(\reg0|r1[2]~130_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~131_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~131 .lut_mask = 16'hF388;
defparam \reg0|r1[2]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \reg0|xx[18][2]~feeder (
// Equation(s):
// \reg0|xx[18][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[18][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[18][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \reg0|xx[18][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[18][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][2] .is_wysiwyg = "true";
defparam \reg0|xx[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \reg0|xx[26][2]~feeder (
// Equation(s):
// \reg0|xx[26][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \reg0|xx[26][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][2] .is_wysiwyg = "true";
defparam \reg0|xx[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \reg0|r1[2]~128 (
// Equation(s):
// \reg0|r1[2]~128_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[26][2]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[18][2]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[18][2]~q ),
	.datab(\reg0|xx[26][2]~q ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~128_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~128 .lut_mask = 16'hF0CA;
defparam \reg0|r1[2]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \reg0|xx[22][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][2] .is_wysiwyg = "true";
defparam \reg0|xx[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \reg0|xx[30][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][2] .is_wysiwyg = "true";
defparam \reg0|xx[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \reg0|r1[2]~129 (
// Equation(s):
// \reg0|r1[2]~129_combout  = (\reg0|r1[2]~128_combout  & (((\reg0|xx[30][2]~q ) # (!\mem0|q[17]~11_combout )))) # (!\reg0|r1[2]~128_combout  & (\reg0|xx[22][2]~q  & ((\mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[2]~128_combout ),
	.datab(\reg0|xx[22][2]~q ),
	.datac(\reg0|xx[30][2]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~129_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~129 .lut_mask = 16'hE4AA;
defparam \reg0|r1[2]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N0
cycloneive_lcell_comb \reg0|r1[2]~132 (
// Equation(s):
// \reg0|r1[2]~132_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[2]~129_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & (\reg0|r1[2]~131_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[2]~131_combout ),
	.datad(\reg0|r1[2]~129_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~132_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~132 .lut_mask = 16'hBA98;
defparam \reg0|r1[2]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N22
cycloneive_lcell_comb \reg0|r1[2]~135 (
// Equation(s):
// \reg0|r1[2]~135_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[2]~132_combout  & (\reg0|r1[2]~134_combout )) # (!\reg0|r1[2]~132_combout  & ((\reg0|r1[2]~127_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[2]~132_combout ))))

	.dataa(\reg0|r1[2]~134_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[2]~127_combout ),
	.datad(\reg0|r1[2]~132_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~135_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~135 .lut_mask = 16'hBBC0;
defparam \reg0|r1[2]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \reg0|xx[9][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][2] .is_wysiwyg = "true";
defparam \reg0|xx[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \reg0|xx[11][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][2] .is_wysiwyg = "true";
defparam \reg0|xx[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \reg0|xx[10][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][2] .is_wysiwyg = "true";
defparam \reg0|xx[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneive_lcell_comb \reg0|xx[8][2]~feeder (
// Equation(s):
// \reg0|xx[8][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][2]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \reg0|xx[8][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][2] .is_wysiwyg = "true";
defparam \reg0|xx[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneive_lcell_comb \reg0|r1[2]~136 (
// Equation(s):
// \reg0|r1[2]~136_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|xx[10][2]~q )) # (!\mem0|q[16]~13_combout  & ((\reg0|xx[8][2]~q )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[10][2]~q ),
	.datac(\reg0|xx[8][2]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~136_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~136 .lut_mask = 16'hEE50;
defparam \reg0|r1[2]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \reg0|r1[2]~137 (
// Equation(s):
// \reg0|r1[2]~137_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[2]~136_combout  & ((\reg0|xx[11][2]~q ))) # (!\reg0|r1[2]~136_combout  & (\reg0|xx[9][2]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[2]~136_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][2]~q ),
	.datac(\reg0|xx[11][2]~q ),
	.datad(\reg0|r1[2]~136_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~137_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~137 .lut_mask = 16'hF588;
defparam \reg0|r1[2]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N12
cycloneive_lcell_comb \reg0|xx[15][2]~feeder (
// Equation(s):
// \reg0|xx[15][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N13
dffeas \reg0|xx[15][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][2] .is_wysiwyg = "true";
defparam \reg0|xx[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
cycloneive_lcell_comb \reg0|xx[14][2]~feeder (
// Equation(s):
// \reg0|xx[14][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N29
dffeas \reg0|xx[14][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][2] .is_wysiwyg = "true";
defparam \reg0|xx[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \reg0|xx[12][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][2] .is_wysiwyg = "true";
defparam \reg0|xx[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \reg0|xx[13][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][2] .is_wysiwyg = "true";
defparam \reg0|xx[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \reg0|r1[2]~143 (
// Equation(s):
// \reg0|r1[2]~143_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][2]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][2]~q ))))

	.dataa(\reg0|xx[12][2]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][2]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~143_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~143 .lut_mask = 16'hFC22;
defparam \reg0|r1[2]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N18
cycloneive_lcell_comb \reg0|r1[2]~144 (
// Equation(s):
// \reg0|r1[2]~144_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[2]~143_combout  & (\reg0|xx[15][2]~q )) # (!\reg0|r1[2]~143_combout  & ((\reg0|xx[14][2]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[2]~143_combout ))))

	.dataa(\reg0|xx[15][2]~q ),
	.datab(\reg0|xx[14][2]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[2]~143_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~144_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~144 .lut_mask = 16'hAFC0;
defparam \reg0|r1[2]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \reg0|xx~86 (
// Equation(s):
// \reg0|xx~86_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[2])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[2]),
	.cin(gnd),
	.combout(\reg0|xx~86_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~86 .lut_mask = 16'hFFAA;
defparam \reg0|xx~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \reg0|xx[1][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][2] .is_wysiwyg = "true";
defparam \reg0|xx[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \reg0|xx[2][2]~feeder (
// Equation(s):
// \reg0|xx[2][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \reg0|xx[2][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][2] .is_wysiwyg = "true";
defparam \reg0|xx[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \reg0|xx[3][2]~feeder (
// Equation(s):
// \reg0|xx[3][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \reg0|xx[3][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][2] .is_wysiwyg = "true";
defparam \reg0|xx[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N4
cycloneive_lcell_comb \reg0|r1[2]~140 (
// Equation(s):
// \reg0|r1[2]~140_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][2]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][2]~q ))))

	.dataa(\reg0|xx[2][2]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[3][2]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~140_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~140 .lut_mask = 16'hC088;
defparam \reg0|r1[2]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N6
cycloneive_lcell_comb \reg0|r1[2]~141 (
// Equation(s):
// \reg0|r1[2]~141_combout  = (\reg0|r1[2]~140_combout ) # ((\reg0|xx[1][2]~q  & (!\mem0|q[16]~13_combout  & \mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][2]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[2]~140_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~141_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~141 .lut_mask = 16'hF2F0;
defparam \reg0|r1[2]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N13
dffeas \reg0|xx[6][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][2] .is_wysiwyg = "true";
defparam \reg0|xx[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N18
cycloneive_lcell_comb \reg0|xx[7][2]~feeder (
// Equation(s):
// \reg0|xx[7][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~28_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \reg0|xx[7][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][2] .is_wysiwyg = "true";
defparam \reg0|xx[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \reg0|xx[4][2]~feeder (
// Equation(s):
// \reg0|xx[4][2]~feeder_combout  = \reg0|xx~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][2]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \reg0|xx[4][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][2] .is_wysiwyg = "true";
defparam \reg0|xx[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N27
dffeas \reg0|xx[5][2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][2] .is_wysiwyg = "true";
defparam \reg0|xx[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \reg0|r1[2]~138 (
// Equation(s):
// \reg0|r1[2]~138_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[5][2]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][2]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[4][2]~q ),
	.datab(\reg0|xx[5][2]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~138_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~138 .lut_mask = 16'hF0CA;
defparam \reg0|r1[2]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \reg0|r1[2]~139 (
// Equation(s):
// \reg0|r1[2]~139_combout  = (\reg0|r1[2]~138_combout  & (((\reg0|xx[7][2]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[2]~138_combout  & (\reg0|xx[6][2]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[6][2]~q ),
	.datab(\reg0|xx[7][2]~q ),
	.datac(\reg0|r1[2]~138_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~139_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~139 .lut_mask = 16'hCAF0;
defparam \reg0|r1[2]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N20
cycloneive_lcell_comb \reg0|r1[2]~142 (
// Equation(s):
// \reg0|r1[2]~142_combout  = (\mem0|q[17]~11_combout  & (((\reg0|r1[2]~139_combout ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[2]~141_combout  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[2]~141_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[2]~139_combout ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~142_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~142 .lut_mask = 16'hCCE2;
defparam \reg0|r1[2]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneive_lcell_comb \reg0|r1[2]~145 (
// Equation(s):
// \reg0|r1[2]~145_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[2]~142_combout  & ((\reg0|r1[2]~144_combout ))) # (!\reg0|r1[2]~142_combout  & (\reg0|r1[2]~137_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[2]~142_combout ))))

	.dataa(\reg0|r1[2]~137_combout ),
	.datab(\reg0|r1[2]~144_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[2]~142_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~145_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~145 .lut_mask = 16'hCFA0;
defparam \reg0|r1[2]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N2
cycloneive_lcell_comb \reg0|r1[2]~146 (
// Equation(s):
// \reg0|r1[2]~146_combout  = (\mem0|q[19]~14_combout  & (((\reg0|r1[2]~135_combout )))) # (!\mem0|q[19]~14_combout  & (\reg0|WideOr0~combout  & ((\reg0|r1[2]~145_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[2]~135_combout ),
	.datad(\reg0|r1[2]~145_combout ),
	.cin(gnd),
	.combout(\reg0|r1[2]~146_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[2]~146 .lut_mask = 16'hE4A0;
defparam \reg0|r1[2]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N8
cycloneive_lcell_comb \id_reg_r1[2]~feeder (
// Equation(s):
// \id_reg_r1[2]~feeder_combout  = \reg0|r1[2]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r1[2]~146_combout ),
	.cin(gnd),
	.combout(\id_reg_r1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r1[2]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N9
dffeas \id_reg_r1[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[2] .is_wysiwyg = "true";
defparam \id_reg_r1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \alu0|res[3]~64 (
// Equation(s):
// \alu0|res[3]~64_combout  = (\ex_alu_res[2]~23_combout  & (((\ex_alu_res[2]~22_combout )))) # (!\ex_alu_res[2]~23_combout  & ((\ex_alu_res[2]~22_combout  & (\alu0|Mux120~83_combout )) # (!\ex_alu_res[2]~22_combout  & ((\alu0|Mux120~97_combout )))))

	.dataa(\ex_alu_res[2]~23_combout ),
	.datab(\alu0|Mux120~83_combout ),
	.datac(\alu0|Mux120~97_combout ),
	.datad(\ex_alu_res[2]~22_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~64 .lut_mask = 16'hEE50;
defparam \alu0|res[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \alu0|Mux120~107 (
// Equation(s):
// \alu0|Mux120~107_combout  = (\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~80_combout )) # (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~82_combout )))

	.dataa(\alu0|Mux120~80_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux120~82_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~107 .lut_mask = 16'hAFA0;
defparam \alu0|Mux120~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \alu0|res[3]~65 (
// Equation(s):
// \alu0|res[3]~65_combout  = (\ex_alu_res[2]~23_combout  & ((\alu0|res[3]~64_combout  & ((\alu0|Mux120~107_combout ))) # (!\alu0|res[3]~64_combout  & (\alu0|Mux120~55_combout )))) # (!\ex_alu_res[2]~23_combout  & (\alu0|res[3]~64_combout ))

	.dataa(\ex_alu_res[2]~23_combout ),
	.datab(\alu0|res[3]~64_combout ),
	.datac(\alu0|Mux120~55_combout ),
	.datad(\alu0|Mux120~107_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~65 .lut_mask = 16'hEC64;
defparam \alu0|res[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \alu0|res[3]~67 (
// Equation(s):
// \alu0|res[3]~67_combout  = (\ex_alu_res[7]~17_combout  & (id_reg_r1[3])) # (!\ex_alu_res[7]~17_combout  & (((\alu0|Equal4~0_combout  & \alu0|Add1~6_combout ))))

	.dataa(id_reg_r1[3]),
	.datab(\alu0|Equal4~0_combout ),
	.datac(\alu0|Add1~6_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~67 .lut_mask = 16'hAAC0;
defparam \alu0|res[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \alu0|res[3]~68 (
// Equation(s):
// \alu0|res[3]~68_combout  = (\ex_alu_res[7]~16_combout  & (((!\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & (\alu0|res[3]~67_combout  $ (((\ex_wire_alu_in2[3]~7_combout  & \ex_alu_res[7]~17_combout )))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\alu0|res[3]~67_combout ),
	.datad(\ex_alu_res[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~68 .lut_mask = 16'h12FC;
defparam \alu0|res[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \alu0|res[3]~66 (
// Equation(s):
// \alu0|res[3]~66_combout  = (id_inst[14] & ((id_reg_r1[3]) # (\ex_wire_alu_in2[3]~7_combout )))

	.dataa(gnd),
	.datab(id_reg_r1[3]),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(id_inst[14]),
	.cin(gnd),
	.combout(\alu0|res[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~66 .lut_mask = 16'hFC00;
defparam \alu0|res[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \alu0|res[3]~69 (
// Equation(s):
// \alu0|res[3]~69_combout  = (\alu0|res[3]~68_combout  & (((\alu0|res[3]~66_combout ) # (!\ex_alu_res[2]~25_combout )))) # (!\alu0|res[3]~68_combout  & (\ex_wire_alu_in2[3]~7_combout  & ((\ex_alu_res[2]~25_combout ))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\alu0|res[3]~68_combout ),
	.datac(\alu0|res[3]~66_combout ),
	.datad(\ex_alu_res[2]~25_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~69 .lut_mask = 16'hE2CC;
defparam \alu0|res[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \alu0|res[3]~70 (
// Equation(s):
// \alu0|res[3]~70_combout  = (\ex_alu_res[2]~27_combout  & (((\alu0|Mux68~0_combout  & \ex_alu_res[2]~26_combout )))) # (!\ex_alu_res[2]~27_combout  & ((\alu0|res[3]~69_combout ) # ((!\ex_alu_res[2]~26_combout ))))

	.dataa(\alu0|res[3]~69_combout ),
	.datab(\alu0|Mux68~0_combout ),
	.datac(\ex_alu_res[2]~27_combout ),
	.datad(\ex_alu_res[2]~26_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~70 .lut_mask = 16'hCA0F;
defparam \alu0|res[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \alu0|res[3]~71 (
// Equation(s):
// \alu0|res[3]~71_combout  = (\alu0|res[3]~70_combout  & ((\alu0|res[3]~65_combout ) # ((!\ex_alu_res[23]~24_combout )))) # (!\alu0|res[3]~70_combout  & (((\ex_alu_res[23]~24_combout  & \alu0|Mux120~106_combout ))))

	.dataa(\alu0|res[3]~65_combout ),
	.datab(\alu0|res[3]~70_combout ),
	.datac(\ex_alu_res[23]~24_combout ),
	.datad(\alu0|Mux120~106_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~71 .lut_mask = 16'hBC8C;
defparam \alu0|res[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \alu0|res[3]~72 (
// Equation(s):
// \alu0|res[3]~72_combout  = (\ex_alu_res[23]~28_combout  & (\alu0|Ires[0][3]~6_combout )) # (!\ex_alu_res[23]~28_combout  & ((\alu0|res[3]~71_combout )))

	.dataa(\ex_alu_res[23]~28_combout ),
	.datab(\alu0|Ires[0][3]~6_combout ),
	.datac(gnd),
	.datad(\alu0|res[3]~71_combout ),
	.cin(gnd),
	.combout(\alu0|res[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[3]~72 .lut_mask = 16'hDD88;
defparam \alu0|res[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \ex_alu_res[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[3]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[3] .is_wysiwyg = "true";
defparam \ex_alu_res[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \if_pc_4[3]~29 (
// Equation(s):
// \if_pc_4[3]~29_combout  = (\pcreg0|pcnter [2] & (\pcreg0|pcnter [3] $ (VCC))) # (!\pcreg0|pcnter [2] & (\pcreg0|pcnter [3] & VCC))
// \if_pc_4[3]~30  = CARRY((\pcreg0|pcnter [2] & \pcreg0|pcnter [3]))

	.dataa(\pcreg0|pcnter [2]),
	.datab(\pcreg0|pcnter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\if_pc_4[3]~29_combout ),
	.cout(\if_pc_4[3]~30 ));
// synopsys translate_off
defparam \if_pc_4[3]~29 .lut_mask = 16'h6688;
defparam \if_pc_4[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \if_pc_4[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[3] .is_wysiwyg = "true";
defparam \if_pc_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \id_pc_4[3]~feeder (
// Equation(s):
// \id_pc_4[3]~feeder_combout  = if_pc_4[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[3]),
	.cin(gnd),
	.combout(\id_pc_4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[3]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \id_pc_4[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[3] .is_wysiwyg = "true";
defparam \id_pc_4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \ex_pc_4[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[3] .is_wysiwyg = "true";
defparam \ex_pc_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \mem_wire_reg_wb[3]~21 (
// Equation(s):
// \mem_wire_reg_wb[3]~21_combout  = (\mem_reg_wb[26]~0_combout  & (((\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & ((\mem_reg_wb[26]~1_combout  & ((ex_pc_4[3]))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[3]))))

	.dataa(ex_alu_res[3]),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(ex_pc_4[3]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[3]~21 .lut_mask = 16'hFC22;
defparam \mem_wire_reg_wb[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \mem_wire_reg_wb[3]~22 (
// Equation(s):
// \mem_wire_reg_wb[3]~22_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_wire_reg_wb[3]~21_combout  & (\Add4~6_combout )) # (!\mem_wire_reg_wb[3]~21_combout  & ((\mem0|q[3]~23_combout ))))) # (!\mem_reg_wb[26]~0_combout  & (((\mem_wire_reg_wb[3]~21_combout 
// ))))

	.dataa(\Add4~6_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\mem0|q[3]~23_combout ),
	.datad(\mem_wire_reg_wb[3]~21_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[3]~22 .lut_mask = 16'hBBC0;
defparam \mem_wire_reg_wb[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \mem_wire_reg_wb[3]~23 (
// Equation(s):
// \mem_wire_reg_wb[3]~23_combout  = (\Equal6~1_combout  & (ex_imm[3])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[3]~22_combout )))

	.dataa(ex_imm[3]),
	.datab(\Equal6~1_combout ),
	.datac(\mem_wire_reg_wb[3]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[3]~23 .lut_mask = 16'hB8B8;
defparam \mem_wire_reg_wb[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \mem_reg_wb[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[3] .is_wysiwyg = "true";
defparam \mem_reg_wb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \reg0|xx~29 (
// Equation(s):
// \reg0|xx~29_combout  = (mem_reg_wb[3] & !\button_in[0]~input_o )

	.dataa(mem_reg_wb[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\reg0|xx~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~29 .lut_mask = 16'h00AA;
defparam \reg0|xx~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \reg0|xx[31][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][3] .is_wysiwyg = "true";
defparam \reg0|xx[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \reg0|xx[23][3]~feeder (
// Equation(s):
// \reg0|xx[23][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[23][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \reg0|xx[23][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][3] .is_wysiwyg = "true";
defparam \reg0|xx[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \reg0|xx[19][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][3] .is_wysiwyg = "true";
defparam \reg0|xx[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \reg0|xx[27][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][3] .is_wysiwyg = "true";
defparam \reg0|xx[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \reg0|r2[3]~154 (
// Equation(s):
// \reg0|r2[3]~154_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[27][3]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[19][3]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[19][3]~q ),
	.datac(\reg0|xx[27][3]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~154_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~154 .lut_mask = 16'hAAE4;
defparam \reg0|r2[3]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \reg0|r2[3]~155 (
// Equation(s):
// \reg0|r2[3]~155_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[3]~154_combout  & (\reg0|xx[31][3]~q )) # (!\reg0|r2[3]~154_combout  & ((\reg0|xx[23][3]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[3]~154_combout ))))

	.dataa(\reg0|xx[31][3]~q ),
	.datab(\reg0|xx[23][3]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[3]~154_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~155_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~155 .lut_mask = 16'hAFC0;
defparam \reg0|r2[3]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \reg0|xx[28][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][3] .is_wysiwyg = "true";
defparam \reg0|xx[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \reg0|xx[24][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][3] .is_wysiwyg = "true";
defparam \reg0|xx[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \reg0|xx[16][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][3] .is_wysiwyg = "true";
defparam \reg0|xx[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \reg0|xx[20][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][3] .is_wysiwyg = "true";
defparam \reg0|xx[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \reg0|r2[3]~151 (
// Equation(s):
// \reg0|r2[3]~151_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[20][3]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[16][3]~q ))))

	.dataa(\reg0|xx[16][3]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[20][3]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~151_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~151 .lut_mask = 16'hFC22;
defparam \reg0|r2[3]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \reg0|r2[3]~152 (
// Equation(s):
// \reg0|r2[3]~152_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[3]~151_combout  & (\reg0|xx[28][3]~q )) # (!\reg0|r2[3]~151_combout  & ((\reg0|xx[24][3]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[3]~151_combout ))))

	.dataa(\reg0|xx[28][3]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[24][3]~q ),
	.datad(\reg0|r2[3]~151_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~152_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~152 .lut_mask = 16'hBBC0;
defparam \reg0|r2[3]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \reg0|xx[21][3]~feeder (
// Equation(s):
// \reg0|xx[21][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[21][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \reg0|xx[21][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][3] .is_wysiwyg = "true";
defparam \reg0|xx[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \reg0|xx[29][3]~feeder (
// Equation(s):
// \reg0|xx[29][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[29][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[29][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[29][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \reg0|xx[29][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[29][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][3] .is_wysiwyg = "true";
defparam \reg0|xx[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \reg0|xx[17][3]~feeder (
// Equation(s):
// \reg0|xx[17][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[17][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[17][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[17][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \reg0|xx[17][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][3] .is_wysiwyg = "true";
defparam \reg0|xx[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \reg0|xx[25][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][3] .is_wysiwyg = "true";
defparam \reg0|xx[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \reg0|r2[3]~149 (
// Equation(s):
// \reg0|r2[3]~149_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[25][3]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[17][3]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[17][3]~q ),
	.datab(\reg0|xx[25][3]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~149_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~149 .lut_mask = 16'hF0CA;
defparam \reg0|r2[3]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \reg0|r2[3]~150 (
// Equation(s):
// \reg0|r2[3]~150_combout  = (\reg0|r2[3]~149_combout  & (((\reg0|xx[29][3]~q ) # (!\mem0|q[22]~8_combout )))) # (!\reg0|r2[3]~149_combout  & (\reg0|xx[21][3]~q  & ((\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[21][3]~q ),
	.datab(\reg0|xx[29][3]~q ),
	.datac(\reg0|r2[3]~149_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~150_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~150 .lut_mask = 16'hCAF0;
defparam \reg0|r2[3]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \reg0|r2[3]~153 (
// Equation(s):
// \reg0|r2[3]~153_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[3]~150_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[3]~152_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[3]~152_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[3]~150_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~153_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~153 .lut_mask = 16'hF4A4;
defparam \reg0|r2[3]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \reg0|xx[30][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][3] .is_wysiwyg = "true";
defparam \reg0|xx[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \reg0|xx[26][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][3] .is_wysiwyg = "true";
defparam \reg0|xx[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \reg0|xx[22][3]~feeder (
// Equation(s):
// \reg0|xx[22][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \reg0|xx[22][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][3] .is_wysiwyg = "true";
defparam \reg0|xx[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \reg0|xx[18][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][3] .is_wysiwyg = "true";
defparam \reg0|xx[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \reg0|r2[3]~147 (
// Equation(s):
// \reg0|r2[3]~147_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[22][3]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[18][3]~q )))))

	.dataa(\reg0|xx[22][3]~q ),
	.datab(\reg0|xx[18][3]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~147_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~147 .lut_mask = 16'hFA0C;
defparam \reg0|r2[3]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \reg0|r2[3]~148 (
// Equation(s):
// \reg0|r2[3]~148_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[3]~147_combout  & (\reg0|xx[30][3]~q )) # (!\reg0|r2[3]~147_combout  & ((\reg0|xx[26][3]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[3]~147_combout ))))

	.dataa(\reg0|xx[30][3]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[26][3]~q ),
	.datad(\reg0|r2[3]~147_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~148_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~148 .lut_mask = 16'hBBC0;
defparam \reg0|r2[3]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \reg0|r2[3]~156 (
// Equation(s):
// \reg0|r2[3]~156_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[3]~153_combout  & (\reg0|r2[3]~155_combout )) # (!\reg0|r2[3]~153_combout  & ((\reg0|r2[3]~148_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[3]~153_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[3]~155_combout ),
	.datac(\reg0|r2[3]~153_combout ),
	.datad(\reg0|r2[3]~148_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~156_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~156 .lut_mask = 16'hDAD0;
defparam \reg0|r2[3]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \reg0|xx[7][3]~feeder (
// Equation(s):
// \reg0|xx[7][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \reg0|xx[7][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][3] .is_wysiwyg = "true";
defparam \reg0|xx[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \reg0|xx[5][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][3] .is_wysiwyg = "true";
defparam \reg0|xx[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
cycloneive_lcell_comb \reg0|xx[4][3]~feeder (
// Equation(s):
// \reg0|xx[4][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N9
dffeas \reg0|xx[4][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][3] .is_wysiwyg = "true";
defparam \reg0|xx[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \reg0|xx[6][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][3] .is_wysiwyg = "true";
defparam \reg0|xx[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
cycloneive_lcell_comb \reg0|r2[3]~157 (
// Equation(s):
// \reg0|r2[3]~157_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][3]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][3]~q ))))

	.dataa(\reg0|xx[4][3]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[6][3]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~157_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~157 .lut_mask = 16'hFC22;
defparam \reg0|r2[3]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
cycloneive_lcell_comb \reg0|r2[3]~158 (
// Equation(s):
// \reg0|r2[3]~158_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[3]~157_combout  & (\reg0|xx[7][3]~q )) # (!\reg0|r2[3]~157_combout  & ((\reg0|xx[5][3]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[3]~157_combout ))))

	.dataa(\reg0|xx[7][3]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][3]~q ),
	.datad(\reg0|r2[3]~157_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~158_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~158 .lut_mask = 16'hBBC0;
defparam \reg0|r2[3]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N26
cycloneive_lcell_comb \reg0|xx[15][3]~feeder (
// Equation(s):
// \reg0|xx[15][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N27
dffeas \reg0|xx[15][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][3] .is_wysiwyg = "true";
defparam \reg0|xx[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \reg0|xx[13][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][3] .is_wysiwyg = "true";
defparam \reg0|xx[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N30
cycloneive_lcell_comb \reg0|xx[12][3]~feeder (
// Equation(s):
// \reg0|xx[12][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N31
dffeas \reg0|xx[12][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][3] .is_wysiwyg = "true";
defparam \reg0|xx[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneive_lcell_comb \reg0|xx[14][3]~feeder (
// Equation(s):
// \reg0|xx[14][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \reg0|xx[14][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][3] .is_wysiwyg = "true";
defparam \reg0|xx[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
cycloneive_lcell_comb \reg0|r2[3]~164 (
// Equation(s):
// \reg0|r2[3]~164_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][3]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][3]~q ))))

	.dataa(\reg0|xx[12][3]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][3]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~164_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~164 .lut_mask = 16'hFC22;
defparam \reg0|r2[3]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneive_lcell_comb \reg0|r2[3]~165 (
// Equation(s):
// \reg0|r2[3]~165_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[3]~164_combout  & (\reg0|xx[15][3]~q )) # (!\reg0|r2[3]~164_combout  & ((\reg0|xx[13][3]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[3]~164_combout ))))

	.dataa(\reg0|xx[15][3]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[13][3]~q ),
	.datad(\reg0|r2[3]~164_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~165_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~165 .lut_mask = 16'hBBC0;
defparam \reg0|r2[3]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \reg0|xx~87 (
// Equation(s):
// \reg0|xx~87_combout  = (mem_reg_wb[3]) # (\button_in[0]~input_o )

	.dataa(mem_reg_wb[3]),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~87_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~87 .lut_mask = 16'hFAFA;
defparam \reg0|xx~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \reg0|xx[1][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][3] .is_wysiwyg = "true";
defparam \reg0|xx[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \reg0|xx[3][3]~feeder (
// Equation(s):
// \reg0|xx[3][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \reg0|xx[3][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][3] .is_wysiwyg = "true";
defparam \reg0|xx[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \reg0|xx[2][3]~feeder (
// Equation(s):
// \reg0|xx[2][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \reg0|xx[2][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][3] .is_wysiwyg = "true";
defparam \reg0|xx[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
cycloneive_lcell_comb \reg0|r2[3]~161 (
// Equation(s):
// \reg0|r2[3]~161_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][3]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][3]~q )))

	.dataa(\reg0|xx[3][3]~q ),
	.datab(\reg0|xx[2][3]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~161_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~161 .lut_mask = 16'hAACC;
defparam \reg0|r2[3]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
cycloneive_lcell_comb \reg0|r2[3]~162 (
// Equation(s):
// \reg0|r2[3]~162_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[3]~161_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][3]~q  & (\mem0|q[20]~3_combout )))

	.dataa(\reg0|xx[1][3]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[3]~161_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~162_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~162 .lut_mask = 16'hF088;
defparam \reg0|r2[3]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneive_lcell_comb \reg0|xx[11][3]~feeder (
// Equation(s):
// \reg0|xx[11][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[11][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N15
dffeas \reg0|xx[11][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][3] .is_wysiwyg = "true";
defparam \reg0|xx[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \reg0|xx[10][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][3] .is_wysiwyg = "true";
defparam \reg0|xx[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneive_lcell_comb \reg0|xx[8][3]~feeder (
// Equation(s):
// \reg0|xx[8][3]~feeder_combout  = \reg0|xx~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~29_combout ),
	.cin(gnd),
	.combout(\reg0|xx[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N27
dffeas \reg0|xx[8][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][3] .is_wysiwyg = "true";
defparam \reg0|xx[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \reg0|xx[9][3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][3] .is_wysiwyg = "true";
defparam \reg0|xx[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \reg0|r2[3]~159 (
// Equation(s):
// \reg0|r2[3]~159_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][3]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][3]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[8][3]~q ),
	.datac(\reg0|xx[9][3]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~159_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~159 .lut_mask = 16'hAAE4;
defparam \reg0|r2[3]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \reg0|r2[3]~160 (
// Equation(s):
// \reg0|r2[3]~160_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[3]~159_combout  & (\reg0|xx[11][3]~q )) # (!\reg0|r2[3]~159_combout  & ((\reg0|xx[10][3]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[3]~159_combout ))))

	.dataa(\reg0|xx[11][3]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[10][3]~q ),
	.datad(\reg0|r2[3]~159_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~160_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~160 .lut_mask = 16'hBBC0;
defparam \reg0|r2[3]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
cycloneive_lcell_comb \reg0|r2[3]~163 (
// Equation(s):
// \reg0|r2[3]~163_combout  = (\mem0|q[22]~8_combout  & (\mem0|q[23]~7_combout )) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|r2[3]~160_combout ))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[3]~162_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[3]~162_combout ),
	.datad(\reg0|r2[3]~160_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~163_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~163 .lut_mask = 16'hDC98;
defparam \reg0|r2[3]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneive_lcell_comb \reg0|r2[3]~166 (
// Equation(s):
// \reg0|r2[3]~166_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[3]~163_combout  & ((\reg0|r2[3]~165_combout ))) # (!\reg0|r2[3]~163_combout  & (\reg0|r2[3]~158_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[3]~163_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[3]~158_combout ),
	.datac(\reg0|r2[3]~165_combout ),
	.datad(\reg0|r2[3]~163_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~166_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~166 .lut_mask = 16'hF588;
defparam \reg0|r2[3]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneive_lcell_comb \reg0|r2[3]~167 (
// Equation(s):
// \reg0|r2[3]~167_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[3]~156_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & ((\reg0|r2[3]~166_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[3]~156_combout ),
	.datad(\reg0|r2[3]~166_combout ),
	.cin(gnd),
	.combout(\reg0|r2[3]~167_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[3]~167 .lut_mask = 16'hE4A0;
defparam \reg0|r2[3]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \id_reg_r2[3]~feeder (
// Equation(s):
// \id_reg_r2[3]~feeder_combout  = \reg0|r2[3]~167_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r2[3]~167_combout ),
	.cin(gnd),
	.combout(\id_reg_r2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r2[3]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \id_reg_r2[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[3] .is_wysiwyg = "true";
defparam \id_reg_r2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \ex_wire_alu_in2[3]~7 (
// Equation(s):
// \ex_wire_alu_in2[3]~7_combout  = (\id_Rtype~q  & (id_reg_r2[3])) # (!\id_Rtype~q  & ((\id_Btype~q  & (id_reg_r2[3])) # (!\id_Btype~q  & ((id_imm[3])))))

	.dataa(id_reg_r2[3]),
	.datab(\id_Rtype~q ),
	.datac(\id_Btype~q ),
	.datad(id_imm[3]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[3]~7 .lut_mask = 16'hABA8;
defparam \ex_wire_alu_in2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \alu0|Mux95~1 (
// Equation(s):
// \alu0|Mux95~1_combout  = (!\ex_wire_alu_in2[3]~7_combout  & (!\ex_wire_alu_in2[0]~0_combout  & (!\ex_wire_alu_in2[4]~4_combout  & \alu0|Mux95~0_combout )))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\alu0|Mux95~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux95~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux95~1 .lut_mask = 16'h0100;
defparam \alu0|Mux95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \alu0|Mux120~31 (
// Equation(s):
// \alu0|Mux120~31_combout  = (\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux120~27_combout ))) # (!\ex_wire_alu_in2[2]~6_combout  & (\alu0|Mux120~30_combout ))

	.dataa(\alu0|Mux120~30_combout ),
	.datab(gnd),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\alu0|Mux120~27_combout ),
	.cin(gnd),
	.combout(\alu0|Mux120~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux120~31 .lut_mask = 16'hFA0A;
defparam \alu0|Mux120~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \alu0|Mux192~18 (
// Equation(s):
// \alu0|Mux192~18_combout  = (\ex_wire_alu_in2[3]~7_combout  & ((\ex_wire_alu_in2[4]~4_combout  & (\alu0|Mux120~24_combout )) # (!\ex_wire_alu_in2[4]~4_combout  & ((\alu0|Mux120~31_combout )))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|Mux120~24_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~31_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~18 .lut_mask = 16'hD080;
defparam \alu0|Mux192~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \alu0|Mux192~19 (
// Equation(s):
// \alu0|Mux192~19_combout  = (!\ex_wire_alu_in2[1]~5_combout  & ((\ex_wire_alu_in2[0]~0_combout  & ((id_reg_r1[1]))) # (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[0]))))

	.dataa(id_reg_r1[0]),
	.datab(id_reg_r1[1]),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~19 .lut_mask = 16'h0C0A;
defparam \alu0|Mux192~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \alu0|Mux192~20 (
// Equation(s):
// \alu0|Mux192~20_combout  = (!\ex_wire_alu_in2[2]~6_combout  & ((\alu0|Mux192~19_combout ) # ((\alu0|Mux120~32_combout  & \ex_wire_alu_in2[1]~5_combout ))))

	.dataa(\alu0|Mux120~32_combout ),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\alu0|Mux192~19_combout ),
	.datad(\ex_wire_alu_in2[2]~6_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~20 .lut_mask = 16'h00F8;
defparam \alu0|Mux192~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \alu0|Mux192~21 (
// Equation(s):
// \alu0|Mux192~21_combout  = (!\ex_wire_alu_in2[4]~4_combout  & ((\alu0|Mux192~20_combout ) # ((\ex_wire_alu_in2[2]~6_combout  & \alu0|Mux120~35_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(\alu0|Mux120~35_combout ),
	.datad(\alu0|Mux192~20_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~21 .lut_mask = 16'h5540;
defparam \alu0|Mux192~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \alu0|Mux192~22 (
// Equation(s):
// \alu0|Mux192~22_combout  = (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux192~21_combout ) # ((\ex_wire_alu_in2[4]~4_combout  & \alu0|Mux120~42_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(\alu0|Mux192~21_combout ),
	.datad(\alu0|Mux120~42_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~22 .lut_mask = 16'h3230;
defparam \alu0|Mux192~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \alu0|Mux159~4 (
// Equation(s):
// \alu0|Mux159~4_combout  = (id_inst[12] & ((\alu0|Mux192~18_combout ) # ((\alu0|Mux192~22_combout ) # (!id_inst[14]))))

	.dataa(id_inst[12]),
	.datab(\alu0|Mux192~18_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|Mux192~22_combout ),
	.cin(gnd),
	.combout(\alu0|Mux159~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux159~4 .lut_mask = 16'hAA8A;
defparam \alu0|Mux159~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \alu0|Mux159~5 (
// Equation(s):
// \alu0|Mux159~5_combout  = (\alu0|Mux159~4_combout  & ((id_inst[14]) # ((\alu0|Mux95~1_combout  & id_reg_r1[0]))))

	.dataa(\alu0|Mux95~1_combout ),
	.datab(id_inst[14]),
	.datac(id_reg_r1[0]),
	.datad(\alu0|Mux159~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux159~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux159~5 .lut_mask = 16'hEC00;
defparam \alu0|Mux159~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \alu0|Mux159~2 (
// Equation(s):
// \alu0|Mux159~2_combout  = (\alu0|Ires[0][0]~0_combout  & !id_inst[12])

	.dataa(gnd),
	.datab(\alu0|Ires[0][0]~0_combout ),
	.datac(id_inst[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux159~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux159~2 .lut_mask = 16'h0C0C;
defparam \alu0|Mux159~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \alu0|Mux159~0 (
// Equation(s):
// \alu0|Mux159~0_combout  = (id_inst[14] & ((\ex_wire_alu_in2[0]~0_combout ) # ((!id_inst[12] & id_reg_r1[0])))) # (!id_inst[14] & (id_inst[12]))

	.dataa(id_inst[12]),
	.datab(id_reg_r1[0]),
	.datac(id_inst[14]),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux159~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux159~0 .lut_mask = 16'hFA4A;
defparam \alu0|Mux159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \alu0|LessThan7~1 (
// Equation(s):
// \alu0|LessThan7~1_cout  = CARRY((!id_reg_r1[0] & \ex_wire_alu_in2[0]~0_combout ))

	.dataa(id_reg_r1[0]),
	.datab(\ex_wire_alu_in2[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu0|LessThan7~1_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~1 .lut_mask = 16'h0044;
defparam \alu0|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \alu0|LessThan7~3 (
// Equation(s):
// \alu0|LessThan7~3_cout  = CARRY((id_reg_r1[1] & ((!\alu0|LessThan7~1_cout ) # (!\ex_wire_alu_in2[1]~5_combout ))) # (!id_reg_r1[1] & (!\ex_wire_alu_in2[1]~5_combout  & !\alu0|LessThan7~1_cout )))

	.dataa(id_reg_r1[1]),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~1_cout ),
	.combout(),
	.cout(\alu0|LessThan7~3_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~3 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \alu0|LessThan7~5 (
// Equation(s):
// \alu0|LessThan7~5_cout  = CARRY((id_reg_r1[2] & (\ex_wire_alu_in2[2]~6_combout  & !\alu0|LessThan7~3_cout )) # (!id_reg_r1[2] & ((\ex_wire_alu_in2[2]~6_combout ) # (!\alu0|LessThan7~3_cout ))))

	.dataa(id_reg_r1[2]),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~3_cout ),
	.combout(),
	.cout(\alu0|LessThan7~5_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~5 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \alu0|LessThan7~7 (
// Equation(s):
// \alu0|LessThan7~7_cout  = CARRY((id_reg_r1[3] & ((!\alu0|LessThan7~5_cout ) # (!\ex_wire_alu_in2[3]~7_combout ))) # (!id_reg_r1[3] & (!\ex_wire_alu_in2[3]~7_combout  & !\alu0|LessThan7~5_cout )))

	.dataa(id_reg_r1[3]),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~5_cout ),
	.combout(),
	.cout(\alu0|LessThan7~7_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~7 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \alu0|LessThan7~9 (
// Equation(s):
// \alu0|LessThan7~9_cout  = CARRY((\ex_wire_alu_in2[4]~4_combout  & ((!\alu0|LessThan7~7_cout ) # (!id_reg_r1[4]))) # (!\ex_wire_alu_in2[4]~4_combout  & (!id_reg_r1[4] & !\alu0|LessThan7~7_cout )))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(id_reg_r1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~7_cout ),
	.combout(),
	.cout(\alu0|LessThan7~9_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~9 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \alu0|LessThan7~11 (
// Equation(s):
// \alu0|LessThan7~11_cout  = CARRY((\ex_wire_alu_in2[5]~1_combout  & (id_reg_r1[5] & !\alu0|LessThan7~9_cout )) # (!\ex_wire_alu_in2[5]~1_combout  & ((id_reg_r1[5]) # (!\alu0|LessThan7~9_cout ))))

	.dataa(\ex_wire_alu_in2[5]~1_combout ),
	.datab(id_reg_r1[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~9_cout ),
	.combout(),
	.cout(\alu0|LessThan7~11_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~11 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \alu0|LessThan7~13 (
// Equation(s):
// \alu0|LessThan7~13_cout  = CARRY((id_reg_r1[6] & (\ex_wire_alu_in2[6]~2_combout  & !\alu0|LessThan7~11_cout )) # (!id_reg_r1[6] & ((\ex_wire_alu_in2[6]~2_combout ) # (!\alu0|LessThan7~11_cout ))))

	.dataa(id_reg_r1[6]),
	.datab(\ex_wire_alu_in2[6]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~11_cout ),
	.combout(),
	.cout(\alu0|LessThan7~13_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~13 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \alu0|LessThan7~15 (
// Equation(s):
// \alu0|LessThan7~15_cout  = CARRY((id_reg_r1[7] & ((!\alu0|LessThan7~13_cout ) # (!\ex_wire_alu_in2[7]~3_combout ))) # (!id_reg_r1[7] & (!\ex_wire_alu_in2[7]~3_combout  & !\alu0|LessThan7~13_cout )))

	.dataa(id_reg_r1[7]),
	.datab(\ex_wire_alu_in2[7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~13_cout ),
	.combout(),
	.cout(\alu0|LessThan7~15_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~15 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \alu0|LessThan7~17 (
// Equation(s):
// \alu0|LessThan7~17_cout  = CARRY((id_reg_r1[8] & (\ex_wire_alu_in2[8]~31_combout  & !\alu0|LessThan7~15_cout )) # (!id_reg_r1[8] & ((\ex_wire_alu_in2[8]~31_combout ) # (!\alu0|LessThan7~15_cout ))))

	.dataa(id_reg_r1[8]),
	.datab(\ex_wire_alu_in2[8]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~15_cout ),
	.combout(),
	.cout(\alu0|LessThan7~17_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~17 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \alu0|LessThan7~19 (
// Equation(s):
// \alu0|LessThan7~19_cout  = CARRY((\ex_wire_alu_in2[9]~30_combout  & (id_reg_r1[9] & !\alu0|LessThan7~17_cout )) # (!\ex_wire_alu_in2[9]~30_combout  & ((id_reg_r1[9]) # (!\alu0|LessThan7~17_cout ))))

	.dataa(\ex_wire_alu_in2[9]~30_combout ),
	.datab(id_reg_r1[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~17_cout ),
	.combout(),
	.cout(\alu0|LessThan7~19_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~19 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \alu0|LessThan7~21 (
// Equation(s):
// \alu0|LessThan7~21_cout  = CARRY((id_reg_r1[10] & (\ex_wire_alu_in2[10]~29_combout  & !\alu0|LessThan7~19_cout )) # (!id_reg_r1[10] & ((\ex_wire_alu_in2[10]~29_combout ) # (!\alu0|LessThan7~19_cout ))))

	.dataa(id_reg_r1[10]),
	.datab(\ex_wire_alu_in2[10]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~19_cout ),
	.combout(),
	.cout(\alu0|LessThan7~21_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~21 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \alu0|LessThan7~23 (
// Equation(s):
// \alu0|LessThan7~23_cout  = CARRY((id_reg_r1[11] & ((!\alu0|LessThan7~21_cout ) # (!\ex_wire_alu_in2[11]~28_combout ))) # (!id_reg_r1[11] & (!\ex_wire_alu_in2[11]~28_combout  & !\alu0|LessThan7~21_cout )))

	.dataa(id_reg_r1[11]),
	.datab(\ex_wire_alu_in2[11]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~21_cout ),
	.combout(),
	.cout(\alu0|LessThan7~23_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~23 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \alu0|LessThan7~25 (
// Equation(s):
// \alu0|LessThan7~25_cout  = CARRY((id_reg_r1[12] & (\ex_wire_alu_in2[12]~27_combout  & !\alu0|LessThan7~23_cout )) # (!id_reg_r1[12] & ((\ex_wire_alu_in2[12]~27_combout ) # (!\alu0|LessThan7~23_cout ))))

	.dataa(id_reg_r1[12]),
	.datab(\ex_wire_alu_in2[12]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~23_cout ),
	.combout(),
	.cout(\alu0|LessThan7~25_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~25 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \alu0|LessThan7~27 (
// Equation(s):
// \alu0|LessThan7~27_cout  = CARRY((\ex_wire_alu_in2[13]~26_combout  & (id_reg_r1[13] & !\alu0|LessThan7~25_cout )) # (!\ex_wire_alu_in2[13]~26_combout  & ((id_reg_r1[13]) # (!\alu0|LessThan7~25_cout ))))

	.dataa(\ex_wire_alu_in2[13]~26_combout ),
	.datab(id_reg_r1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~25_cout ),
	.combout(),
	.cout(\alu0|LessThan7~27_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~27 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \alu0|LessThan7~29 (
// Equation(s):
// \alu0|LessThan7~29_cout  = CARRY((id_reg_r1[14] & (\ex_wire_alu_in2[14]~25_combout  & !\alu0|LessThan7~27_cout )) # (!id_reg_r1[14] & ((\ex_wire_alu_in2[14]~25_combout ) # (!\alu0|LessThan7~27_cout ))))

	.dataa(id_reg_r1[14]),
	.datab(\ex_wire_alu_in2[14]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~27_cout ),
	.combout(),
	.cout(\alu0|LessThan7~29_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~29 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \alu0|LessThan7~31 (
// Equation(s):
// \alu0|LessThan7~31_cout  = CARRY((id_reg_r1[15] & ((!\alu0|LessThan7~29_cout ) # (!\ex_wire_alu_in2[15]~24_combout ))) # (!id_reg_r1[15] & (!\ex_wire_alu_in2[15]~24_combout  & !\alu0|LessThan7~29_cout )))

	.dataa(id_reg_r1[15]),
	.datab(\ex_wire_alu_in2[15]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~29_cout ),
	.combout(),
	.cout(\alu0|LessThan7~31_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~31 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \alu0|LessThan7~33 (
// Equation(s):
// \alu0|LessThan7~33_cout  = CARRY((\ex_wire_alu_in2[16]~23_combout  & ((!\alu0|LessThan7~31_cout ) # (!id_reg_r1[16]))) # (!\ex_wire_alu_in2[16]~23_combout  & (!id_reg_r1[16] & !\alu0|LessThan7~31_cout )))

	.dataa(\ex_wire_alu_in2[16]~23_combout ),
	.datab(id_reg_r1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~31_cout ),
	.combout(),
	.cout(\alu0|LessThan7~33_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~33 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \alu0|LessThan7~35 (
// Equation(s):
// \alu0|LessThan7~35_cout  = CARRY((id_reg_r1[17] & ((!\alu0|LessThan7~33_cout ) # (!\ex_wire_alu_in2[17]~22_combout ))) # (!id_reg_r1[17] & (!\ex_wire_alu_in2[17]~22_combout  & !\alu0|LessThan7~33_cout )))

	.dataa(id_reg_r1[17]),
	.datab(\ex_wire_alu_in2[17]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~33_cout ),
	.combout(),
	.cout(\alu0|LessThan7~35_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~35 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \alu0|LessThan7~37 (
// Equation(s):
// \alu0|LessThan7~37_cout  = CARRY((\ex_wire_alu_in2[18]~21_combout  & ((!\alu0|LessThan7~35_cout ) # (!id_reg_r1[18]))) # (!\ex_wire_alu_in2[18]~21_combout  & (!id_reg_r1[18] & !\alu0|LessThan7~35_cout )))

	.dataa(\ex_wire_alu_in2[18]~21_combout ),
	.datab(id_reg_r1[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~35_cout ),
	.combout(),
	.cout(\alu0|LessThan7~37_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~37 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \alu0|LessThan7~39 (
// Equation(s):
// \alu0|LessThan7~39_cout  = CARRY((id_reg_r1[19] & ((!\alu0|LessThan7~37_cout ) # (!\ex_wire_alu_in2[19]~20_combout ))) # (!id_reg_r1[19] & (!\ex_wire_alu_in2[19]~20_combout  & !\alu0|LessThan7~37_cout )))

	.dataa(id_reg_r1[19]),
	.datab(\ex_wire_alu_in2[19]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~37_cout ),
	.combout(),
	.cout(\alu0|LessThan7~39_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~39 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \alu0|LessThan7~41 (
// Equation(s):
// \alu0|LessThan7~41_cout  = CARRY((id_reg_r1[20] & (\ex_wire_alu_in2[20]~19_combout  & !\alu0|LessThan7~39_cout )) # (!id_reg_r1[20] & ((\ex_wire_alu_in2[20]~19_combout ) # (!\alu0|LessThan7~39_cout ))))

	.dataa(id_reg_r1[20]),
	.datab(\ex_wire_alu_in2[20]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~39_cout ),
	.combout(),
	.cout(\alu0|LessThan7~41_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~41 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \alu0|LessThan7~43 (
// Equation(s):
// \alu0|LessThan7~43_cout  = CARRY((id_reg_r1[21] & ((!\alu0|LessThan7~41_cout ) # (!\ex_wire_alu_in2[21]~18_combout ))) # (!id_reg_r1[21] & (!\ex_wire_alu_in2[21]~18_combout  & !\alu0|LessThan7~41_cout )))

	.dataa(id_reg_r1[21]),
	.datab(\ex_wire_alu_in2[21]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~41_cout ),
	.combout(),
	.cout(\alu0|LessThan7~43_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~43 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \alu0|LessThan7~45 (
// Equation(s):
// \alu0|LessThan7~45_cout  = CARRY((id_reg_r1[22] & (\ex_wire_alu_in2[22]~17_combout  & !\alu0|LessThan7~43_cout )) # (!id_reg_r1[22] & ((\ex_wire_alu_in2[22]~17_combout ) # (!\alu0|LessThan7~43_cout ))))

	.dataa(id_reg_r1[22]),
	.datab(\ex_wire_alu_in2[22]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~43_cout ),
	.combout(),
	.cout(\alu0|LessThan7~45_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~45 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \alu0|LessThan7~47 (
// Equation(s):
// \alu0|LessThan7~47_cout  = CARRY((\ex_wire_alu_in2[23]~16_combout  & (id_reg_r1[23] & !\alu0|LessThan7~45_cout )) # (!\ex_wire_alu_in2[23]~16_combout  & ((id_reg_r1[23]) # (!\alu0|LessThan7~45_cout ))))

	.dataa(\ex_wire_alu_in2[23]~16_combout ),
	.datab(id_reg_r1[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~45_cout ),
	.combout(),
	.cout(\alu0|LessThan7~47_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~47 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \alu0|LessThan7~49 (
// Equation(s):
// \alu0|LessThan7~49_cout  = CARRY((id_reg_r1[24] & (\ex_wire_alu_in2[24]~15_combout  & !\alu0|LessThan7~47_cout )) # (!id_reg_r1[24] & ((\ex_wire_alu_in2[24]~15_combout ) # (!\alu0|LessThan7~47_cout ))))

	.dataa(id_reg_r1[24]),
	.datab(\ex_wire_alu_in2[24]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~47_cout ),
	.combout(),
	.cout(\alu0|LessThan7~49_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~49 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \alu0|LessThan7~51 (
// Equation(s):
// \alu0|LessThan7~51_cout  = CARRY((id_reg_r1[25] & ((!\alu0|LessThan7~49_cout ) # (!\ex_wire_alu_in2[25]~14_combout ))) # (!id_reg_r1[25] & (!\ex_wire_alu_in2[25]~14_combout  & !\alu0|LessThan7~49_cout )))

	.dataa(id_reg_r1[25]),
	.datab(\ex_wire_alu_in2[25]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~49_cout ),
	.combout(),
	.cout(\alu0|LessThan7~51_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~51 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \alu0|LessThan7~53 (
// Equation(s):
// \alu0|LessThan7~53_cout  = CARRY((\ex_wire_alu_in2[26]~13_combout  & ((!\alu0|LessThan7~51_cout ) # (!id_reg_r1[26]))) # (!\ex_wire_alu_in2[26]~13_combout  & (!id_reg_r1[26] & !\alu0|LessThan7~51_cout )))

	.dataa(\ex_wire_alu_in2[26]~13_combout ),
	.datab(id_reg_r1[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~51_cout ),
	.combout(),
	.cout(\alu0|LessThan7~53_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~53 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \alu0|LessThan7~55 (
// Equation(s):
// \alu0|LessThan7~55_cout  = CARRY((\ex_wire_alu_in2[27]~12_combout  & (id_reg_r1[27] & !\alu0|LessThan7~53_cout )) # (!\ex_wire_alu_in2[27]~12_combout  & ((id_reg_r1[27]) # (!\alu0|LessThan7~53_cout ))))

	.dataa(\ex_wire_alu_in2[27]~12_combout ),
	.datab(id_reg_r1[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~53_cout ),
	.combout(),
	.cout(\alu0|LessThan7~55_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~55 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \alu0|LessThan7~57 (
// Equation(s):
// \alu0|LessThan7~57_cout  = CARRY((id_reg_r1[28] & (\ex_wire_alu_in2[28]~11_combout  & !\alu0|LessThan7~55_cout )) # (!id_reg_r1[28] & ((\ex_wire_alu_in2[28]~11_combout ) # (!\alu0|LessThan7~55_cout ))))

	.dataa(id_reg_r1[28]),
	.datab(\ex_wire_alu_in2[28]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~55_cout ),
	.combout(),
	.cout(\alu0|LessThan7~57_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~57 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \alu0|LessThan7~59 (
// Equation(s):
// \alu0|LessThan7~59_cout  = CARRY((id_reg_r1[29] & ((!\alu0|LessThan7~57_cout ) # (!\ex_wire_alu_in2[29]~10_combout ))) # (!id_reg_r1[29] & (!\ex_wire_alu_in2[29]~10_combout  & !\alu0|LessThan7~57_cout )))

	.dataa(id_reg_r1[29]),
	.datab(\ex_wire_alu_in2[29]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~57_cout ),
	.combout(),
	.cout(\alu0|LessThan7~59_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~59 .lut_mask = 16'h002B;
defparam \alu0|LessThan7~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \alu0|LessThan7~61 (
// Equation(s):
// \alu0|LessThan7~61_cout  = CARRY((id_reg_r1[30] & (\ex_wire_alu_in2[30]~9_combout  & !\alu0|LessThan7~59_cout )) # (!id_reg_r1[30] & ((\ex_wire_alu_in2[30]~9_combout ) # (!\alu0|LessThan7~59_cout ))))

	.dataa(id_reg_r1[30]),
	.datab(\ex_wire_alu_in2[30]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan7~59_cout ),
	.combout(),
	.cout(\alu0|LessThan7~61_cout ));
// synopsys translate_off
defparam \alu0|LessThan7~61 .lut_mask = 16'h004D;
defparam \alu0|LessThan7~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \alu0|LessThan7~62 (
// Equation(s):
// \alu0|LessThan7~62_combout  = (\ex_wire_alu_in2[31]~8_combout  & ((\alu0|LessThan7~61_cout ) # (!id_reg_r1[31]))) # (!\ex_wire_alu_in2[31]~8_combout  & (\alu0|LessThan7~61_cout  & !id_reg_r1[31]))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[31]~8_combout ),
	.datac(gnd),
	.datad(id_reg_r1[31]),
	.cin(\alu0|LessThan7~61_cout ),
	.combout(\alu0|LessThan7~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|LessThan7~62 .lut_mask = 16'hC0FC;
defparam \alu0|LessThan7~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \alu0|LessThan5~1 (
// Equation(s):
// \alu0|LessThan5~1_cout  = CARRY((\ex_wire_alu_in2[0]~0_combout  & !id_reg_r1[0]))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(id_reg_r1[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu0|LessThan5~1_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~1 .lut_mask = 16'h0022;
defparam \alu0|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \alu0|LessThan5~3 (
// Equation(s):
// \alu0|LessThan5~3_cout  = CARRY((\ex_wire_alu_in2[1]~5_combout  & (id_reg_r1[1] & !\alu0|LessThan5~1_cout )) # (!\ex_wire_alu_in2[1]~5_combout  & ((id_reg_r1[1]) # (!\alu0|LessThan5~1_cout ))))

	.dataa(\ex_wire_alu_in2[1]~5_combout ),
	.datab(id_reg_r1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~1_cout ),
	.combout(),
	.cout(\alu0|LessThan5~3_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~3 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \alu0|LessThan5~5 (
// Equation(s):
// \alu0|LessThan5~5_cout  = CARRY((id_reg_r1[2] & (\ex_wire_alu_in2[2]~6_combout  & !\alu0|LessThan5~3_cout )) # (!id_reg_r1[2] & ((\ex_wire_alu_in2[2]~6_combout ) # (!\alu0|LessThan5~3_cout ))))

	.dataa(id_reg_r1[2]),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~3_cout ),
	.combout(),
	.cout(\alu0|LessThan5~5_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~5 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \alu0|LessThan5~7 (
// Equation(s):
// \alu0|LessThan5~7_cout  = CARRY((\ex_wire_alu_in2[3]~7_combout  & (id_reg_r1[3] & !\alu0|LessThan5~5_cout )) # (!\ex_wire_alu_in2[3]~7_combout  & ((id_reg_r1[3]) # (!\alu0|LessThan5~5_cout ))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(id_reg_r1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~5_cout ),
	.combout(),
	.cout(\alu0|LessThan5~7_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~7 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \alu0|LessThan5~9 (
// Equation(s):
// \alu0|LessThan5~9_cout  = CARRY((id_reg_r1[4] & (\ex_wire_alu_in2[4]~4_combout  & !\alu0|LessThan5~7_cout )) # (!id_reg_r1[4] & ((\ex_wire_alu_in2[4]~4_combout ) # (!\alu0|LessThan5~7_cout ))))

	.dataa(id_reg_r1[4]),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~7_cout ),
	.combout(),
	.cout(\alu0|LessThan5~9_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~9 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \alu0|LessThan5~11 (
// Equation(s):
// \alu0|LessThan5~11_cout  = CARRY((id_reg_r1[5] & ((!\alu0|LessThan5~9_cout ) # (!\ex_wire_alu_in2[5]~1_combout ))) # (!id_reg_r1[5] & (!\ex_wire_alu_in2[5]~1_combout  & !\alu0|LessThan5~9_cout )))

	.dataa(id_reg_r1[5]),
	.datab(\ex_wire_alu_in2[5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~9_cout ),
	.combout(),
	.cout(\alu0|LessThan5~11_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~11 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \alu0|LessThan5~13 (
// Equation(s):
// \alu0|LessThan5~13_cout  = CARRY((\ex_wire_alu_in2[6]~2_combout  & ((!\alu0|LessThan5~11_cout ) # (!id_reg_r1[6]))) # (!\ex_wire_alu_in2[6]~2_combout  & (!id_reg_r1[6] & !\alu0|LessThan5~11_cout )))

	.dataa(\ex_wire_alu_in2[6]~2_combout ),
	.datab(id_reg_r1[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~11_cout ),
	.combout(),
	.cout(\alu0|LessThan5~13_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~13 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \alu0|LessThan5~15 (
// Equation(s):
// \alu0|LessThan5~15_cout  = CARRY((\ex_wire_alu_in2[7]~3_combout  & (id_reg_r1[7] & !\alu0|LessThan5~13_cout )) # (!\ex_wire_alu_in2[7]~3_combout  & ((id_reg_r1[7]) # (!\alu0|LessThan5~13_cout ))))

	.dataa(\ex_wire_alu_in2[7]~3_combout ),
	.datab(id_reg_r1[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~13_cout ),
	.combout(),
	.cout(\alu0|LessThan5~15_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~15 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \alu0|LessThan5~17 (
// Equation(s):
// \alu0|LessThan5~17_cout  = CARRY((\ex_wire_alu_in2[8]~31_combout  & ((!\alu0|LessThan5~15_cout ) # (!id_reg_r1[8]))) # (!\ex_wire_alu_in2[8]~31_combout  & (!id_reg_r1[8] & !\alu0|LessThan5~15_cout )))

	.dataa(\ex_wire_alu_in2[8]~31_combout ),
	.datab(id_reg_r1[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~15_cout ),
	.combout(),
	.cout(\alu0|LessThan5~17_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~17 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \alu0|LessThan5~19 (
// Equation(s):
// \alu0|LessThan5~19_cout  = CARRY((\ex_wire_alu_in2[9]~30_combout  & (id_reg_r1[9] & !\alu0|LessThan5~17_cout )) # (!\ex_wire_alu_in2[9]~30_combout  & ((id_reg_r1[9]) # (!\alu0|LessThan5~17_cout ))))

	.dataa(\ex_wire_alu_in2[9]~30_combout ),
	.datab(id_reg_r1[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~17_cout ),
	.combout(),
	.cout(\alu0|LessThan5~19_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~19 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \alu0|LessThan5~21 (
// Equation(s):
// \alu0|LessThan5~21_cout  = CARRY((id_reg_r1[10] & (\ex_wire_alu_in2[10]~29_combout  & !\alu0|LessThan5~19_cout )) # (!id_reg_r1[10] & ((\ex_wire_alu_in2[10]~29_combout ) # (!\alu0|LessThan5~19_cout ))))

	.dataa(id_reg_r1[10]),
	.datab(\ex_wire_alu_in2[10]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~19_cout ),
	.combout(),
	.cout(\alu0|LessThan5~21_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~21 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \alu0|LessThan5~23 (
// Equation(s):
// \alu0|LessThan5~23_cout  = CARRY((\ex_wire_alu_in2[11]~28_combout  & (id_reg_r1[11] & !\alu0|LessThan5~21_cout )) # (!\ex_wire_alu_in2[11]~28_combout  & ((id_reg_r1[11]) # (!\alu0|LessThan5~21_cout ))))

	.dataa(\ex_wire_alu_in2[11]~28_combout ),
	.datab(id_reg_r1[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~21_cout ),
	.combout(),
	.cout(\alu0|LessThan5~23_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~23 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \alu0|LessThan5~25 (
// Equation(s):
// \alu0|LessThan5~25_cout  = CARRY((id_reg_r1[12] & (\ex_wire_alu_in2[12]~27_combout  & !\alu0|LessThan5~23_cout )) # (!id_reg_r1[12] & ((\ex_wire_alu_in2[12]~27_combout ) # (!\alu0|LessThan5~23_cout ))))

	.dataa(id_reg_r1[12]),
	.datab(\ex_wire_alu_in2[12]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~23_cout ),
	.combout(),
	.cout(\alu0|LessThan5~25_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~25 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \alu0|LessThan5~27 (
// Equation(s):
// \alu0|LessThan5~27_cout  = CARRY((\ex_wire_alu_in2[13]~26_combout  & (id_reg_r1[13] & !\alu0|LessThan5~25_cout )) # (!\ex_wire_alu_in2[13]~26_combout  & ((id_reg_r1[13]) # (!\alu0|LessThan5~25_cout ))))

	.dataa(\ex_wire_alu_in2[13]~26_combout ),
	.datab(id_reg_r1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~25_cout ),
	.combout(),
	.cout(\alu0|LessThan5~27_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~27 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \alu0|LessThan5~29 (
// Equation(s):
// \alu0|LessThan5~29_cout  = CARRY((id_reg_r1[14] & (\ex_wire_alu_in2[14]~25_combout  & !\alu0|LessThan5~27_cout )) # (!id_reg_r1[14] & ((\ex_wire_alu_in2[14]~25_combout ) # (!\alu0|LessThan5~27_cout ))))

	.dataa(id_reg_r1[14]),
	.datab(\ex_wire_alu_in2[14]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~27_cout ),
	.combout(),
	.cout(\alu0|LessThan5~29_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~29 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \alu0|LessThan5~31 (
// Equation(s):
// \alu0|LessThan5~31_cout  = CARRY((id_reg_r1[15] & ((!\alu0|LessThan5~29_cout ) # (!\ex_wire_alu_in2[15]~24_combout ))) # (!id_reg_r1[15] & (!\ex_wire_alu_in2[15]~24_combout  & !\alu0|LessThan5~29_cout )))

	.dataa(id_reg_r1[15]),
	.datab(\ex_wire_alu_in2[15]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~29_cout ),
	.combout(),
	.cout(\alu0|LessThan5~31_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~31 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \alu0|LessThan5~33 (
// Equation(s):
// \alu0|LessThan5~33_cout  = CARRY((\ex_wire_alu_in2[16]~23_combout  & ((!\alu0|LessThan5~31_cout ) # (!id_reg_r1[16]))) # (!\ex_wire_alu_in2[16]~23_combout  & (!id_reg_r1[16] & !\alu0|LessThan5~31_cout )))

	.dataa(\ex_wire_alu_in2[16]~23_combout ),
	.datab(id_reg_r1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~31_cout ),
	.combout(),
	.cout(\alu0|LessThan5~33_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~33 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \alu0|LessThan5~35 (
// Equation(s):
// \alu0|LessThan5~35_cout  = CARRY((id_reg_r1[17] & ((!\alu0|LessThan5~33_cout ) # (!\ex_wire_alu_in2[17]~22_combout ))) # (!id_reg_r1[17] & (!\ex_wire_alu_in2[17]~22_combout  & !\alu0|LessThan5~33_cout )))

	.dataa(id_reg_r1[17]),
	.datab(\ex_wire_alu_in2[17]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~33_cout ),
	.combout(),
	.cout(\alu0|LessThan5~35_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~35 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \alu0|LessThan5~37 (
// Equation(s):
// \alu0|LessThan5~37_cout  = CARRY((id_reg_r1[18] & (\ex_wire_alu_in2[18]~21_combout  & !\alu0|LessThan5~35_cout )) # (!id_reg_r1[18] & ((\ex_wire_alu_in2[18]~21_combout ) # (!\alu0|LessThan5~35_cout ))))

	.dataa(id_reg_r1[18]),
	.datab(\ex_wire_alu_in2[18]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~35_cout ),
	.combout(),
	.cout(\alu0|LessThan5~37_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~37 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \alu0|LessThan5~39 (
// Equation(s):
// \alu0|LessThan5~39_cout  = CARRY((\ex_wire_alu_in2[19]~20_combout  & (id_reg_r1[19] & !\alu0|LessThan5~37_cout )) # (!\ex_wire_alu_in2[19]~20_combout  & ((id_reg_r1[19]) # (!\alu0|LessThan5~37_cout ))))

	.dataa(\ex_wire_alu_in2[19]~20_combout ),
	.datab(id_reg_r1[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~37_cout ),
	.combout(),
	.cout(\alu0|LessThan5~39_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~39 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \alu0|LessThan5~41 (
// Equation(s):
// \alu0|LessThan5~41_cout  = CARRY((id_reg_r1[20] & (\ex_wire_alu_in2[20]~19_combout  & !\alu0|LessThan5~39_cout )) # (!id_reg_r1[20] & ((\ex_wire_alu_in2[20]~19_combout ) # (!\alu0|LessThan5~39_cout ))))

	.dataa(id_reg_r1[20]),
	.datab(\ex_wire_alu_in2[20]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~39_cout ),
	.combout(),
	.cout(\alu0|LessThan5~41_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~41 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \alu0|LessThan5~43 (
// Equation(s):
// \alu0|LessThan5~43_cout  = CARRY((id_reg_r1[21] & ((!\alu0|LessThan5~41_cout ) # (!\ex_wire_alu_in2[21]~18_combout ))) # (!id_reg_r1[21] & (!\ex_wire_alu_in2[21]~18_combout  & !\alu0|LessThan5~41_cout )))

	.dataa(id_reg_r1[21]),
	.datab(\ex_wire_alu_in2[21]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~41_cout ),
	.combout(),
	.cout(\alu0|LessThan5~43_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~43 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \alu0|LessThan5~45 (
// Equation(s):
// \alu0|LessThan5~45_cout  = CARRY((id_reg_r1[22] & (\ex_wire_alu_in2[22]~17_combout  & !\alu0|LessThan5~43_cout )) # (!id_reg_r1[22] & ((\ex_wire_alu_in2[22]~17_combout ) # (!\alu0|LessThan5~43_cout ))))

	.dataa(id_reg_r1[22]),
	.datab(\ex_wire_alu_in2[22]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~43_cout ),
	.combout(),
	.cout(\alu0|LessThan5~45_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~45 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \alu0|LessThan5~47 (
// Equation(s):
// \alu0|LessThan5~47_cout  = CARRY((id_reg_r1[23] & ((!\alu0|LessThan5~45_cout ) # (!\ex_wire_alu_in2[23]~16_combout ))) # (!id_reg_r1[23] & (!\ex_wire_alu_in2[23]~16_combout  & !\alu0|LessThan5~45_cout )))

	.dataa(id_reg_r1[23]),
	.datab(\ex_wire_alu_in2[23]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~45_cout ),
	.combout(),
	.cout(\alu0|LessThan5~47_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~47 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \alu0|LessThan5~49 (
// Equation(s):
// \alu0|LessThan5~49_cout  = CARRY((id_reg_r1[24] & (\ex_wire_alu_in2[24]~15_combout  & !\alu0|LessThan5~47_cout )) # (!id_reg_r1[24] & ((\ex_wire_alu_in2[24]~15_combout ) # (!\alu0|LessThan5~47_cout ))))

	.dataa(id_reg_r1[24]),
	.datab(\ex_wire_alu_in2[24]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~47_cout ),
	.combout(),
	.cout(\alu0|LessThan5~49_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~49 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \alu0|LessThan5~51 (
// Equation(s):
// \alu0|LessThan5~51_cout  = CARRY((\ex_wire_alu_in2[25]~14_combout  & (id_reg_r1[25] & !\alu0|LessThan5~49_cout )) # (!\ex_wire_alu_in2[25]~14_combout  & ((id_reg_r1[25]) # (!\alu0|LessThan5~49_cout ))))

	.dataa(\ex_wire_alu_in2[25]~14_combout ),
	.datab(id_reg_r1[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~49_cout ),
	.combout(),
	.cout(\alu0|LessThan5~51_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~51 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \alu0|LessThan5~53 (
// Equation(s):
// \alu0|LessThan5~53_cout  = CARRY((id_reg_r1[26] & (\ex_wire_alu_in2[26]~13_combout  & !\alu0|LessThan5~51_cout )) # (!id_reg_r1[26] & ((\ex_wire_alu_in2[26]~13_combout ) # (!\alu0|LessThan5~51_cout ))))

	.dataa(id_reg_r1[26]),
	.datab(\ex_wire_alu_in2[26]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~51_cout ),
	.combout(),
	.cout(\alu0|LessThan5~53_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~53 .lut_mask = 16'h004D;
defparam \alu0|LessThan5~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \alu0|LessThan5~55 (
// Equation(s):
// \alu0|LessThan5~55_cout  = CARRY((id_reg_r1[27] & ((!\alu0|LessThan5~53_cout ) # (!\ex_wire_alu_in2[27]~12_combout ))) # (!id_reg_r1[27] & (!\ex_wire_alu_in2[27]~12_combout  & !\alu0|LessThan5~53_cout )))

	.dataa(id_reg_r1[27]),
	.datab(\ex_wire_alu_in2[27]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~53_cout ),
	.combout(),
	.cout(\alu0|LessThan5~55_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~55 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \alu0|LessThan5~57 (
// Equation(s):
// \alu0|LessThan5~57_cout  = CARRY((\ex_wire_alu_in2[28]~11_combout  & ((!\alu0|LessThan5~55_cout ) # (!id_reg_r1[28]))) # (!\ex_wire_alu_in2[28]~11_combout  & (!id_reg_r1[28] & !\alu0|LessThan5~55_cout )))

	.dataa(\ex_wire_alu_in2[28]~11_combout ),
	.datab(id_reg_r1[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~55_cout ),
	.combout(),
	.cout(\alu0|LessThan5~57_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~57 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \alu0|LessThan5~59 (
// Equation(s):
// \alu0|LessThan5~59_cout  = CARRY((id_reg_r1[29] & ((!\alu0|LessThan5~57_cout ) # (!\ex_wire_alu_in2[29]~10_combout ))) # (!id_reg_r1[29] & (!\ex_wire_alu_in2[29]~10_combout  & !\alu0|LessThan5~57_cout )))

	.dataa(id_reg_r1[29]),
	.datab(\ex_wire_alu_in2[29]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~57_cout ),
	.combout(),
	.cout(\alu0|LessThan5~59_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~59 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \alu0|LessThan5~61 (
// Equation(s):
// \alu0|LessThan5~61_cout  = CARRY((\ex_wire_alu_in2[30]~9_combout  & ((!\alu0|LessThan5~59_cout ) # (!id_reg_r1[30]))) # (!\ex_wire_alu_in2[30]~9_combout  & (!id_reg_r1[30] & !\alu0|LessThan5~59_cout )))

	.dataa(\ex_wire_alu_in2[30]~9_combout ),
	.datab(id_reg_r1[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|LessThan5~59_cout ),
	.combout(),
	.cout(\alu0|LessThan5~61_cout ));
// synopsys translate_off
defparam \alu0|LessThan5~61 .lut_mask = 16'h002B;
defparam \alu0|LessThan5~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \alu0|LessThan5~62 (
// Equation(s):
// \alu0|LessThan5~62_combout  = (id_reg_r1[31] & ((\alu0|LessThan5~61_cout ) # (!\ex_wire_alu_in2[31]~8_combout ))) # (!id_reg_r1[31] & (\alu0|LessThan5~61_cout  & !\ex_wire_alu_in2[31]~8_combout ))

	.dataa(gnd),
	.datab(id_reg_r1[31]),
	.datac(gnd),
	.datad(\ex_wire_alu_in2[31]~8_combout ),
	.cin(\alu0|LessThan5~61_cout ),
	.combout(\alu0|LessThan5~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|LessThan5~62 .lut_mask = 16'hC0FC;
defparam \alu0|LessThan5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \alu0|Mux159~1 (
// Equation(s):
// \alu0|Mux159~1_combout  = (\alu0|Mux159~0_combout  & ((\alu0|LessThan7~62_combout ) # ((id_inst[14])))) # (!\alu0|Mux159~0_combout  & (((!id_inst[14] & \alu0|LessThan5~62_combout ))))

	.dataa(\alu0|Mux159~0_combout ),
	.datab(\alu0|LessThan7~62_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|LessThan5~62_combout ),
	.cin(gnd),
	.combout(\alu0|Mux159~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux159~1 .lut_mask = 16'hADA8;
defparam \alu0|Mux159~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \alu0|Mux159~3 (
// Equation(s):
// \alu0|Mux159~3_combout  = (id_inst[13] & (((\alu0|Mux159~1_combout )))) # (!id_inst[13] & ((\alu0|Mux159~5_combout ) # ((\alu0|Mux159~2_combout ))))

	.dataa(\alu0|Mux159~5_combout ),
	.datab(id_inst[13]),
	.datac(\alu0|Mux159~2_combout ),
	.datad(\alu0|Mux159~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux159~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux159~3 .lut_mask = 16'hFE32;
defparam \alu0|Mux159~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \alu0|res~24 (
// Equation(s):
// \alu0|res~24_combout  = (id_inst[6] & (!id_inst[4] & (\alu0|Equal3~0_combout  & id_inst[5])))

	.dataa(id_inst[6]),
	.datab(id_inst[4]),
	.datac(\alu0|Equal3~0_combout ),
	.datad(id_inst[5]),
	.cin(gnd),
	.combout(\alu0|res~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~24 .lut_mask = 16'h2000;
defparam \alu0|res~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \alu0|Mux192~0 (
// Equation(s):
// \alu0|Mux192~0_combout  = (id_inst[14] & (id_inst[13] & (id_inst[12] $ (\alu0|LessThan7~62_combout ))))

	.dataa(id_inst[12]),
	.datab(\alu0|LessThan7~62_combout ),
	.datac(id_inst[14]),
	.datad(id_inst[13]),
	.cin(gnd),
	.combout(\alu0|Mux192~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~0 .lut_mask = 16'h6000;
defparam \alu0|Mux192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \alu0|Mux192~7 (
// Equation(s):
// \alu0|Mux192~7_combout  = (\ex_wire_alu_in2[15]~24_combout  & (id_reg_r1[15] & (id_reg_r1[14] $ (!\ex_wire_alu_in2[14]~25_combout )))) # (!\ex_wire_alu_in2[15]~24_combout  & (!id_reg_r1[15] & (id_reg_r1[14] $ (!\ex_wire_alu_in2[14]~25_combout ))))

	.dataa(\ex_wire_alu_in2[15]~24_combout ),
	.datab(id_reg_r1[14]),
	.datac(id_reg_r1[15]),
	.datad(\ex_wire_alu_in2[14]~25_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~7 .lut_mask = 16'h8421;
defparam \alu0|Mux192~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \alu0|Mux192~8 (
// Equation(s):
// \alu0|Mux192~8_combout  = (\alu0|Mux192~7_combout  & (!\alu0|Equal0~3_combout  & (id_reg_r1[12] $ (!\ex_wire_alu_in2[12]~27_combout ))))

	.dataa(\alu0|Mux192~7_combout ),
	.datab(\alu0|Equal0~3_combout ),
	.datac(id_reg_r1[12]),
	.datad(\ex_wire_alu_in2[12]~27_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~8 .lut_mask = 16'h2002;
defparam \alu0|Mux192~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \alu0|Mux192~1 (
// Equation(s):
// \alu0|Mux192~1_combout  = (id_reg_r1[0] & (\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[1] $ (!\ex_wire_alu_in2[1]~5_combout )))) # (!id_reg_r1[0] & (!\ex_wire_alu_in2[0]~0_combout  & (id_reg_r1[1] $ (!\ex_wire_alu_in2[1]~5_combout ))))

	.dataa(id_reg_r1[0]),
	.datab(id_reg_r1[1]),
	.datac(\ex_wire_alu_in2[1]~5_combout ),
	.datad(\ex_wire_alu_in2[0]~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~1 .lut_mask = 16'h8241;
defparam \alu0|Mux192~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \alu0|Mux192~2 (
// Equation(s):
// \alu0|Mux192~2_combout  = (!\alu0|Equal0~0_combout  & (\alu0|Mux192~1_combout  & (\ex_wire_alu_in2[3]~7_combout  $ (!id_reg_r1[3]))))

	.dataa(\alu0|Equal0~0_combout ),
	.datab(\ex_wire_alu_in2[3]~7_combout ),
	.datac(id_reg_r1[3]),
	.datad(\alu0|Mux192~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~2 .lut_mask = 16'h4100;
defparam \alu0|Mux192~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \alu0|Equal0~2 (
// Equation(s):
// \alu0|Equal0~2_combout  = id_reg_r1[11] $ (\ex_wire_alu_in2[11]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(id_reg_r1[11]),
	.datad(\ex_wire_alu_in2[11]~28_combout ),
	.cin(gnd),
	.combout(\alu0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal0~2 .lut_mask = 16'h0FF0;
defparam \alu0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \alu0|Mux192~5 (
// Equation(s):
// \alu0|Mux192~5_combout  = (\ex_wire_alu_in2[9]~30_combout  & (id_reg_r1[9] & (id_reg_r1[8] $ (!\ex_wire_alu_in2[8]~31_combout )))) # (!\ex_wire_alu_in2[9]~30_combout  & (!id_reg_r1[9] & (id_reg_r1[8] $ (!\ex_wire_alu_in2[8]~31_combout ))))

	.dataa(\ex_wire_alu_in2[9]~30_combout ),
	.datab(id_reg_r1[9]),
	.datac(id_reg_r1[8]),
	.datad(\ex_wire_alu_in2[8]~31_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~5 .lut_mask = 16'h9009;
defparam \alu0|Mux192~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \alu0|Mux192~6 (
// Equation(s):
// \alu0|Mux192~6_combout  = (!\alu0|Equal0~2_combout  & (\alu0|Mux192~5_combout  & (\ex_wire_alu_in2[10]~29_combout  $ (!id_reg_r1[10]))))

	.dataa(\ex_wire_alu_in2[10]~29_combout ),
	.datab(id_reg_r1[10]),
	.datac(\alu0|Equal0~2_combout ),
	.datad(\alu0|Mux192~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~6 .lut_mask = 16'h0900;
defparam \alu0|Mux192~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \alu0|Mux192~3 (
// Equation(s):
// \alu0|Mux192~3_combout  = (\ex_wire_alu_in2[4]~4_combout  & (id_reg_r1[4] & (\ex_wire_alu_in2[5]~1_combout  $ (!id_reg_r1[5])))) # (!\ex_wire_alu_in2[4]~4_combout  & (!id_reg_r1[4] & (\ex_wire_alu_in2[5]~1_combout  $ (!id_reg_r1[5]))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\ex_wire_alu_in2[5]~1_combout ),
	.datac(id_reg_r1[5]),
	.datad(id_reg_r1[4]),
	.cin(gnd),
	.combout(\alu0|Mux192~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~3 .lut_mask = 16'h8241;
defparam \alu0|Mux192~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \alu0|Mux192~4 (
// Equation(s):
// \alu0|Mux192~4_combout  = (!\alu0|Equal0~1_combout  & (\alu0|Mux192~3_combout  & (id_reg_r1[7] $ (!\ex_wire_alu_in2[7]~3_combout ))))

	.dataa(id_reg_r1[7]),
	.datab(\alu0|Equal0~1_combout ),
	.datac(\alu0|Mux192~3_combout ),
	.datad(\ex_wire_alu_in2[7]~3_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~4 .lut_mask = 16'h2010;
defparam \alu0|Mux192~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \alu0|Mux192~9 (
// Equation(s):
// \alu0|Mux192~9_combout  = (\alu0|Mux192~8_combout  & (\alu0|Mux192~2_combout  & (\alu0|Mux192~6_combout  & \alu0|Mux192~4_combout )))

	.dataa(\alu0|Mux192~8_combout ),
	.datab(\alu0|Mux192~2_combout ),
	.datac(\alu0|Mux192~6_combout ),
	.datad(\alu0|Mux192~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~9 .lut_mask = 16'h8000;
defparam \alu0|Mux192~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \alu0|Mux192~11 (
// Equation(s):
// \alu0|Mux192~11_combout  = (id_reg_r1[19] & (\ex_wire_alu_in2[19]~20_combout  & (\ex_wire_alu_in2[18]~21_combout  $ (!id_reg_r1[18])))) # (!id_reg_r1[19] & (!\ex_wire_alu_in2[19]~20_combout  & (\ex_wire_alu_in2[18]~21_combout  $ (!id_reg_r1[18]))))

	.dataa(id_reg_r1[19]),
	.datab(\ex_wire_alu_in2[18]~21_combout ),
	.datac(\ex_wire_alu_in2[19]~20_combout ),
	.datad(id_reg_r1[18]),
	.cin(gnd),
	.combout(\alu0|Mux192~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~11 .lut_mask = 16'h8421;
defparam \alu0|Mux192~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \alu0|Mux192~10 (
// Equation(s):
// \alu0|Mux192~10_combout  = (id_reg_r1[17] & (\ex_wire_alu_in2[17]~22_combout  & (\ex_wire_alu_in2[16]~23_combout  $ (!id_reg_r1[16])))) # (!id_reg_r1[17] & (!\ex_wire_alu_in2[17]~22_combout  & (\ex_wire_alu_in2[16]~23_combout  $ (!id_reg_r1[16]))))

	.dataa(id_reg_r1[17]),
	.datab(\ex_wire_alu_in2[16]~23_combout ),
	.datac(\ex_wire_alu_in2[17]~22_combout ),
	.datad(id_reg_r1[16]),
	.cin(gnd),
	.combout(\alu0|Mux192~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~10 .lut_mask = 16'h8421;
defparam \alu0|Mux192~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \alu0|Mux192~14 (
// Equation(s):
// \alu0|Mux192~14_combout  = (id_reg_r1[30] & (\ex_wire_alu_in2[30]~9_combout  & (id_reg_r1[31] $ (!\ex_wire_alu_in2[31]~8_combout )))) # (!id_reg_r1[30] & (!\ex_wire_alu_in2[30]~9_combout  & (id_reg_r1[31] $ (!\ex_wire_alu_in2[31]~8_combout ))))

	.dataa(id_reg_r1[30]),
	.datab(id_reg_r1[31]),
	.datac(\ex_wire_alu_in2[31]~8_combout ),
	.datad(\ex_wire_alu_in2[30]~9_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~14 .lut_mask = 16'h8241;
defparam \alu0|Mux192~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \alu0|Mux192~25 (
// Equation(s):
// \alu0|Mux192~25_combout  = (id_reg_r1[25] & (\ex_wire_alu_in2[25]~14_combout  & (id_reg_r1[24] $ (!\ex_wire_alu_in2[24]~15_combout )))) # (!id_reg_r1[25] & (!\ex_wire_alu_in2[25]~14_combout  & (id_reg_r1[24] $ (!\ex_wire_alu_in2[24]~15_combout ))))

	.dataa(id_reg_r1[25]),
	.datab(id_reg_r1[24]),
	.datac(\ex_wire_alu_in2[24]~15_combout ),
	.datad(\ex_wire_alu_in2[25]~14_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~25 .lut_mask = 16'h8241;
defparam \alu0|Mux192~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \alu0|Equal0~5 (
// Equation(s):
// \alu0|Equal0~5_combout  = id_reg_r1[27] $ (\ex_wire_alu_in2[27]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(id_reg_r1[27]),
	.datad(\ex_wire_alu_in2[27]~12_combout ),
	.cin(gnd),
	.combout(\alu0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Equal0~5 .lut_mask = 16'h0FF0;
defparam \alu0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \alu0|Mux192~26 (
// Equation(s):
// \alu0|Mux192~26_combout  = (\alu0|Mux192~25_combout  & (!\alu0|Equal0~5_combout  & (id_reg_r1[26] $ (!\ex_wire_alu_in2[26]~13_combout ))))

	.dataa(id_reg_r1[26]),
	.datab(\ex_wire_alu_in2[26]~13_combout ),
	.datac(\alu0|Mux192~25_combout ),
	.datad(\alu0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~26 .lut_mask = 16'h0090;
defparam \alu0|Mux192~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \alu0|Mux192~23 (
// Equation(s):
// \alu0|Mux192~23_combout  = (\alu0|Mux192~26_combout  & (id_reg_r1[28] $ (!\ex_wire_alu_in2[28]~11_combout )))

	.dataa(\alu0|Mux192~26_combout ),
	.datab(id_reg_r1[28]),
	.datac(\ex_wire_alu_in2[28]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux192~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~23 .lut_mask = 16'h8282;
defparam \alu0|Mux192~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \alu0|Mux192~24 (
// Equation(s):
// \alu0|Mux192~24_combout  = (\alu0|Mux192~14_combout  & (\alu0|Mux192~23_combout  & (id_reg_r1[29] $ (!\ex_wire_alu_in2[29]~10_combout ))))

	.dataa(id_reg_r1[29]),
	.datab(\alu0|Mux192~14_combout ),
	.datac(\alu0|Mux192~23_combout ),
	.datad(\ex_wire_alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~24 .lut_mask = 16'h8040;
defparam \alu0|Mux192~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \alu0|Mux192~12 (
// Equation(s):
// \alu0|Mux192~12_combout  = (\ex_wire_alu_in2[21]~18_combout  & (id_reg_r1[21] & (id_reg_r1[20] $ (!\ex_wire_alu_in2[20]~19_combout )))) # (!\ex_wire_alu_in2[21]~18_combout  & (!id_reg_r1[21] & (id_reg_r1[20] $ (!\ex_wire_alu_in2[20]~19_combout ))))

	.dataa(\ex_wire_alu_in2[21]~18_combout ),
	.datab(id_reg_r1[21]),
	.datac(id_reg_r1[20]),
	.datad(\ex_wire_alu_in2[20]~19_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~12 .lut_mask = 16'h9009;
defparam \alu0|Mux192~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \alu0|Mux192~13 (
// Equation(s):
// \alu0|Mux192~13_combout  = (\alu0|Mux192~12_combout  & (!\alu0|Equal0~4_combout  & (\ex_wire_alu_in2[22]~17_combout  $ (!id_reg_r1[22]))))

	.dataa(\alu0|Mux192~12_combout ),
	.datab(\ex_wire_alu_in2[22]~17_combout ),
	.datac(id_reg_r1[22]),
	.datad(\alu0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~13 .lut_mask = 16'h0082;
defparam \alu0|Mux192~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \alu0|Mux192~15 (
// Equation(s):
// \alu0|Mux192~15_combout  = (\alu0|Mux192~11_combout  & (\alu0|Mux192~10_combout  & (\alu0|Mux192~24_combout  & \alu0|Mux192~13_combout )))

	.dataa(\alu0|Mux192~11_combout ),
	.datab(\alu0|Mux192~10_combout ),
	.datac(\alu0|Mux192~24_combout ),
	.datad(\alu0|Mux192~13_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~15 .lut_mask = 16'h8000;
defparam \alu0|Mux192~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \alu0|Mux192~16 (
// Equation(s):
// \alu0|Mux192~16_combout  = (id_inst[14] & (((\alu0|LessThan5~62_combout )))) # (!id_inst[14] & (\alu0|Mux192~9_combout  & (\alu0|Mux192~15_combout )))

	.dataa(id_inst[14]),
	.datab(\alu0|Mux192~9_combout ),
	.datac(\alu0|Mux192~15_combout ),
	.datad(\alu0|LessThan5~62_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~16 .lut_mask = 16'hEA40;
defparam \alu0|Mux192~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \alu0|Mux192~17 (
// Equation(s):
// \alu0|Mux192~17_combout  = (\alu0|Mux192~0_combout ) # ((!id_inst[13] & (id_inst[12] $ (\alu0|Mux192~16_combout ))))

	.dataa(\alu0|Mux192~0_combout ),
	.datab(id_inst[13]),
	.datac(id_inst[12]),
	.datad(\alu0|Mux192~16_combout ),
	.cin(gnd),
	.combout(\alu0|Mux192~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux192~17 .lut_mask = 16'hABBA;
defparam \alu0|Mux192~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \alu0|res~25 (
// Equation(s):
// \alu0|res~25_combout  = (id_inst[30] & !id_inst[14])

	.dataa(gnd),
	.datab(id_inst[30]),
	.datac(id_inst[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|res~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~25 .lut_mask = 16'h0C0C;
defparam \alu0|res~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \alu0|res~26 (
// Equation(s):
// \alu0|res~26_combout  = (!id_inst[12] & ((\alu0|res~25_combout  & (\alu0|Add1~0_combout )) # (!\alu0|res~25_combout  & ((\alu0|Ires[0][0]~0_combout )))))

	.dataa(\alu0|Add1~0_combout ),
	.datab(\alu0|Ires[0][0]~0_combout ),
	.datac(id_inst[12]),
	.datad(\alu0|res~25_combout ),
	.cin(gnd),
	.combout(\alu0|res~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~26 .lut_mask = 16'h0A0C;
defparam \alu0|res~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \alu0|res~27 (
// Equation(s):
// \alu0|res~27_combout  = (id_inst[13] & (((\alu0|Mux159~1_combout )))) # (!id_inst[13] & ((\alu0|Mux159~5_combout ) # ((\alu0|res~26_combout ))))

	.dataa(\alu0|Mux159~5_combout ),
	.datab(id_inst[13]),
	.datac(\alu0|res~26_combout ),
	.datad(\alu0|Mux159~1_combout ),
	.cin(gnd),
	.combout(\alu0|res~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~27 .lut_mask = 16'hFE32;
defparam \alu0|res~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \alu0|res~28 (
// Equation(s):
// \alu0|res~28_combout  = (\alu0|res~24_combout  & ((\alu0|Mux192~17_combout ) # ((\alu0|Equal4~0_combout  & \alu0|res~27_combout )))) # (!\alu0|res~24_combout  & (((\alu0|Equal4~0_combout  & \alu0|res~27_combout ))))

	.dataa(\alu0|res~24_combout ),
	.datab(\alu0|Mux192~17_combout ),
	.datac(\alu0|Equal4~0_combout ),
	.datad(\alu0|res~27_combout ),
	.cin(gnd),
	.combout(\alu0|res~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~28 .lut_mask = 16'hF888;
defparam \alu0|res~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \ex_alu_res[0]~1 (
// Equation(s):
// \ex_alu_res[0]~1_combout  = (\alu0|Equal3~1_combout  & (\alu0|Mux159~3_combout )) # (!\alu0|Equal3~1_combout  & ((\alu0|res~28_combout )))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(\alu0|Mux159~3_combout ),
	.datac(gnd),
	.datad(\alu0|res~28_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[0]~1 .lut_mask = 16'hDD88;
defparam \ex_alu_res[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \ex_alu_res[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[0]~1_combout ),
	.asdata(\alu0|Ires[0][0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[0] .is_wysiwyg = "true";
defparam \ex_alu_res[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \mem_wire_reg_wb[0]~0 (
// Equation(s):
// \mem_wire_reg_wb[0]~0_combout  = (\mem_reg_wb[26]~1_combout  & (((\mem_reg_wb[26]~0_combout ) # (ex_pc_4[0])))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[0] & (!\mem_reg_wb[26]~0_combout )))

	.dataa(ex_alu_res[0]),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(ex_pc_4[0]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[0]~0 .lut_mask = 16'hCEC2;
defparam \mem_wire_reg_wb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \mem_wire_reg_wb[0]~1 (
// Equation(s):
// \mem_wire_reg_wb[0]~1_combout  = (\mem_wire_reg_wb[0]~0_combout  & ((\Add4~0_combout ) # ((!\mem_reg_wb[26]~0_combout )))) # (!\mem_wire_reg_wb[0]~0_combout  & (((\mem_reg_wb[26]~0_combout  & \mem0|q[0]~15_combout ))))

	.dataa(\Add4~0_combout ),
	.datab(\mem_wire_reg_wb[0]~0_combout ),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(\mem0|q[0]~15_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[0]~1 .lut_mask = 16'hBC8C;
defparam \mem_wire_reg_wb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \mem_wire_reg_wb[0]~2 (
// Equation(s):
// \mem_wire_reg_wb[0]~2_combout  = (\Equal6~1_combout  & ((ex_imm[0]))) # (!\Equal6~1_combout  & (\mem_wire_reg_wb[0]~1_combout ))

	.dataa(\mem_wire_reg_wb[0]~1_combout ),
	.datab(ex_imm[0]),
	.datac(\Equal6~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[0]~2 .lut_mask = 16'hCACA;
defparam \mem_wire_reg_wb[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \mem_reg_wb[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[0] .is_wysiwyg = "true";
defparam \mem_reg_wb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \reg0|xx~26 (
// Equation(s):
// \reg0|xx~26_combout  = (!\button_in[0]~input_o  & mem_reg_wb[0])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(mem_reg_wb[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~26 .lut_mask = 16'h5050;
defparam \reg0|xx~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \reg0|xx[23][0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][0] .is_wysiwyg = "true";
defparam \reg0|xx[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \reg0|r1[0]~7 (
// Equation(s):
// \reg0|r1[0]~7_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[27][0]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[19][0]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[27][0]~q ),
	.datac(\reg0|xx[19][0]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~7 .lut_mask = 16'hEE50;
defparam \reg0|r1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \reg0|r1[0]~8 (
// Equation(s):
// \reg0|r1[0]~8_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[0]~7_combout  & ((\reg0|xx[31][0]~q ))) # (!\reg0|r1[0]~7_combout  & (\reg0|xx[23][0]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[0]~7_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[23][0]~q ),
	.datac(\reg0|xx[31][0]~q ),
	.datad(\reg0|r1[0]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~8 .lut_mask = 16'hF588;
defparam \reg0|r1[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \reg0|r1[0]~2 (
// Equation(s):
// \reg0|r1[0]~2_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][0]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][0]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[22][0]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][0]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~2 .lut_mask = 16'hCCB8;
defparam \reg0|r1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \reg0|r1[0]~3 (
// Equation(s):
// \reg0|r1[0]~3_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[0]~2_combout  & ((\reg0|xx[30][0]~q ))) # (!\reg0|r1[0]~2_combout  & (\reg0|xx[26][0]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[0]~2_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][0]~q ),
	.datac(\reg0|xx[30][0]~q ),
	.datad(\reg0|r1[0]~2_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~3 .lut_mask = 16'hF588;
defparam \reg0|r1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \reg0|r1[0]~4 (
// Equation(s):
// \reg0|r1[0]~4_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[20][0]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[16][0]~q )))))

	.dataa(\reg0|xx[20][0]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[16][0]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~4 .lut_mask = 16'hEE30;
defparam \reg0|r1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \reg0|r1[0]~5 (
// Equation(s):
// \reg0|r1[0]~5_combout  = (\reg0|r1[0]~4_combout  & (((\reg0|xx[28][0]~q ) # (!\mem0|q[18]~12_combout )))) # (!\reg0|r1[0]~4_combout  & (\reg0|xx[24][0]~q  & ((\mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[0]~4_combout ),
	.datab(\reg0|xx[24][0]~q ),
	.datac(\reg0|xx[28][0]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~5 .lut_mask = 16'hE4AA;
defparam \reg0|r1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \reg0|r1[0]~6 (
// Equation(s):
// \reg0|r1[0]~6_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[0]~3_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[0]~5_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[0]~3_combout ),
	.datad(\reg0|r1[0]~5_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~6 .lut_mask = 16'hD9C8;
defparam \reg0|r1[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \reg0|r1[0]~0 (
// Equation(s):
// \reg0|r1[0]~0_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][0]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][0]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[17][0]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][0]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~0 .lut_mask = 16'hCCE2;
defparam \reg0|r1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \reg0|r1[0]~1 (
// Equation(s):
// \reg0|r1[0]~1_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[0]~0_combout  & (\reg0|xx[29][0]~q )) # (!\reg0|r1[0]~0_combout  & ((\reg0|xx[21][0]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[0]~0_combout ))))

	.dataa(\reg0|xx[29][0]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][0]~q ),
	.datad(\reg0|r1[0]~0_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~1 .lut_mask = 16'hBBC0;
defparam \reg0|r1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \reg0|r1[0]~9 (
// Equation(s):
// \reg0|r1[0]~9_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[0]~6_combout  & (\reg0|r1[0]~8_combout )) # (!\reg0|r1[0]~6_combout  & ((\reg0|r1[0]~1_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[0]~6_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[0]~8_combout ),
	.datac(\reg0|r1[0]~6_combout ),
	.datad(\reg0|r1[0]~1_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~9 .lut_mask = 16'hDAD0;
defparam \reg0|r1[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
cycloneive_lcell_comb \reg0|r1[0]~10 (
// Equation(s):
// \reg0|r1[0]~10_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][0]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][0]~q )))))

	.dataa(\reg0|xx[5][0]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[4][0]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~10 .lut_mask = 16'hEE30;
defparam \reg0|r1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
cycloneive_lcell_comb \reg0|r1[0]~11 (
// Equation(s):
// \reg0|r1[0]~11_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[0]~10_combout  & (\reg0|xx[7][0]~q )) # (!\reg0|r1[0]~10_combout  & ((\reg0|xx[6][0]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[0]~10_combout ))))

	.dataa(\reg0|xx[7][0]~q ),
	.datab(\reg0|xx[6][0]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[0]~10_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~11 .lut_mask = 16'hAFC0;
defparam \reg0|r1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \reg0|r1[0]~17 (
// Equation(s):
// \reg0|r1[0]~17_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][0]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][0]~q ))))

	.dataa(\reg0|xx[12][0]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][0]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~17 .lut_mask = 16'hFC22;
defparam \reg0|r1[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \reg0|r1[0]~18 (
// Equation(s):
// \reg0|r1[0]~18_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[0]~17_combout  & ((\reg0|xx[15][0]~q ))) # (!\reg0|r1[0]~17_combout  & (\reg0|xx[14][0]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[0]~17_combout ))))

	.dataa(\reg0|xx[14][0]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[15][0]~q ),
	.datad(\reg0|r1[0]~17_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~18 .lut_mask = 16'hF388;
defparam \reg0|r1[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \reg0|r1[0]~14 (
// Equation(s):
// \reg0|r1[0]~14_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][0]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][0]~q ))))

	.dataa(\reg0|xx[2][0]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[3][0]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~14 .lut_mask = 16'hC088;
defparam \reg0|r1[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \reg0|r1[0]~15 (
// Equation(s):
// \reg0|r1[0]~15_combout  = (\reg0|r1[0]~14_combout ) # ((\reg0|xx[1][0]~q  & (!\mem0|q[16]~13_combout  & \mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][0]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[0]~14_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~15 .lut_mask = 16'hF2F0;
defparam \reg0|r1[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
cycloneive_lcell_comb \reg0|r1[0]~12 (
// Equation(s):
// \reg0|r1[0]~12_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|xx[10][0]~q )) # (!\mem0|q[16]~13_combout  & ((\reg0|xx[8][0]~q )))))

	.dataa(\reg0|xx[10][0]~q ),
	.datab(\reg0|xx[8][0]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~12 .lut_mask = 16'hFA0C;
defparam \reg0|r1[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
cycloneive_lcell_comb \reg0|r1[0]~13 (
// Equation(s):
// \reg0|r1[0]~13_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[0]~12_combout  & ((\reg0|xx[11][0]~q ))) # (!\reg0|r1[0]~12_combout  & (\reg0|xx[9][0]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[0]~12_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][0]~q ),
	.datac(\reg0|xx[11][0]~q ),
	.datad(\reg0|r1[0]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~13 .lut_mask = 16'hF588;
defparam \reg0|r1[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \reg0|r1[0]~16 (
// Equation(s):
// \reg0|r1[0]~16_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[0]~13_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[0]~15_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[0]~15_combout ),
	.datad(\reg0|r1[0]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~16 .lut_mask = 16'hDC98;
defparam \reg0|r1[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \reg0|r1[0]~19 (
// Equation(s):
// \reg0|r1[0]~19_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[0]~16_combout  & ((\reg0|r1[0]~18_combout ))) # (!\reg0|r1[0]~16_combout  & (\reg0|r1[0]~11_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[0]~16_combout ))))

	.dataa(\reg0|r1[0]~11_combout ),
	.datab(\reg0|r1[0]~18_combout ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[0]~16_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~19 .lut_mask = 16'hCFA0;
defparam \reg0|r1[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \reg0|r1[0]~20 (
// Equation(s):
// \reg0|r1[0]~20_combout  = (\mem0|q[19]~14_combout  & (((\reg0|r1[0]~9_combout )))) # (!\mem0|q[19]~14_combout  & (\reg0|WideOr0~combout  & ((\reg0|r1[0]~19_combout ))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[0]~9_combout ),
	.datad(\reg0|r1[0]~19_combout ),
	.cin(gnd),
	.combout(\reg0|r1[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[0]~20 .lut_mask = 16'hE2C0;
defparam \reg0|r1[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \id_reg_r1[0]~feeder (
// Equation(s):
// \id_reg_r1[0]~feeder_combout  = \reg0|r1[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r1[0]~20_combout ),
	.cin(gnd),
	.combout(\id_reg_r1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r1[0]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \id_reg_r1[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[0] .is_wysiwyg = "true";
defparam \id_reg_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \ex_reg_r1[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[0] .is_wysiwyg = "true";
defparam \ex_reg_r1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (ex_reg_r1[0] & (ex_imm[0] $ (VCC))) # (!ex_reg_r1[0] & (ex_imm[0] & VCC))
// \Add3~1  = CARRY((ex_reg_r1[0] & ex_imm[0]))

	.dataa(ex_reg_r1[0]),
	.datab(ex_imm[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (ex_imm[1] & ((ex_reg_r1[1] & (\Add3~1  & VCC)) # (!ex_reg_r1[1] & (!\Add3~1 )))) # (!ex_imm[1] & ((ex_reg_r1[1] & (!\Add3~1 )) # (!ex_reg_r1[1] & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((ex_imm[1] & (!ex_reg_r1[1] & !\Add3~1 )) # (!ex_imm[1] & ((!\Add3~1 ) # (!ex_reg_r1[1]))))

	.dataa(ex_imm[1]),
	.datab(ex_reg_r1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \mem_pc_new[1]~0 (
// Equation(s):
// \mem_pc_new[1]~0_combout  = (\ex_sig_jump~q  & ((\Add3~2_combout ))) # (!\ex_sig_jump~q  & (ex_pc[1]))

	.dataa(ex_pc[1]),
	.datab(\ex_sig_jump~q ),
	.datac(gnd),
	.datad(\Add3~2_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[1]~0 .lut_mask = 16'hEE22;
defparam \mem_pc_new[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \mem_pc_new[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[1]~0_combout ),
	.asdata(\Add4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[1] .is_wysiwyg = "true";
defparam \mem_pc_new[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \pcreg0|pcnter~6 (
// Equation(s):
// \pcreg0|pcnter~6_combout  = (mem_pc_new[1] & (\pcreg0|always0~0_combout  & !\button_in[0]~input_o ))

	.dataa(mem_pc_new[1]),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~6_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~6 .lut_mask = 16'h00A0;
defparam \pcreg0|pcnter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \pcreg0|pcnter[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[1] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \if_pc_4[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[1] .is_wysiwyg = "true";
defparam \if_pc_4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \id_pc_4[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[1] .is_wysiwyg = "true";
defparam \id_pc_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \ex_pc[1]~feeder (
// Equation(s):
// \ex_pc[1]~feeder_combout  = id_pc_4[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_pc_4[1]),
	.cin(gnd),
	.combout(\ex_pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_pc[1]~feeder .lut_mask = 16'hFF00;
defparam \ex_pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \ex_pc[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[1] .is_wysiwyg = "true";
defparam \ex_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (ex_imm[1] & ((ex_pc[1] & (\Add4~1  & VCC)) # (!ex_pc[1] & (!\Add4~1 )))) # (!ex_imm[1] & ((ex_pc[1] & (!\Add4~1 )) # (!ex_pc[1] & ((\Add4~1 ) # (GND)))))
// \Add4~3  = CARRY((ex_imm[1] & (!ex_pc[1] & !\Add4~1 )) # (!ex_imm[1] & ((!\Add4~1 ) # (!ex_pc[1]))))

	.dataa(ex_imm[1]),
	.datab(ex_pc[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h9617;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = ((ex_imm[4] $ (ex_pc[4] $ (!\Add4~7 )))) # (GND)
// \Add4~9  = CARRY((ex_imm[4] & ((ex_pc[4]) # (!\Add4~7 ))) # (!ex_imm[4] & (ex_pc[4] & !\Add4~7 )))

	.dataa(ex_imm[4]),
	.datab(ex_pc[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h698E;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \mem_wire_reg_wb[4]~12 (
// Equation(s):
// \mem_wire_reg_wb[4]~12_combout  = (\mem_reg_wb[26]~1_combout  & (((\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & ((\mem0|q[4]~20_combout ))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[4]))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[4]),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(\mem0|q[4]~20_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[4]~12 .lut_mask = 16'hF4A4;
defparam \mem_wire_reg_wb[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \mem_wire_reg_wb[4]~13 (
// Equation(s):
// \mem_wire_reg_wb[4]~13_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[4]~12_combout  & (\Add4~8_combout )) # (!\mem_wire_reg_wb[4]~12_combout  & ((ex_pc_4[4]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[4]~12_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~8_combout ),
	.datac(ex_pc_4[4]),
	.datad(\mem_wire_reg_wb[4]~12_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[4]~13 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \mem_wire_reg_wb[4]~14 (
// Equation(s):
// \mem_wire_reg_wb[4]~14_combout  = (\Equal6~1_combout  & (ex_imm[4])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[4]~13_combout )))

	.dataa(ex_imm[4]),
	.datab(gnd),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[4]~13_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[4]~14 .lut_mask = 16'hAFA0;
defparam \mem_wire_reg_wb[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \mem_reg_wb[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[4] .is_wysiwyg = "true";
defparam \mem_reg_wb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \reg0|xx~30 (
// Equation(s):
// \reg0|xx~30_combout  = (!\button_in[0]~input_o  & mem_reg_wb[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[4]),
	.cin(gnd),
	.combout(\reg0|xx~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~30 .lut_mask = 16'h0F00;
defparam \reg0|xx~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \reg0|xx[14][4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][4] .is_wysiwyg = "true";
defparam \reg0|xx[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \reg0|r1[4]~101 (
// Equation(s):
// \reg0|r1[4]~101_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[13][4]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[12][4]~q )))))

	.dataa(\reg0|xx[13][4]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[12][4]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~101 .lut_mask = 16'hEE30;
defparam \reg0|r1[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \reg0|r1[4]~102 (
// Equation(s):
// \reg0|r1[4]~102_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[4]~101_combout  & ((\reg0|xx[15][4]~q ))) # (!\reg0|r1[4]~101_combout  & (\reg0|xx[14][4]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[4]~101_combout ))))

	.dataa(\reg0|xx[14][4]~q ),
	.datab(\reg0|xx[15][4]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[4]~101_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~102 .lut_mask = 16'hCFA0;
defparam \reg0|r1[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \reg0|r1[4]~94 (
// Equation(s):
// \reg0|r1[4]~94_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|xx[10][4]~q )) # (!\mem0|q[16]~13_combout  & ((\reg0|xx[8][4]~q )))))

	.dataa(\reg0|xx[10][4]~q ),
	.datab(\reg0|xx[8][4]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~94 .lut_mask = 16'hFA0C;
defparam \reg0|r1[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneive_lcell_comb \reg0|r1[4]~95 (
// Equation(s):
// \reg0|r1[4]~95_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[4]~94_combout  & ((\reg0|xx[11][4]~q ))) # (!\reg0|r1[4]~94_combout  & (\reg0|xx[9][4]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[4]~94_combout ))))

	.dataa(\reg0|xx[9][4]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[11][4]~q ),
	.datad(\reg0|r1[4]~94_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~95 .lut_mask = 16'hF388;
defparam \reg0|r1[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \reg0|r1[4]~98 (
// Equation(s):
// \reg0|r1[4]~98_combout  = (\mem0|q[15]~6_combout  & (\reg0|xx[3][4]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][4]~q )))

	.dataa(\reg0|xx[3][4]~q ),
	.datab(\reg0|xx[2][4]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~98 .lut_mask = 16'hAACC;
defparam \reg0|r1[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \reg0|r1[4]~99 (
// Equation(s):
// \reg0|r1[4]~99_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[4]~98_combout )))) # (!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & (\reg0|xx[1][4]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[1][4]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[4]~98_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~99 .lut_mask = 16'hF808;
defparam \reg0|r1[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \reg0|r1[4]~96 (
// Equation(s):
// \reg0|r1[4]~96_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][4]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][4]~q )))))

	.dataa(\reg0|xx[5][4]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[4][4]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~96 .lut_mask = 16'hEE30;
defparam \reg0|r1[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \reg0|r1[4]~97 (
// Equation(s):
// \reg0|r1[4]~97_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[4]~96_combout  & ((\reg0|xx[7][4]~q ))) # (!\reg0|r1[4]~96_combout  & (\reg0|xx[6][4]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[4]~96_combout ))))

	.dataa(\reg0|xx[6][4]~q ),
	.datab(\reg0|xx[7][4]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[4]~96_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~97 .lut_mask = 16'hCFA0;
defparam \reg0|r1[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \reg0|r1[4]~100 (
// Equation(s):
// \reg0|r1[4]~100_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|r1[4]~97_combout ))) # (!\mem0|q[17]~11_combout  & (\reg0|r1[4]~99_combout ))))

	.dataa(\reg0|r1[4]~99_combout ),
	.datab(\reg0|r1[4]~97_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~100 .lut_mask = 16'hFC0A;
defparam \reg0|r1[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \reg0|r1[4]~103 (
// Equation(s):
// \reg0|r1[4]~103_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[4]~100_combout  & (\reg0|r1[4]~102_combout )) # (!\reg0|r1[4]~100_combout  & ((\reg0|r1[4]~95_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[4]~100_combout ))))

	.dataa(\reg0|r1[4]~102_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[4]~95_combout ),
	.datad(\reg0|r1[4]~100_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~103 .lut_mask = 16'hBBC0;
defparam \reg0|r1[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \reg0|r1[4]~84 (
// Equation(s):
// \reg0|r1[4]~84_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[21][4]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][4]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[17][4]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][4]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~84 .lut_mask = 16'hCCE2;
defparam \reg0|r1[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \reg0|r1[4]~85 (
// Equation(s):
// \reg0|r1[4]~85_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[4]~84_combout  & (\reg0|xx[29][4]~q )) # (!\reg0|r1[4]~84_combout  & ((\reg0|xx[25][4]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[4]~84_combout ))))

	.dataa(\reg0|xx[29][4]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][4]~q ),
	.datad(\reg0|r1[4]~84_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~85 .lut_mask = 16'hBBC0;
defparam \reg0|r1[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \reg0|r1[4]~91 (
// Equation(s):
// \reg0|r1[4]~91_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[23][4]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[19][4]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[23][4]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[19][4]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~91 .lut_mask = 16'hCCB8;
defparam \reg0|r1[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \reg0|r1[4]~92 (
// Equation(s):
// \reg0|r1[4]~92_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[4]~91_combout  & ((\reg0|xx[31][4]~q ))) # (!\reg0|r1[4]~91_combout  & (\reg0|xx[27][4]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[4]~91_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[27][4]~q ),
	.datac(\reg0|xx[31][4]~q ),
	.datad(\reg0|r1[4]~91_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~92 .lut_mask = 16'hF588;
defparam \reg0|r1[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \reg0|r1[4]~88 (
// Equation(s):
// \reg0|r1[4]~88_combout  = (\mem0|q[18]~12_combout  & ((\reg0|xx[24][4]~q ) # ((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|xx[16][4]~q  & !\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[24][4]~q ),
	.datac(\reg0|xx[16][4]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~88 .lut_mask = 16'hAAD8;
defparam \reg0|r1[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N10
cycloneive_lcell_comb \reg0|r1[4]~89 (
// Equation(s):
// \reg0|r1[4]~89_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[4]~88_combout  & ((\reg0|xx[28][4]~q ))) # (!\reg0|r1[4]~88_combout  & (\reg0|xx[20][4]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[4]~88_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[20][4]~q ),
	.datac(\reg0|xx[28][4]~q ),
	.datad(\reg0|r1[4]~88_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~89 .lut_mask = 16'hF588;
defparam \reg0|r1[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \reg0|r1[4]~86 (
// Equation(s):
// \reg0|r1[4]~86_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[26][4]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[18][4]~q )))))

	.dataa(\reg0|xx[26][4]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][4]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~86 .lut_mask = 16'hEE30;
defparam \reg0|r1[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \reg0|r1[4]~87 (
// Equation(s):
// \reg0|r1[4]~87_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[4]~86_combout  & ((\reg0|xx[30][4]~q ))) # (!\reg0|r1[4]~86_combout  & (\reg0|xx[22][4]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[4]~86_combout ))))

	.dataa(\reg0|xx[22][4]~q ),
	.datab(\reg0|xx[30][4]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[4]~86_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~87 .lut_mask = 16'hCFA0;
defparam \reg0|r1[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N0
cycloneive_lcell_comb \reg0|r1[4]~90 (
// Equation(s):
// \reg0|r1[4]~90_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|r1[4]~87_combout ))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[4]~89_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[4]~89_combout ),
	.datac(\reg0|r1[4]~87_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~90 .lut_mask = 16'hFA44;
defparam \reg0|r1[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N14
cycloneive_lcell_comb \reg0|r1[4]~93 (
// Equation(s):
// \reg0|r1[4]~93_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[4]~90_combout  & ((\reg0|r1[4]~92_combout ))) # (!\reg0|r1[4]~90_combout  & (\reg0|r1[4]~85_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[4]~90_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[4]~85_combout ),
	.datac(\reg0|r1[4]~92_combout ),
	.datad(\reg0|r1[4]~90_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~93 .lut_mask = 16'hF588;
defparam \reg0|r1[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cycloneive_lcell_comb \reg0|r1[4]~104 (
// Equation(s):
// \reg0|r1[4]~104_combout  = (\mem0|q[19]~14_combout  & (((\reg0|r1[4]~93_combout )))) # (!\mem0|q[19]~14_combout  & (\reg0|WideOr0~combout  & (\reg0|r1[4]~103_combout )))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[4]~103_combout ),
	.datad(\reg0|r1[4]~93_combout ),
	.cin(gnd),
	.combout(\reg0|r1[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[4]~104 .lut_mask = 16'hEA40;
defparam \reg0|r1[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
cycloneive_lcell_comb \id_reg_r1[4]~feeder (
// Equation(s):
// \id_reg_r1[4]~feeder_combout  = \reg0|r1[4]~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r1[4]~104_combout ),
	.cin(gnd),
	.combout(\id_reg_r1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r1[4]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \id_reg_r1[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[4] .is_wysiwyg = "true";
defparam \id_reg_r1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \ex_reg_r1[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[4] .is_wysiwyg = "true";
defparam \ex_reg_r1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \ex_reg_r1[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[2] .is_wysiwyg = "true";
defparam \ex_reg_r1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((ex_imm[2] $ (ex_reg_r1[2] $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((ex_imm[2] & ((ex_reg_r1[2]) # (!\Add3~3 ))) # (!ex_imm[2] & (ex_reg_r1[2] & !\Add3~3 )))

	.dataa(ex_imm[2]),
	.datab(ex_reg_r1[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (ex_reg_r1[3] & ((ex_imm[3] & (\Add3~5  & VCC)) # (!ex_imm[3] & (!\Add3~5 )))) # (!ex_reg_r1[3] & ((ex_imm[3] & (!\Add3~5 )) # (!ex_imm[3] & ((\Add3~5 ) # (GND)))))
// \Add3~7  = CARRY((ex_reg_r1[3] & (!ex_imm[3] & !\Add3~5 )) # (!ex_reg_r1[3] & ((!\Add3~5 ) # (!ex_imm[3]))))

	.dataa(ex_reg_r1[3]),
	.datab(ex_imm[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h9617;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((ex_imm[4] $ (ex_reg_r1[4] $ (!\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((ex_imm[4] & ((ex_reg_r1[4]) # (!\Add3~7 ))) # (!ex_imm[4] & (ex_reg_r1[4] & !\Add3~7 )))

	.dataa(ex_imm[4]),
	.datab(ex_reg_r1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h698E;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (ex_reg_r1[5] & ((ex_imm[5] & (\Add3~9  & VCC)) # (!ex_imm[5] & (!\Add3~9 )))) # (!ex_reg_r1[5] & ((ex_imm[5] & (!\Add3~9 )) # (!ex_imm[5] & ((\Add3~9 ) # (GND)))))
// \Add3~11  = CARRY((ex_reg_r1[5] & (!ex_imm[5] & !\Add3~9 )) # (!ex_reg_r1[5] & ((!\Add3~9 ) # (!ex_imm[5]))))

	.dataa(ex_reg_r1[5]),
	.datab(ex_imm[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h9617;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((ex_reg_r1[6] $ (ex_imm[6] $ (!\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((ex_reg_r1[6] & ((ex_imm[6]) # (!\Add3~11 ))) # (!ex_reg_r1[6] & (ex_imm[6] & !\Add3~11 )))

	.dataa(ex_reg_r1[6]),
	.datab(ex_imm[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h698E;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (ex_imm[7] & ((ex_reg_r1[7] & (\Add3~13  & VCC)) # (!ex_reg_r1[7] & (!\Add3~13 )))) # (!ex_imm[7] & ((ex_reg_r1[7] & (!\Add3~13 )) # (!ex_reg_r1[7] & ((\Add3~13 ) # (GND)))))
// \Add3~15  = CARRY((ex_imm[7] & (!ex_reg_r1[7] & !\Add3~13 )) # (!ex_imm[7] & ((!\Add3~13 ) # (!ex_reg_r1[7]))))

	.dataa(ex_imm[7]),
	.datab(ex_reg_r1[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h9617;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = ((ex_imm[8] $ (ex_reg_r1[8] $ (!\Add3~15 )))) # (GND)
// \Add3~17  = CARRY((ex_imm[8] & ((ex_reg_r1[8]) # (!\Add3~15 ))) # (!ex_imm[8] & (ex_reg_r1[8] & !\Add3~15 )))

	.dataa(ex_imm[8]),
	.datab(ex_reg_r1[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h698E;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (ex_reg_r1[9] & ((ex_imm[9] & (\Add3~17  & VCC)) # (!ex_imm[9] & (!\Add3~17 )))) # (!ex_reg_r1[9] & ((ex_imm[9] & (!\Add3~17 )) # (!ex_imm[9] & ((\Add3~17 ) # (GND)))))
// \Add3~19  = CARRY((ex_reg_r1[9] & (!ex_imm[9] & !\Add3~17 )) # (!ex_reg_r1[9] & ((!\Add3~17 ) # (!ex_imm[9]))))

	.dataa(ex_reg_r1[9]),
	.datab(ex_imm[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h9617;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \mem_pc_new[9]~9 (
// Equation(s):
// \mem_pc_new[9]~9_combout  = (\ex_sig_jump~q  & ((\Add3~18_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[9]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[9]),
	.datac(gnd),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[9]~9 .lut_mask = 16'hEE44;
defparam \mem_pc_new[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \mem_pc_new[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[9]~9_combout ),
	.asdata(\Add4~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[9] .is_wysiwyg = "true";
defparam \mem_pc_new[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \pcreg0|pcnter~10 (
// Equation(s):
// \pcreg0|pcnter~10_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[9]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[9]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~10_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~10 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N27
dffeas \pcreg0|pcnter[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[9] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \if_pc[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[9] .is_wysiwyg = "true";
defparam \if_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \id_pc[9]~feeder (
// Equation(s):
// \id_pc[9]~feeder_combout  = if_pc[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[9]),
	.cin(gnd),
	.combout(\id_pc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[9]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \id_pc[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[9] .is_wysiwyg = "true";
defparam \id_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \ex_pc[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[9] .is_wysiwyg = "true";
defparam \ex_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \mem_wire_reg_wb[9]~27 (
// Equation(s):
// \mem_wire_reg_wb[9]~27_combout  = (\mem_reg_wb[26]~1_combout  & (((ex_pc_4[9]) # (\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (ex_alu_res[9] & ((!\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[9]),
	.datac(ex_pc_4[9]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[9]~27 .lut_mask = 16'hAAE4;
defparam \mem_wire_reg_wb[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \mem_wire_reg_wb[9]~28 (
// Equation(s):
// \mem_wire_reg_wb[9]~28_combout  = (\mem_wire_reg_wb[9]~27_combout  & ((\Add4~18_combout ) # ((!\mem_reg_wb[26]~0_combout )))) # (!\mem_wire_reg_wb[9]~27_combout  & (((\mem_reg_wb[26]~0_combout  & \mem0|q[9]~29_combout ))))

	.dataa(\Add4~18_combout ),
	.datab(\mem_wire_reg_wb[9]~27_combout ),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(\mem0|q[9]~29_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[9]~28 .lut_mask = 16'hBC8C;
defparam \mem_wire_reg_wb[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \mem_wire_reg_wb[9]~29 (
// Equation(s):
// \mem_wire_reg_wb[9]~29_combout  = (\Equal6~1_combout  & (ex_imm[9])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[9]~28_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(ex_imm[9]),
	.datac(gnd),
	.datad(\mem_wire_reg_wb[9]~28_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[9]~29 .lut_mask = 16'hDD88;
defparam \mem_wire_reg_wb[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \mem_reg_wb[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[9] .is_wysiwyg = "true";
defparam \mem_reg_wb[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N12
cycloneive_lcell_comb \reg0|xx~35 (
// Equation(s):
// \reg0|xx~35_combout  = (!\button_in[0]~input_o  & mem_reg_wb[9])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[9]),
	.cin(gnd),
	.combout(\reg0|xx~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~35 .lut_mask = 16'h3300;
defparam \reg0|xx~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y11_N1
dffeas \reg0|xx[23][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][9] .is_wysiwyg = "true";
defparam \reg0|xx[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y11_N19
dffeas \reg0|xx[31][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][9] .is_wysiwyg = "true";
defparam \reg0|xx[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y11_N23
dffeas \reg0|xx[27][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][9] .is_wysiwyg = "true";
defparam \reg0|xx[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y11_N17
dffeas \reg0|xx[19][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][9] .is_wysiwyg = "true";
defparam \reg0|xx[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N16
cycloneive_lcell_comb \reg0|r2[9]~637 (
// Equation(s):
// \reg0|r2[9]~637_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[27][9]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[19][9]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][9]~q ),
	.datac(\reg0|xx[19][9]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~637_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~637 .lut_mask = 16'hAAD8;
defparam \reg0|r2[9]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N18
cycloneive_lcell_comb \reg0|r2[9]~638 (
// Equation(s):
// \reg0|r2[9]~638_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[9]~637_combout  & ((\reg0|xx[31][9]~q ))) # (!\reg0|r2[9]~637_combout  & (\reg0|xx[23][9]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[9]~637_combout ))))

	.dataa(\reg0|xx[23][9]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[31][9]~q ),
	.datad(\reg0|r2[9]~637_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~638_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~638 .lut_mask = 16'hF388;
defparam \reg0|r2[9]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \reg0|xx[30][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][9] .is_wysiwyg = "true";
defparam \reg0|xx[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \reg0|xx[26][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][9] .is_wysiwyg = "true";
defparam \reg0|xx[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \reg0|xx[18][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][9] .is_wysiwyg = "true";
defparam \reg0|xx[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \reg0|xx[22][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][9] .is_wysiwyg = "true";
defparam \reg0|xx[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \reg0|r2[9]~630 (
// Equation(s):
// \reg0|r2[9]~630_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][9]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][9]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][9]~q ),
	.datac(\reg0|xx[22][9]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~630_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~630 .lut_mask = 16'hAAE4;
defparam \reg0|r2[9]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \reg0|r2[9]~631 (
// Equation(s):
// \reg0|r2[9]~631_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[9]~630_combout  & (\reg0|xx[30][9]~q )) # (!\reg0|r2[9]~630_combout  & ((\reg0|xx[26][9]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[9]~630_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[30][9]~q ),
	.datac(\reg0|xx[26][9]~q ),
	.datad(\reg0|r2[9]~630_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~631_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~631 .lut_mask = 16'hDDA0;
defparam \reg0|r2[9]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y10_N11
dffeas \reg0|xx[24][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][9] .is_wysiwyg = "true";
defparam \reg0|xx[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \reg0|xx[28][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][9] .is_wysiwyg = "true";
defparam \reg0|xx[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N27
dffeas \reg0|xx[20][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][9] .is_wysiwyg = "true";
defparam \reg0|xx[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N13
dffeas \reg0|xx[16][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][9] .is_wysiwyg = "true";
defparam \reg0|xx[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \reg0|r2[9]~634 (
// Equation(s):
// \reg0|r2[9]~634_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[20][9]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[16][9]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[20][9]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[16][9]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~634_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~634 .lut_mask = 16'hCCB8;
defparam \reg0|r2[9]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \reg0|r2[9]~635 (
// Equation(s):
// \reg0|r2[9]~635_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[9]~634_combout  & ((\reg0|xx[28][9]~q ))) # (!\reg0|r2[9]~634_combout  & (\reg0|xx[24][9]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[9]~634_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][9]~q ),
	.datac(\reg0|xx[28][9]~q ),
	.datad(\reg0|r2[9]~634_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~635_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~635 .lut_mask = 16'hF588;
defparam \reg0|r2[9]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \reg0|xx[21][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][9] .is_wysiwyg = "true";
defparam \reg0|xx[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \reg0|xx[29][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][9] .is_wysiwyg = "true";
defparam \reg0|xx[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \reg0|xx[25][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][9] .is_wysiwyg = "true";
defparam \reg0|xx[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \reg0|xx[17][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][9] .is_wysiwyg = "true";
defparam \reg0|xx[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \reg0|r2[9]~632 (
// Equation(s):
// \reg0|r2[9]~632_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][9]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][9]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][9]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][9]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~632_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~632 .lut_mask = 16'hCCB8;
defparam \reg0|r2[9]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \reg0|r2[9]~633 (
// Equation(s):
// \reg0|r2[9]~633_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[9]~632_combout  & ((\reg0|xx[29][9]~q ))) # (!\reg0|r2[9]~632_combout  & (\reg0|xx[21][9]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[9]~632_combout ))))

	.dataa(\reg0|xx[21][9]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[29][9]~q ),
	.datad(\reg0|r2[9]~632_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~633_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~633 .lut_mask = 16'hF388;
defparam \reg0|r2[9]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \reg0|r2[9]~636 (
// Equation(s):
// \reg0|r2[9]~636_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[9]~633_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[9]~635_combout ))))

	.dataa(\reg0|r2[9]~635_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[9]~633_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~636_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~636 .lut_mask = 16'hF2C2;
defparam \reg0|r2[9]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \reg0|r2[9]~639 (
// Equation(s):
// \reg0|r2[9]~639_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[9]~636_combout  & (\reg0|r2[9]~638_combout )) # (!\reg0|r2[9]~636_combout  & ((\reg0|r2[9]~631_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[9]~636_combout ))))

	.dataa(\reg0|r2[9]~638_combout ),
	.datab(\reg0|r2[9]~631_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[9]~636_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~639_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~639 .lut_mask = 16'hAFC0;
defparam \reg0|r2[9]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N3
dffeas \reg0|xx[5][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][9] .is_wysiwyg = "true";
defparam \reg0|xx[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneive_lcell_comb \reg0|xx[6][9]~feeder (
// Equation(s):
// \reg0|xx[6][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N9
dffeas \reg0|xx[6][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][9] .is_wysiwyg = "true";
defparam \reg0|xx[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \reg0|xx[4][9]~feeder (
// Equation(s):
// \reg0|xx[4][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \reg0|xx[4][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][9] .is_wysiwyg = "true";
defparam \reg0|xx[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \reg0|r2[9]~640 (
// Equation(s):
// \reg0|r2[9]~640_combout  = (\mem0|q[21]~9_combout  & ((\reg0|xx[6][9]~q ) # ((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[4][9]~q  & !\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[6][9]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[4][9]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~640_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~640 .lut_mask = 16'hCCB8;
defparam \reg0|r2[9]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \reg0|xx[7][9]~feeder (
// Equation(s):
// \reg0|xx[7][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \reg0|xx[7][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][9] .is_wysiwyg = "true";
defparam \reg0|xx[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \reg0|r2[9]~641 (
// Equation(s):
// \reg0|r2[9]~641_combout  = (\reg0|r2[9]~640_combout  & (((\reg0|xx[7][9]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[9]~640_combout  & (\reg0|xx[5][9]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[5][9]~q ),
	.datab(\reg0|r2[9]~640_combout ),
	.datac(\reg0|xx[7][9]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~641_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~641 .lut_mask = 16'hE2CC;
defparam \reg0|r2[9]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N16
cycloneive_lcell_comb \reg0|xx~69 (
// Equation(s):
// \reg0|xx~69_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[9])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[9]),
	.cin(gnd),
	.combout(\reg0|xx~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~69 .lut_mask = 16'hFFCC;
defparam \reg0|xx~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N17
dffeas \reg0|xx[1][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][9] .is_wysiwyg = "true";
defparam \reg0|xx[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N2
cycloneive_lcell_comb \reg0|xx[3][9]~feeder (
// Equation(s):
// \reg0|xx[3][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N3
dffeas \reg0|xx[3][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][9] .is_wysiwyg = "true";
defparam \reg0|xx[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneive_lcell_comb \reg0|xx[2][9]~feeder (
// Equation(s):
// \reg0|xx[2][9]~feeder_combout  = \reg0|xx~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~69_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][9]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N9
dffeas \reg0|xx[2][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][9] .is_wysiwyg = "true";
defparam \reg0|xx[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N6
cycloneive_lcell_comb \reg0|r2[9]~644 (
// Equation(s):
// \reg0|r2[9]~644_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][9]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][9]~q )))

	.dataa(gnd),
	.datab(\reg0|xx[3][9]~q ),
	.datac(\reg0|xx[2][9]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~644_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~644 .lut_mask = 16'hCCF0;
defparam \reg0|r2[9]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N12
cycloneive_lcell_comb \reg0|r2[9]~645 (
// Equation(s):
// \reg0|r2[9]~645_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[9]~644_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][9]~q  & (\mem0|q[20]~3_combout )))

	.dataa(\reg0|xx[1][9]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[9]~644_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~645_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~645 .lut_mask = 16'hF808;
defparam \reg0|r2[9]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
cycloneive_lcell_comb \reg0|xx[11][9]~feeder (
// Equation(s):
// \reg0|xx[11][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[11][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N29
dffeas \reg0|xx[11][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][9] .is_wysiwyg = "true";
defparam \reg0|xx[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N11
dffeas \reg0|xx[10][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][9] .is_wysiwyg = "true";
defparam \reg0|xx[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
cycloneive_lcell_comb \reg0|xx[8][9]~feeder (
// Equation(s):
// \reg0|xx[8][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N27
dffeas \reg0|xx[8][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][9] .is_wysiwyg = "true";
defparam \reg0|xx[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \reg0|xx[9][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][9] .is_wysiwyg = "true";
defparam \reg0|xx[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N18
cycloneive_lcell_comb \reg0|r2[9]~642 (
// Equation(s):
// \reg0|r2[9]~642_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|xx[9][9]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][9]~q ))))

	.dataa(\reg0|xx[8][9]~q ),
	.datab(\reg0|xx[9][9]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~642_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~642 .lut_mask = 16'hFC0A;
defparam \reg0|r2[9]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N28
cycloneive_lcell_comb \reg0|r2[9]~643 (
// Equation(s):
// \reg0|r2[9]~643_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[9]~642_combout  & (\reg0|xx[11][9]~q )) # (!\reg0|r2[9]~642_combout  & ((\reg0|xx[10][9]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[9]~642_combout ))))

	.dataa(\reg0|xx[11][9]~q ),
	.datab(\reg0|xx[10][9]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[9]~642_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~643_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~643 .lut_mask = 16'hAFC0;
defparam \reg0|r2[9]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N14
cycloneive_lcell_comb \reg0|r2[9]~646 (
// Equation(s):
// \reg0|r2[9]~646_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|r2[9]~643_combout ))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[9]~645_combout ))))

	.dataa(\reg0|r2[9]~645_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[9]~643_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~646_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~646 .lut_mask = 16'hF2C2;
defparam \reg0|r2[9]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneive_lcell_comb \reg0|xx[13][9]~feeder (
// Equation(s):
// \reg0|xx[13][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[13][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N19
dffeas \reg0|xx[13][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][9] .is_wysiwyg = "true";
defparam \reg0|xx[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N9
dffeas \reg0|xx[12][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][9] .is_wysiwyg = "true";
defparam \reg0|xx[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N9
dffeas \reg0|xx[14][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][9] .is_wysiwyg = "true";
defparam \reg0|xx[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N8
cycloneive_lcell_comb \reg0|r2[9]~647 (
// Equation(s):
// \reg0|r2[9]~647_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][9]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][9]~q ))))

	.dataa(\reg0|xx[12][9]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][9]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~647_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~647 .lut_mask = 16'hFC22;
defparam \reg0|r2[9]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N24
cycloneive_lcell_comb \reg0|xx[15][9]~feeder (
// Equation(s):
// \reg0|xx[15][9]~feeder_combout  = \reg0|xx~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N25
dffeas \reg0|xx[15][9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][9] .is_wysiwyg = "true";
defparam \reg0|xx[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
cycloneive_lcell_comb \reg0|r2[9]~648 (
// Equation(s):
// \reg0|r2[9]~648_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[9]~647_combout  & ((\reg0|xx[15][9]~q ))) # (!\reg0|r2[9]~647_combout  & (\reg0|xx[13][9]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[9]~647_combout ))))

	.dataa(\reg0|xx[13][9]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[9]~647_combout ),
	.datad(\reg0|xx[15][9]~q ),
	.cin(gnd),
	.combout(\reg0|r2[9]~648_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~648 .lut_mask = 16'hF838;
defparam \reg0|r2[9]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \reg0|r2[9]~649 (
// Equation(s):
// \reg0|r2[9]~649_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[9]~646_combout  & ((\reg0|r2[9]~648_combout ))) # (!\reg0|r2[9]~646_combout  & (\reg0|r2[9]~641_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[9]~646_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[9]~641_combout ),
	.datac(\reg0|r2[9]~646_combout ),
	.datad(\reg0|r2[9]~648_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~649_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~649 .lut_mask = 16'hF858;
defparam \reg0|r2[9]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \reg0|r2[9]~650 (
// Equation(s):
// \reg0|r2[9]~650_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[9]~639_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[9]~649_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[9]~639_combout ),
	.datad(\reg0|r2[9]~649_combout ),
	.cin(gnd),
	.combout(\reg0|r2[9]~650_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[9]~650 .lut_mask = 16'hC480;
defparam \reg0|r2[9]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \id_reg_r2[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[9]~650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[9] .is_wysiwyg = "true";
defparam \id_reg_r2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \ex_wire_alu_in2[9]~30 (
// Equation(s):
// \ex_wire_alu_in2[9]~30_combout  = (\id_Btype~q  & (((id_reg_r2[9])))) # (!\id_Btype~q  & ((\id_Rtype~q  & ((id_reg_r2[9]))) # (!\id_Rtype~q  & (id_imm[9]))))

	.dataa(id_imm[9]),
	.datab(\id_Btype~q ),
	.datac(\id_Rtype~q ),
	.datad(id_reg_r2[9]),
	.cin(gnd),
	.combout(\ex_wire_alu_in2[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_wire_alu_in2[9]~30 .lut_mask = 16'hFE02;
defparam \ex_wire_alu_in2[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \alu0|res[11]~89 (
// Equation(s):
// \alu0|res[11]~89_combout  = (\ex_alu_res[7]~16_combout  & (((\ex_alu_res[7]~17_combout )))) # (!\ex_alu_res[7]~16_combout  & ((\ex_alu_res[7]~17_combout  & (\alu0|Equal0~2_combout )) # (!\ex_alu_res[7]~17_combout  & ((\alu0|Add1~22_combout )))))

	.dataa(\alu0|Equal0~2_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(\ex_alu_res[7]~17_combout ),
	.datad(\alu0|Add1~22_combout ),
	.cin(gnd),
	.combout(\alu0|res[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[11]~89 .lut_mask = 16'hE3E0;
defparam \alu0|res[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \alu0|res[11]~90 (
// Equation(s):
// \alu0|res[11]~90_combout  = (\ex_alu_res[7]~16_combout  & ((\ex_wire_alu_in2[11]~28_combout ) # ((!\alu0|res[11]~89_combout  & id_reg_r1[11])))) # (!\ex_alu_res[7]~16_combout  & (\alu0|res[11]~89_combout ))

	.dataa(\alu0|res[11]~89_combout ),
	.datab(\ex_alu_res[7]~16_combout ),
	.datac(id_reg_r1[11]),
	.datad(\ex_wire_alu_in2[11]~28_combout ),
	.cin(gnd),
	.combout(\alu0|res[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[11]~90 .lut_mask = 16'hEE62;
defparam \alu0|res[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \alu0|res[11]~87 (
// Equation(s):
// \alu0|res[11]~87_combout  = (\ex_alu_res[11]~30_combout  & ((\alu0|Mux120~105_combout ) # ((\ex_alu_res[11]~29_combout )))) # (!\ex_alu_res[11]~30_combout  & (((!\ex_alu_res[11]~29_combout  & \alu0|Mux120~107_combout ))))

	.dataa(\alu0|Mux120~105_combout ),
	.datab(\ex_alu_res[11]~30_combout ),
	.datac(\ex_alu_res[11]~29_combout ),
	.datad(\alu0|Mux120~107_combout ),
	.cin(gnd),
	.combout(\alu0|res[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[11]~87 .lut_mask = 16'hCBC8;
defparam \alu0|res[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \alu0|res[11]~88 (
// Equation(s):
// \alu0|res[11]~88_combout  = (\ex_alu_res[11]~29_combout  & ((\alu0|res[11]~87_combout  & ((\alu0|Mux120~117_combout ))) # (!\alu0|res[11]~87_combout  & (\alu0|Mux68~1_combout )))) # (!\ex_alu_res[11]~29_combout  & (((\alu0|res[11]~87_combout ))))

	.dataa(\alu0|Mux68~1_combout ),
	.datab(\ex_alu_res[11]~29_combout ),
	.datac(\alu0|Mux120~117_combout ),
	.datad(\alu0|res[11]~87_combout ),
	.cin(gnd),
	.combout(\alu0|res[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[11]~88 .lut_mask = 16'hF388;
defparam \alu0|res[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \alu0|res[11]~91 (
// Equation(s):
// \alu0|res[11]~91_combout  = (!\alu0|res[9]~80_combout  & ((\ex_alu_res[7]~12_combout  & ((\alu0|res[11]~88_combout ))) # (!\ex_alu_res[7]~12_combout  & (\alu0|res[11]~90_combout ))))

	.dataa(\alu0|res[11]~90_combout ),
	.datab(\alu0|res[9]~80_combout ),
	.datac(\ex_alu_res[7]~12_combout ),
	.datad(\alu0|res[11]~88_combout ),
	.cin(gnd),
	.combout(\alu0|res[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[11]~91 .lut_mask = 16'h3202;
defparam \alu0|res[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \alu0|res[11]~92 (
// Equation(s):
// \alu0|res[11]~92_combout  = (\alu0|res[11]~91_combout ) # ((\alu0|Ires[0][11]~22_combout  & \ex_alu_res[23]~28_combout ))

	.dataa(\alu0|Ires[0][11]~22_combout ),
	.datab(gnd),
	.datac(\ex_alu_res[23]~28_combout ),
	.datad(\alu0|res[11]~91_combout ),
	.cin(gnd),
	.combout(\alu0|res[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res[11]~92 .lut_mask = 16'hFFA0;
defparam \alu0|res[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \ex_alu_res[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\alu0|res[11]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[11] .is_wysiwyg = "true";
defparam \ex_alu_res[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \mem_wire_reg_wb[11]~33 (
// Equation(s):
// \mem_wire_reg_wb[11]~33_combout  = (\mem_reg_wb[26]~0_combout  & (\mem_reg_wb[26]~1_combout )) # (!\mem_reg_wb[26]~0_combout  & ((\mem_reg_wb[26]~1_combout  & (ex_pc_4[11])) # (!\mem_reg_wb[26]~1_combout  & ((ex_alu_res[11])))))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(\mem_reg_wb[26]~1_combout ),
	.datac(ex_pc_4[11]),
	.datad(ex_alu_res[11]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[11]~33 .lut_mask = 16'hD9C8;
defparam \mem_wire_reg_wb[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \mem_wire_reg_wb[11]~34 (
// Equation(s):
// \mem_wire_reg_wb[11]~34_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_wire_reg_wb[11]~33_combout  & (\Add4~22_combout )) # (!\mem_wire_reg_wb[11]~33_combout  & ((\mem0|q[11]~27_combout ))))) # (!\mem_reg_wb[26]~0_combout  & 
// (\mem_wire_reg_wb[11]~33_combout ))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(\mem_wire_reg_wb[11]~33_combout ),
	.datac(\Add4~22_combout ),
	.datad(\mem0|q[11]~27_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[11]~34 .lut_mask = 16'hE6C4;
defparam \mem_wire_reg_wb[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \mem_wire_reg_wb[11]~35 (
// Equation(s):
// \mem_wire_reg_wb[11]~35_combout  = (\Equal6~1_combout  & (ex_imm[11])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[11]~34_combout )))

	.dataa(ex_imm[11]),
	.datab(gnd),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[11]~34_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[11]~35 .lut_mask = 16'hAFA0;
defparam \mem_wire_reg_wb[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \mem_reg_wb[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[11] .is_wysiwyg = "true";
defparam \mem_reg_wb[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneive_lcell_comb \reg0|xx~37 (
// Equation(s):
// \reg0|xx~37_combout  = (!\button_in[0]~input_o  & mem_reg_wb[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[11]),
	.cin(gnd),
	.combout(\reg0|xx~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~37 .lut_mask = 16'h0F00;
defparam \reg0|xx~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \reg0|xx[29][11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][11] .is_wysiwyg = "true";
defparam \reg0|xx[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \reg0|r1[11]~588 (
// Equation(s):
// \reg0|r1[11]~588_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][11]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][11]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[17][11]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][11]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~588_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~588 .lut_mask = 16'hCCE2;
defparam \reg0|r1[11]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \reg0|r1[11]~589 (
// Equation(s):
// \reg0|r1[11]~589_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[11]~588_combout  & (\reg0|xx[29][11]~q )) # (!\reg0|r1[11]~588_combout  & ((\reg0|xx[21][11]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[11]~588_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[29][11]~q ),
	.datac(\reg0|xx[21][11]~q ),
	.datad(\reg0|r1[11]~588_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~589_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~589 .lut_mask = 16'hDDA0;
defparam \reg0|r1[11]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \reg0|r1[11]~592 (
// Equation(s):
// \reg0|r1[11]~592_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][11]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][11]~q ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[16][11]~q ),
	.datac(\reg0|xx[20][11]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~592_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~592 .lut_mask = 16'hFA44;
defparam \reg0|r1[11]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneive_lcell_comb \reg0|r1[11]~593 (
// Equation(s):
// \reg0|r1[11]~593_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[11]~592_combout  & (\reg0|xx[28][11]~q )) # (!\reg0|r1[11]~592_combout  & ((\reg0|xx[24][11]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[11]~592_combout ))))

	.dataa(\reg0|xx[28][11]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][11]~q ),
	.datad(\reg0|r1[11]~592_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~593_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~593 .lut_mask = 16'hBBC0;
defparam \reg0|r1[11]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneive_lcell_comb \reg0|r1[11]~590 (
// Equation(s):
// \reg0|r1[11]~590_combout  = (\mem0|q[17]~11_combout  & ((\reg0|xx[22][11]~q ) # ((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|xx[18][11]~q  & !\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[22][11]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[18][11]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~590_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~590 .lut_mask = 16'hCCB8;
defparam \reg0|r1[11]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N24
cycloneive_lcell_comb \reg0|r1[11]~591 (
// Equation(s):
// \reg0|r1[11]~591_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[11]~590_combout  & ((\reg0|xx[30][11]~q ))) # (!\reg0|r1[11]~590_combout  & (\reg0|xx[26][11]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[11]~590_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][11]~q ),
	.datac(\reg0|xx[30][11]~q ),
	.datad(\reg0|r1[11]~590_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~591_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~591 .lut_mask = 16'hF588;
defparam \reg0|r1[11]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cycloneive_lcell_comb \reg0|r1[11]~594 (
// Equation(s):
// \reg0|r1[11]~594_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|r1[11]~591_combout ))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[11]~593_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[11]~593_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[11]~591_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~594_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~594 .lut_mask = 16'hF4A4;
defparam \reg0|r1[11]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \reg0|r1[11]~595 (
// Equation(s):
// \reg0|r1[11]~595_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[27][11]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[19][11]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[19][11]~q ),
	.datac(\reg0|xx[27][11]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~595_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~595 .lut_mask = 16'hAAE4;
defparam \reg0|r1[11]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \reg0|r1[11]~596 (
// Equation(s):
// \reg0|r1[11]~596_combout  = (\reg0|r1[11]~595_combout  & ((\reg0|xx[31][11]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[11]~595_combout  & (((\reg0|xx[23][11]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[31][11]~q ),
	.datab(\reg0|r1[11]~595_combout ),
	.datac(\reg0|xx[23][11]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~596_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~596 .lut_mask = 16'hB8CC;
defparam \reg0|r1[11]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N30
cycloneive_lcell_comb \reg0|r1[11]~597 (
// Equation(s):
// \reg0|r1[11]~597_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[11]~594_combout  & ((\reg0|r1[11]~596_combout ))) # (!\reg0|r1[11]~594_combout  & (\reg0|r1[11]~589_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[11]~594_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[11]~589_combout ),
	.datac(\reg0|r1[11]~594_combout ),
	.datad(\reg0|r1[11]~596_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~597_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~597 .lut_mask = 16'hF858;
defparam \reg0|r1[11]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneive_lcell_comb \reg0|r1[11]~605 (
// Equation(s):
// \reg0|r1[11]~605_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][11]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][11]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][11]~q ),
	.datac(\reg0|xx[13][11]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~605_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~605 .lut_mask = 16'hFA44;
defparam \reg0|r1[11]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
cycloneive_lcell_comb \reg0|r1[11]~606 (
// Equation(s):
// \reg0|r1[11]~606_combout  = (\reg0|r1[11]~605_combout  & (((\reg0|xx[15][11]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[11]~605_combout  & (\reg0|xx[14][11]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[14][11]~q ),
	.datab(\reg0|xx[15][11]~q ),
	.datac(\reg0|r1[11]~605_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~606_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~606 .lut_mask = 16'hCAF0;
defparam \reg0|r1[11]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneive_lcell_comb \reg0|r1[11]~598 (
// Equation(s):
// \reg0|r1[11]~598_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[5][11]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][11]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[4][11]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[5][11]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~598_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~598 .lut_mask = 16'hCCE2;
defparam \reg0|r1[11]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneive_lcell_comb \reg0|r1[11]~599 (
// Equation(s):
// \reg0|r1[11]~599_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[11]~598_combout  & ((\reg0|xx[7][11]~q ))) # (!\reg0|r1[11]~598_combout  & (\reg0|xx[6][11]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[11]~598_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[6][11]~q ),
	.datac(\reg0|xx[7][11]~q ),
	.datad(\reg0|r1[11]~598_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~599_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~599 .lut_mask = 16'hF588;
defparam \reg0|r1[11]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
cycloneive_lcell_comb \reg0|r1[11]~602 (
// Equation(s):
// \reg0|r1[11]~602_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][11]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][11]~q ))

	.dataa(\reg0|xx[2][11]~q ),
	.datab(gnd),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|xx[3][11]~q ),
	.cin(gnd),
	.combout(\reg0|r1[11]~602_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~602 .lut_mask = 16'hFA0A;
defparam \reg0|r1[11]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N22
cycloneive_lcell_comb \reg0|r1[11]~603 (
// Equation(s):
// \reg0|r1[11]~603_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[11]~602_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][11]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][11]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[11]~602_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~603_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~603 .lut_mask = 16'hF808;
defparam \reg0|r1[11]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneive_lcell_comb \reg0|r1[11]~600 (
// Equation(s):
// \reg0|r1[11]~600_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][11]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][11]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][11]~q ),
	.datac(\reg0|xx[10][11]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~600_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~600 .lut_mask = 16'hAAE4;
defparam \reg0|r1[11]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneive_lcell_comb \reg0|r1[11]~601 (
// Equation(s):
// \reg0|r1[11]~601_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[11]~600_combout  & (\reg0|xx[11][11]~q )) # (!\reg0|r1[11]~600_combout  & ((\reg0|xx[9][11]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[11]~600_combout ))))

	.dataa(\reg0|xx[11][11]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[9][11]~q ),
	.datad(\reg0|r1[11]~600_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~601_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~601 .lut_mask = 16'hBBC0;
defparam \reg0|r1[11]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
cycloneive_lcell_comb \reg0|r1[11]~604 (
// Equation(s):
// \reg0|r1[11]~604_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[11]~601_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[11]~603_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[11]~603_combout ),
	.datad(\reg0|r1[11]~601_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~604_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~604 .lut_mask = 16'hDC98;
defparam \reg0|r1[11]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
cycloneive_lcell_comb \reg0|r1[11]~607 (
// Equation(s):
// \reg0|r1[11]~607_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[11]~604_combout  & (\reg0|r1[11]~606_combout )) # (!\reg0|r1[11]~604_combout  & ((\reg0|r1[11]~599_combout ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[11]~604_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[11]~606_combout ),
	.datac(\reg0|r1[11]~599_combout ),
	.datad(\reg0|r1[11]~604_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~607_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~607 .lut_mask = 16'hDDA0;
defparam \reg0|r1[11]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N4
cycloneive_lcell_comb \reg0|r1[11]~608 (
// Equation(s):
// \reg0|r1[11]~608_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[11]~597_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[11]~607_combout )))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[11]~597_combout ),
	.datad(\reg0|r1[11]~607_combout ),
	.cin(gnd),
	.combout(\reg0|r1[11]~608_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[11]~608 .lut_mask = 16'hC480;
defparam \reg0|r1[11]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N5
dffeas \id_reg_r1[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[11]~608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[11] .is_wysiwyg = "true";
defparam \id_reg_r1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_combout  = ((id_imm[2] $ (id_reg_r1[2] $ (!\Add2~4 )))) # (GND)
// \Add2~6  = CARRY((id_imm[2] & ((id_reg_r1[2]) # (!\Add2~4 ))) # (!id_imm[2] & (id_reg_r1[2] & !\Add2~4 )))

	.dataa(id_imm[2]),
	.datab(id_reg_r1[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~4 ),
	.combout(\Add2~5_combout ),
	.cout(\Add2~6 ));
// synopsys translate_off
defparam \Add2~5 .lut_mask = 16'h698E;
defparam \Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \Add2~7 (
// Equation(s):
// \Add2~7_combout  = (id_reg_r1[3] & ((id_imm[3] & (\Add2~6  & VCC)) # (!id_imm[3] & (!\Add2~6 )))) # (!id_reg_r1[3] & ((id_imm[3] & (!\Add2~6 )) # (!id_imm[3] & ((\Add2~6 ) # (GND)))))
// \Add2~8  = CARRY((id_reg_r1[3] & (!id_imm[3] & !\Add2~6 )) # (!id_reg_r1[3] & ((!\Add2~6 ) # (!id_imm[3]))))

	.dataa(id_reg_r1[3]),
	.datab(id_imm[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~6 ),
	.combout(\Add2~7_combout ),
	.cout(\Add2~8 ));
// synopsys translate_off
defparam \Add2~7 .lut_mask = 16'h9617;
defparam \Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_combout  = ((id_imm[4] $ (id_reg_r1[4] $ (!\Add2~8 )))) # (GND)
// \Add2~10  = CARRY((id_imm[4] & ((id_reg_r1[4]) # (!\Add2~8 ))) # (!id_imm[4] & (id_reg_r1[4] & !\Add2~8 )))

	.dataa(id_imm[4]),
	.datab(id_reg_r1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~8 ),
	.combout(\Add2~9_combout ),
	.cout(\Add2~10 ));
// synopsys translate_off
defparam \Add2~9 .lut_mask = 16'h698E;
defparam \Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \Add2~11 (
// Equation(s):
// \Add2~11_combout  = (id_reg_r1[5] & ((id_imm[5] & (\Add2~10  & VCC)) # (!id_imm[5] & (!\Add2~10 )))) # (!id_reg_r1[5] & ((id_imm[5] & (!\Add2~10 )) # (!id_imm[5] & ((\Add2~10 ) # (GND)))))
// \Add2~12  = CARRY((id_reg_r1[5] & (!id_imm[5] & !\Add2~10 )) # (!id_reg_r1[5] & ((!\Add2~10 ) # (!id_imm[5]))))

	.dataa(id_reg_r1[5]),
	.datab(id_imm[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~10 ),
	.combout(\Add2~11_combout ),
	.cout(\Add2~12 ));
// synopsys translate_off
defparam \Add2~11 .lut_mask = 16'h9617;
defparam \Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = ((id_reg_r1[6] $ (id_imm[6] $ (!\Add2~12 )))) # (GND)
// \Add2~15  = CARRY((id_reg_r1[6] & ((id_imm[6]) # (!\Add2~12 ))) # (!id_reg_r1[6] & (id_imm[6] & !\Add2~12 )))

	.dataa(id_reg_r1[6]),
	.datab(id_imm[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~12 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h698E;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_combout  = (id_imm[7] & ((id_reg_r1[7] & (\Add2~15  & VCC)) # (!id_reg_r1[7] & (!\Add2~15 )))) # (!id_imm[7] & ((id_reg_r1[7] & (!\Add2~15 )) # (!id_reg_r1[7] & ((\Add2~15 ) # (GND)))))
// \Add2~18  = CARRY((id_imm[7] & (!id_reg_r1[7] & !\Add2~15 )) # (!id_imm[7] & ((!\Add2~15 ) # (!id_reg_r1[7]))))

	.dataa(id_imm[7]),
	.datab(id_reg_r1[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~17_combout ),
	.cout(\Add2~18 ));
// synopsys translate_off
defparam \Add2~17 .lut_mask = 16'h9617;
defparam \Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = ((id_imm[8] $ (id_reg_r1[8] $ (!\Add2~18 )))) # (GND)
// \Add2~25  = CARRY((id_imm[8] & ((id_reg_r1[8]) # (!\Add2~18 ))) # (!id_imm[8] & (id_reg_r1[8] & !\Add2~18 )))

	.dataa(id_imm[8]),
	.datab(id_reg_r1[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~18 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h698E;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \Add2~27 (
// Equation(s):
// \Add2~27_combout  = (id_reg_r1[9] & ((id_imm[9] & (\Add2~25  & VCC)) # (!id_imm[9] & (!\Add2~25 )))) # (!id_reg_r1[9] & ((id_imm[9] & (!\Add2~25 )) # (!id_imm[9] & ((\Add2~25 ) # (GND)))))
// \Add2~28  = CARRY((id_reg_r1[9] & (!id_imm[9] & !\Add2~25 )) # (!id_reg_r1[9] & ((!\Add2~25 ) # (!id_imm[9]))))

	.dataa(id_reg_r1[9]),
	.datab(id_imm[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~27_combout ),
	.cout(\Add2~28 ));
// synopsys translate_off
defparam \Add2~27 .lut_mask = 16'h9617;
defparam \Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = ((id_imm[10] $ (id_reg_r1[10] $ (!\Add2~28 )))) # (GND)
// \Add2~31  = CARRY((id_imm[10] & ((id_reg_r1[10]) # (!\Add2~28 ))) # (!id_imm[10] & (id_reg_r1[10] & !\Add2~28 )))

	.dataa(id_imm[10]),
	.datab(id_reg_r1[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~28 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h698E;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_combout  = (id_imm[11] & ((id_reg_r1[11] & (\Add2~31  & VCC)) # (!id_reg_r1[11] & (!\Add2~31 )))) # (!id_imm[11] & ((id_reg_r1[11] & (!\Add2~31 )) # (!id_reg_r1[11] & ((\Add2~31 ) # (GND)))))
// \Add2~34  = CARRY((id_imm[11] & (!id_reg_r1[11] & !\Add2~31 )) # (!id_imm[11] & ((!\Add2~31 ) # (!id_reg_r1[11]))))

	.dataa(id_imm[11]),
	.datab(id_reg_r1[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~33_combout ),
	.cout(\Add2~34 ));
// synopsys translate_off
defparam \Add2~33 .lut_mask = 16'h9617;
defparam \Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (state[2] & (((\Add2~36_combout )))) # (!state[2] & ((state[1] & ((\Add2~36_combout ))) # (!state[1] & (\pcreg0|pcnter [12]))))

	.dataa(state[2]),
	.datab(state[1]),
	.datac(\pcreg0|pcnter [12]),
	.datad(\Add2~36_combout ),
	.cin(gnd),
	.combout(\Add2~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'hFE10;
defparam \Add2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \mem0|store_byte[23]~1 (
// Equation(s):
// \mem0|store_byte[23]~1_combout  = (\Add2~21_combout  & ((!\mem0|Equal5~0_combout ) # (!\Add2~2_combout )))

	.dataa(gnd),
	.datab(\Add2~2_combout ),
	.datac(\mem0|Equal5~0_combout ),
	.datad(\Add2~21_combout ),
	.cin(gnd),
	.combout(\mem0|store_byte[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_byte[23]~1 .lut_mask = 16'h3F00;
defparam \mem0|store_byte[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \mem0|store_data[18]~18 (
// Equation(s):
// \mem0|store_data[18]~18_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & ((id_reg_r2[2]))) # (!\mem0|store_byte[23]~1_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [18]))))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [18]),
	.datac(\mem0|store_byte[23]~1_combout ),
	.datad(id_reg_r2[2]),
	.cin(gnd),
	.combout(\mem0|store_data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[18]~18 .lut_mask = 16'hA808;
defparam \mem0|store_data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \mem0|store_data[18]~19 (
// Equation(s):
// \mem0|store_data[18]~19_combout  = (\mem0|store_data[18]~18_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[18]))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(gnd),
	.datac(id_reg_r2[18]),
	.datad(\mem0|store_data[18]~18_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[18]~19 .lut_mask = 16'hFF50;
defparam \mem0|store_data[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[18]~19_combout ,\mem0|store_data[16]~21_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DDD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015CEAEE8FFF82FE2E25517AECB295;
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \mem0|q[16]~13 (
// Equation(s):
// \mem0|q[16]~13_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [16]))))

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [16]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\mem0|q[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[16]~13 .lut_mask = 16'hA808;
defparam \mem0|q[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \reg0|xx[22][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][12] .is_wysiwyg = "true";
defparam \reg0|xx[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \reg0|xx[30][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][12] .is_wysiwyg = "true";
defparam \reg0|xx[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \reg0|xx[26][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][12] .is_wysiwyg = "true";
defparam \reg0|xx[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \reg0|xx[18][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][12] .is_wysiwyg = "true";
defparam \reg0|xx[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \reg0|r1[12]~569 (
// Equation(s):
// \reg0|r1[12]~569_combout  = (\mem0|q[18]~12_combout  & ((\reg0|xx[26][12]~q ) # ((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|xx[18][12]~q  & !\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[26][12]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][12]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~569_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~569 .lut_mask = 16'hCCB8;
defparam \reg0|r1[12]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \reg0|r1[12]~570 (
// Equation(s):
// \reg0|r1[12]~570_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[12]~569_combout  & ((\reg0|xx[30][12]~q ))) # (!\reg0|r1[12]~569_combout  & (\reg0|xx[22][12]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[12]~569_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][12]~q ),
	.datac(\reg0|xx[30][12]~q ),
	.datad(\reg0|r1[12]~569_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~570_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~570 .lut_mask = 16'hF588;
defparam \reg0|r1[12]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \reg0|xx[28][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][12] .is_wysiwyg = "true";
defparam \reg0|xx[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N31
dffeas \reg0|xx[16][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][12] .is_wysiwyg = "true";
defparam \reg0|xx[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N21
dffeas \reg0|xx[24][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][12] .is_wysiwyg = "true";
defparam \reg0|xx[24][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N20
cycloneive_lcell_comb \reg0|r1[12]~571 (
// Equation(s):
// \reg0|r1[12]~571_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][12]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][12]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[16][12]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][12]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~571_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~571 .lut_mask = 16'hCCE2;
defparam \reg0|r1[12]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N11
dffeas \reg0|xx[20][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][12] .is_wysiwyg = "true";
defparam \reg0|xx[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N10
cycloneive_lcell_comb \reg0|r1[12]~572 (
// Equation(s):
// \reg0|r1[12]~572_combout  = (\reg0|r1[12]~571_combout  & ((\reg0|xx[28][12]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[12]~571_combout  & (((\reg0|xx[20][12]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[28][12]~q ),
	.datab(\reg0|r1[12]~571_combout ),
	.datac(\reg0|xx[20][12]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~572_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~572 .lut_mask = 16'hB8CC;
defparam \reg0|r1[12]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N28
cycloneive_lcell_comb \reg0|r1[12]~573 (
// Equation(s):
// \reg0|r1[12]~573_combout  = (\mem0|q[15]~6_combout  & (\mem0|q[16]~13_combout )) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[12]~570_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[12]~572_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[12]~570_combout ),
	.datad(\reg0|r1[12]~572_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~573_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~573 .lut_mask = 16'hD9C8;
defparam \reg0|r1[12]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N14
cycloneive_lcell_comb \reg0|r1[12]~576 (
// Equation(s):
// \reg0|r1[12]~576_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[12]~573_combout  & (\reg0|r1[12]~575_combout )) # (!\reg0|r1[12]~573_combout  & ((\reg0|r1[12]~568_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[12]~573_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[12]~575_combout ),
	.datac(\reg0|r1[12]~568_combout ),
	.datad(\reg0|r1[12]~573_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~576_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~576 .lut_mask = 16'hDDA0;
defparam \reg0|r1[12]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \reg0|xx[14][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][12] .is_wysiwyg = "true";
defparam \reg0|xx[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \reg0|xx[15][12]~feeder (
// Equation(s):
// \reg0|xx[15][12]~feeder_combout  = \reg0|xx~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \reg0|xx[15][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][12] .is_wysiwyg = "true";
defparam \reg0|xx[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N23
dffeas \reg0|xx[12][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][12] .is_wysiwyg = "true";
defparam \reg0|xx[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N7
dffeas \reg0|xx[13][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][12] .is_wysiwyg = "true";
defparam \reg0|xx[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneive_lcell_comb \reg0|r1[12]~584 (
// Equation(s):
// \reg0|r1[12]~584_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[13][12]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][12]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[12][12]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][12]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~584_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~584 .lut_mask = 16'hCCE2;
defparam \reg0|r1[12]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \reg0|r1[12]~585 (
// Equation(s):
// \reg0|r1[12]~585_combout  = (\reg0|r1[12]~584_combout  & (((\reg0|xx[15][12]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[12]~584_combout  & (\reg0|xx[14][12]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[14][12]~q ),
	.datab(\reg0|xx[15][12]~q ),
	.datac(\reg0|r1[12]~584_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~585_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~585 .lut_mask = 16'hCAF0;
defparam \reg0|r1[12]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \reg0|xx[8][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][12] .is_wysiwyg = "true";
defparam \reg0|xx[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \reg0|xx[10][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][12] .is_wysiwyg = "true";
defparam \reg0|xx[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \reg0|r1[12]~577 (
// Equation(s):
// \reg0|r1[12]~577_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & ((\reg0|xx[10][12]~q ))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][12]~q ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[8][12]~q ),
	.datac(\reg0|xx[10][12]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~577_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~577 .lut_mask = 16'hFA44;
defparam \reg0|r1[12]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N3
dffeas \reg0|xx[11][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][12] .is_wysiwyg = "true";
defparam \reg0|xx[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \reg0|r1[12]~578 (
// Equation(s):
// \reg0|r1[12]~578_combout  = (\reg0|r1[12]~577_combout  & ((\reg0|xx[11][12]~q ) # ((!\mem0|q[15]~6_combout )))) # (!\reg0|r1[12]~577_combout  & (((\reg0|xx[9][12]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\reg0|r1[12]~577_combout ),
	.datab(\reg0|xx[11][12]~q ),
	.datac(\reg0|xx[9][12]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~578_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~578 .lut_mask = 16'hD8AA;
defparam \reg0|r1[12]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N14
cycloneive_lcell_comb \reg0|xx~107 (
// Equation(s):
// \reg0|xx~107_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[12])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[12]),
	.cin(gnd),
	.combout(\reg0|xx~107_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~107 .lut_mask = 16'hFFCC;
defparam \reg0|xx~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N15
dffeas \reg0|xx[1][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][12] .is_wysiwyg = "true";
defparam \reg0|xx[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
cycloneive_lcell_comb \reg0|xx[2][12]~feeder (
// Equation(s):
// \reg0|xx[2][12]~feeder_combout  = \reg0|xx~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~38_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][12]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \reg0|xx[2][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][12] .is_wysiwyg = "true";
defparam \reg0|xx[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N16
cycloneive_lcell_comb \reg0|xx[3][12]~feeder (
// Equation(s):
// \reg0|xx[3][12]~feeder_combout  = \reg0|xx~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~38_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][12]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \reg0|xx[3][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][12] .is_wysiwyg = "true";
defparam \reg0|xx[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
cycloneive_lcell_comb \reg0|r1[12]~581 (
// Equation(s):
// \reg0|r1[12]~581_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][12]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][12]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][12]~q ),
	.datac(\reg0|xx[3][12]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~581_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~581 .lut_mask = 16'hF0CC;
defparam \reg0|r1[12]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
cycloneive_lcell_comb \reg0|r1[12]~582 (
// Equation(s):
// \reg0|r1[12]~582_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[12]~581_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][12]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\reg0|xx[1][12]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[12]~581_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~582_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~582 .lut_mask = 16'hF808;
defparam \reg0|r1[12]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N13
dffeas \reg0|xx[6][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][12] .is_wysiwyg = "true";
defparam \reg0|xx[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N3
dffeas \reg0|xx[7][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][12] .is_wysiwyg = "true";
defparam \reg0|xx[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N21
dffeas \reg0|xx[4][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][12] .is_wysiwyg = "true";
defparam \reg0|xx[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N7
dffeas \reg0|xx[5][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][12] .is_wysiwyg = "true";
defparam \reg0|xx[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N6
cycloneive_lcell_comb \reg0|r1[12]~579 (
// Equation(s):
// \reg0|r1[12]~579_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[5][12]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][12]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[4][12]~q ),
	.datac(\reg0|xx[5][12]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~579_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~579 .lut_mask = 16'hFA44;
defparam \reg0|r1[12]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
cycloneive_lcell_comb \reg0|r1[12]~580 (
// Equation(s):
// \reg0|r1[12]~580_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[12]~579_combout  & ((\reg0|xx[7][12]~q ))) # (!\reg0|r1[12]~579_combout  & (\reg0|xx[6][12]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[12]~579_combout ))))

	.dataa(\reg0|xx[6][12]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[7][12]~q ),
	.datad(\reg0|r1[12]~579_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~580_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~580 .lut_mask = 16'hF388;
defparam \reg0|r1[12]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N24
cycloneive_lcell_comb \reg0|r1[12]~583 (
// Equation(s):
// \reg0|r1[12]~583_combout  = (\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout ) # ((\reg0|r1[12]~580_combout )))) # (!\mem0|q[17]~11_combout  & (!\mem0|q[18]~12_combout  & (\reg0|r1[12]~582_combout )))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[12]~582_combout ),
	.datad(\reg0|r1[12]~580_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~583_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~583 .lut_mask = 16'hBA98;
defparam \reg0|r1[12]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N18
cycloneive_lcell_comb \reg0|r1[12]~586 (
// Equation(s):
// \reg0|r1[12]~586_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[12]~583_combout  & (\reg0|r1[12]~585_combout )) # (!\reg0|r1[12]~583_combout  & ((\reg0|r1[12]~578_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[12]~583_combout ))))

	.dataa(\reg0|r1[12]~585_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[12]~578_combout ),
	.datad(\reg0|r1[12]~583_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~586_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~586 .lut_mask = 16'hBBC0;
defparam \reg0|r1[12]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N6
cycloneive_lcell_comb \reg0|r1[12]~587 (
// Equation(s):
// \reg0|r1[12]~587_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & (\reg0|r1[12]~576_combout )) # (!\mem0|q[19]~14_combout  & ((\reg0|r1[12]~586_combout )))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[12]~576_combout ),
	.datad(\reg0|r1[12]~586_combout ),
	.cin(gnd),
	.combout(\reg0|r1[12]~587_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[12]~587 .lut_mask = 16'hC480;
defparam \reg0|r1[12]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N7
dffeas \id_reg_r1[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[12]~587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[12] .is_wysiwyg = "true";
defparam \id_reg_r1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \ex_reg_r1[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[12] .is_wysiwyg = "true";
defparam \ex_reg_r1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \mem_pc_new[12]~12 (
// Equation(s):
// \mem_pc_new[12]~12_combout  = (\ex_sig_jump~q  & ((\Add3~24_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[12]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[12]),
	.datac(gnd),
	.datad(\Add3~24_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[12]~12 .lut_mask = 16'hEE44;
defparam \mem_pc_new[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \mem_pc_new[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[12]~12_combout ),
	.asdata(\Add4~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[12] .is_wysiwyg = "true";
defparam \mem_pc_new[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \pcreg0|pcnter~13 (
// Equation(s):
// \pcreg0|pcnter~13_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[12]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[12]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~13_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~13 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \pcreg0|pcnter[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[12] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \if_pc[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcreg0|pcnter [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[12] .is_wysiwyg = "true";
defparam \if_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \id_pc[12]~feeder (
// Equation(s):
// \id_pc[12]~feeder_combout  = if_pc[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[12]),
	.cin(gnd),
	.combout(\id_pc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[12]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \id_pc[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[12] .is_wysiwyg = "true";
defparam \id_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \ex_pc[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[12] .is_wysiwyg = "true";
defparam \ex_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \mem_wire_reg_wb[12]~36 (
// Equation(s):
// \mem_wire_reg_wb[12]~36_combout  = (\mem_reg_wb[26]~1_combout  & (((\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & ((\mem0|q[12]~25_combout ))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[12]))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[12]),
	.datac(\mem0|q[12]~25_combout ),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[12]~36 .lut_mask = 16'hFA44;
defparam \mem_wire_reg_wb[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \mem_wire_reg_wb[12]~37 (
// Equation(s):
// \mem_wire_reg_wb[12]~37_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[12]~36_combout  & (\Add4~24_combout )) # (!\mem_wire_reg_wb[12]~36_combout  & ((ex_pc_4[12]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[12]~36_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~24_combout ),
	.datac(ex_pc_4[12]),
	.datad(\mem_wire_reg_wb[12]~36_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[12]~37 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \mem_wire_reg_wb[12]~38 (
// Equation(s):
// \mem_wire_reg_wb[12]~38_combout  = (\Equal6~1_combout  & (ex_imm[12])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[12]~37_combout )))

	.dataa(gnd),
	.datab(\Equal6~1_combout ),
	.datac(ex_imm[12]),
	.datad(\mem_wire_reg_wb[12]~37_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[12]~38 .lut_mask = 16'hF3C0;
defparam \mem_wire_reg_wb[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \mem_reg_wb[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[12] .is_wysiwyg = "true";
defparam \mem_reg_wb[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneive_lcell_comb \reg0|xx~38 (
// Equation(s):
// \reg0|xx~38_combout  = (!\button_in[0]~input_o  & mem_reg_wb[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[12]),
	.cin(gnd),
	.combout(\reg0|xx~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~38 .lut_mask = 16'h0F00;
defparam \reg0|xx~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \reg0|xx[9][12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][12] .is_wysiwyg = "true";
defparam \reg0|xx[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \reg0|r2[12]~577 (
// Equation(s):
// \reg0|r2[12]~577_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|xx[9][12]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[8][12]~q )))))

	.dataa(\reg0|xx[9][12]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[8][12]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~577_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~577 .lut_mask = 16'hEE30;
defparam \reg0|r2[12]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \reg0|r2[12]~578 (
// Equation(s):
// \reg0|r2[12]~578_combout  = (\reg0|r2[12]~577_combout  & (((\reg0|xx[11][12]~q ) # (!\mem0|q[21]~9_combout )))) # (!\reg0|r2[12]~577_combout  & (\reg0|xx[10][12]~q  & ((\mem0|q[21]~9_combout ))))

	.dataa(\reg0|r2[12]~577_combout ),
	.datab(\reg0|xx[10][12]~q ),
	.datac(\reg0|xx[11][12]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~578_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~578 .lut_mask = 16'hE4AA;
defparam \reg0|r2[12]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \reg0|r2[12]~584 (
// Equation(s):
// \reg0|r2[12]~584_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][12]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][12]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[12][12]~q ),
	.datac(\reg0|xx[14][12]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~584_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~584 .lut_mask = 16'hFA44;
defparam \reg0|r2[12]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \reg0|r2[12]~585 (
// Equation(s):
// \reg0|r2[12]~585_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[12]~584_combout  & (\reg0|xx[15][12]~q )) # (!\reg0|r2[12]~584_combout  & ((\reg0|xx[13][12]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[12]~584_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[15][12]~q ),
	.datac(\reg0|r2[12]~584_combout ),
	.datad(\reg0|xx[13][12]~q ),
	.cin(gnd),
	.combout(\reg0|r2[12]~585_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~585 .lut_mask = 16'hDAD0;
defparam \reg0|r2[12]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N2
cycloneive_lcell_comb \reg0|r2[12]~581 (
// Equation(s):
// \reg0|r2[12]~581_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][12]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][12]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][12]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|xx[3][12]~q ),
	.cin(gnd),
	.combout(\reg0|r2[12]~581_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~581 .lut_mask = 16'hFC0C;
defparam \reg0|r2[12]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \reg0|r2[12]~582 (
// Equation(s):
// \reg0|r2[12]~582_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[12]~581_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][12]~q )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[1][12]~q ),
	.datad(\reg0|r2[12]~581_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~582_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~582 .lut_mask = 16'hEA40;
defparam \reg0|r2[12]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
cycloneive_lcell_comb \reg0|r2[12]~579 (
// Equation(s):
// \reg0|r2[12]~579_combout  = (\mem0|q[20]~3_combout  & (\mem0|q[21]~9_combout )) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][12]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][12]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[4][12]~q ),
	.datad(\reg0|xx[6][12]~q ),
	.cin(gnd),
	.combout(\reg0|r2[12]~579_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~579 .lut_mask = 16'hDC98;
defparam \reg0|r2[12]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
cycloneive_lcell_comb \reg0|r2[12]~580 (
// Equation(s):
// \reg0|r2[12]~580_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[12]~579_combout  & ((\reg0|xx[7][12]~q ))) # (!\reg0|r2[12]~579_combout  & (\reg0|xx[5][12]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[12]~579_combout ))))

	.dataa(\reg0|xx[5][12]~q ),
	.datab(\reg0|xx[7][12]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[12]~579_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~580_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~580 .lut_mask = 16'hCFA0;
defparam \reg0|r2[12]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \reg0|r2[12]~583 (
// Equation(s):
// \reg0|r2[12]~583_combout  = (\mem0|q[23]~7_combout  & (\mem0|q[22]~8_combout )) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|r2[12]~580_combout ))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[12]~582_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[12]~582_combout ),
	.datad(\reg0|r2[12]~580_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~583_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~583 .lut_mask = 16'hDC98;
defparam \reg0|r2[12]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \reg0|r2[12]~586 (
// Equation(s):
// \reg0|r2[12]~586_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[12]~583_combout  & ((\reg0|r2[12]~585_combout ))) # (!\reg0|r2[12]~583_combout  & (\reg0|r2[12]~578_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[12]~583_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[12]~578_combout ),
	.datac(\reg0|r2[12]~585_combout ),
	.datad(\reg0|r2[12]~583_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~586_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~586 .lut_mask = 16'hF588;
defparam \reg0|r2[12]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \reg0|r2[12]~567 (
// Equation(s):
// \reg0|r2[12]~567_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|xx[26][12]~q ))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][12]~q ))))

	.dataa(\reg0|xx[18][12]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[26][12]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~567_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~567 .lut_mask = 16'hFC22;
defparam \reg0|r2[12]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \reg0|r2[12]~568 (
// Equation(s):
// \reg0|r2[12]~568_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[12]~567_combout  & (\reg0|xx[30][12]~q )) # (!\reg0|r2[12]~567_combout  & ((\reg0|xx[22][12]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[12]~567_combout ))))

	.dataa(\reg0|xx[30][12]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[22][12]~q ),
	.datad(\reg0|r2[12]~567_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~568_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~568 .lut_mask = 16'hBBC0;
defparam \reg0|r2[12]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N12
cycloneive_lcell_comb \reg0|r2[12]~574 (
// Equation(s):
// \reg0|r2[12]~574_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[23][12]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[19][12]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[23][12]~q ),
	.datac(\reg0|xx[19][12]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~574_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~574 .lut_mask = 16'hEE50;
defparam \reg0|r2[12]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N26
cycloneive_lcell_comb \reg0|r2[12]~575 (
// Equation(s):
// \reg0|r2[12]~575_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[12]~574_combout  & ((\reg0|xx[31][12]~q ))) # (!\reg0|r2[12]~574_combout  & (\reg0|xx[27][12]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[12]~574_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][12]~q ),
	.datac(\reg0|xx[31][12]~q ),
	.datad(\reg0|r2[12]~574_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~575_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~575 .lut_mask = 16'hF588;
defparam \reg0|r2[12]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \reg0|r2[12]~571 (
// Equation(s):
// \reg0|r2[12]~571_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][12]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][12]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][12]~q ),
	.datac(\reg0|xx[16][12]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~571_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~571 .lut_mask = 16'hAAD8;
defparam \reg0|r2[12]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \reg0|r2[12]~572 (
// Equation(s):
// \reg0|r2[12]~572_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[12]~571_combout  & ((\reg0|xx[28][12]~q ))) # (!\reg0|r2[12]~571_combout  & (\reg0|xx[20][12]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[12]~571_combout ))))

	.dataa(\reg0|xx[20][12]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[28][12]~q ),
	.datad(\reg0|r2[12]~571_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~572_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~572 .lut_mask = 16'hF388;
defparam \reg0|r2[12]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \reg0|r2[12]~569 (
// Equation(s):
// \reg0|r2[12]~569_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][12]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][12]~q )))))

	.dataa(\reg0|xx[21][12]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][12]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~569_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~569 .lut_mask = 16'hEE30;
defparam \reg0|r2[12]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \reg0|r2[12]~570 (
// Equation(s):
// \reg0|r2[12]~570_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[12]~569_combout  & (\reg0|xx[29][12]~q )) # (!\reg0|r2[12]~569_combout  & ((\reg0|xx[25][12]~q ))))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[12]~569_combout ))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[12]~569_combout ),
	.datac(\reg0|xx[29][12]~q ),
	.datad(\reg0|xx[25][12]~q ),
	.cin(gnd),
	.combout(\reg0|r2[12]~570_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~570 .lut_mask = 16'hE6C4;
defparam \reg0|r2[12]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \reg0|r2[12]~573 (
// Equation(s):
// \reg0|r2[12]~573_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[12]~570_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[12]~572_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[12]~572_combout ),
	.datad(\reg0|r2[12]~570_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~573_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~573 .lut_mask = 16'hDC98;
defparam \reg0|r2[12]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \reg0|r2[12]~576 (
// Equation(s):
// \reg0|r2[12]~576_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[12]~573_combout  & ((\reg0|r2[12]~575_combout ))) # (!\reg0|r2[12]~573_combout  & (\reg0|r2[12]~568_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[12]~573_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[12]~568_combout ),
	.datac(\reg0|r2[12]~575_combout ),
	.datad(\reg0|r2[12]~573_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~576_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~576 .lut_mask = 16'hF588;
defparam \reg0|r2[12]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \reg0|r2[12]~587 (
// Equation(s):
// \reg0|r2[12]~587_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[12]~576_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[12]~586_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[12]~586_combout ),
	.datad(\reg0|r2[12]~576_combout ),
	.cin(gnd),
	.combout(\reg0|r2[12]~587_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[12]~587 .lut_mask = 16'hC840;
defparam \reg0|r2[12]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \id_reg_r2[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[12]~587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[12] .is_wysiwyg = "true";
defparam \id_reg_r2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \mem0|store_data[28]~54 (
// Equation(s):
// \mem0|store_data[28]~54_combout  = (\mem0|Equal5~0_combout  & ((id_reg_r2[4]))) # (!\mem0|Equal5~0_combout  & (id_reg_r2[12]))

	.dataa(id_reg_r2[12]),
	.datab(id_reg_r2[4]),
	.datac(gnd),
	.datad(\mem0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[28]~54 .lut_mask = 16'hCCAA;
defparam \mem0|store_data[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \mem0|store_data[28]~55 (
// Equation(s):
// \mem0|store_data[28]~55_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & ((\mem0|store_data[28]~54_combout ))) # (!\mem0|store_byte[24]~2_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [28]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [28]),
	.datab(\mem0|store_data[28]~54_combout ),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_byte[24]~2_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[28]~55 .lut_mask = 16'hC0A0;
defparam \mem0|store_data[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \mem0|store_data[28]~56 (
// Equation(s):
// \mem0|store_data[28]~56_combout  = (\mem0|store_data[28]~55_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[28]))

	.dataa(gnd),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|store_data[28]~55_combout ),
	.datad(id_reg_r2[28]),
	.cin(gnd),
	.combout(\mem0|store_data[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[28]~56 .lut_mask = 16'hF3F0;
defparam \mem0|store_data[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \mem0|store_data[29]~57 (
// Equation(s):
// \mem0|store_data[29]~57_combout  = (\mem0|Equal5~0_combout  & (id_reg_r2[5])) # (!\mem0|Equal5~0_combout  & ((id_reg_r2[13])))

	.dataa(\mem0|Equal5~0_combout ),
	.datab(gnd),
	.datac(id_reg_r2[5]),
	.datad(id_reg_r2[13]),
	.cin(gnd),
	.combout(\mem0|store_data[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[29]~57 .lut_mask = 16'hF5A0;
defparam \mem0|store_data[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \mem0|store_data[29]~58 (
// Equation(s):
// \mem0|store_data[29]~58_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & ((\mem0|store_data[29]~57_combout ))) # (!\mem0|store_byte[24]~2_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [29]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [29]),
	.datab(\mem0|store_byte[24]~2_combout ),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[29]~57_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[29]~58 .lut_mask = 16'hE020;
defparam \mem0|store_data[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \mem0|store_data[29]~59 (
// Equation(s):
// \mem0|store_data[29]~59_combout  = (\mem0|store_data[29]~58_combout ) # ((id_reg_r2[29] & !\mem0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(id_reg_r2[29]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[29]~58_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[29]~59 .lut_mask = 16'hFF0C;
defparam \mem0|store_data[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[29]~59_combout ,\mem0|store_data[28]~56_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FEA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF30C0C0C3C33330300FF0C3C3;
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \id_imm[29]~9 (
// Equation(s):
// \id_imm[29]~9_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [29]))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\id_imm[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[29]~9 .lut_mask = 16'hEE44;
defparam \id_imm[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \id_immc|imm32[9]~33 (
// Equation(s):
// \id_immc|imm32[9]~33_combout  = (\id_imm[29]~9_combout  & \id_immc|imm32[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_imm[29]~9_combout ),
	.datad(\id_immc|imm32[7]~10_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[9]~33 .lut_mask = 16'hF000;
defparam \id_immc|imm32[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \id_imm[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[9] .is_wysiwyg = "true";
defparam \id_imm[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \ex_imm[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[9] .is_wysiwyg = "true";
defparam \ex_imm[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \if_pc_4[10]~43 (
// Equation(s):
// \if_pc_4[10]~43_combout  = (\pcreg0|pcnter [10] & (!\if_pc_4[9]~42 )) # (!\pcreg0|pcnter [10] & ((\if_pc_4[9]~42 ) # (GND)))
// \if_pc_4[10]~44  = CARRY((!\if_pc_4[9]~42 ) # (!\pcreg0|pcnter [10]))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[9]~42 ),
	.combout(\if_pc_4[10]~43_combout ),
	.cout(\if_pc_4[10]~44 ));
// synopsys translate_off
defparam \if_pc_4[10]~43 .lut_mask = 16'h3C3F;
defparam \if_pc_4[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \if_pc_4[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[10] .is_wysiwyg = "true";
defparam \if_pc_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \id_pc_4[10]~feeder (
// Equation(s):
// \id_pc_4[10]~feeder_combout  = if_pc_4[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[10]),
	.cin(gnd),
	.combout(\id_pc_4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[10]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \id_pc_4[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[10] .is_wysiwyg = "true";
defparam \id_pc_4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \ex_pc_4[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[10] .is_wysiwyg = "true";
defparam \ex_pc_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \mem_pc_new[10]~10 (
// Equation(s):
// \mem_pc_new[10]~10_combout  = (\ex_sig_jump~q  & (\Add3~20_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[10])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~20_combout ),
	.datac(gnd),
	.datad(ex_pc_4[10]),
	.cin(gnd),
	.combout(\mem_pc_new[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[10]~10 .lut_mask = 16'hDD88;
defparam \mem_pc_new[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \mem_pc_new[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[10]~10_combout ),
	.asdata(\Add4~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[10] .is_wysiwyg = "true";
defparam \mem_pc_new[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \pcreg0|pcnter~11 (
// Equation(s):
// \pcreg0|pcnter~11_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[10]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[10]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~11_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~11 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \pcreg0|pcnter[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[10] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N21
dffeas \if_pc_4[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[11]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[11] .is_wysiwyg = "true";
defparam \if_pc_4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N9
dffeas \id_pc_4[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[11] .is_wysiwyg = "true";
defparam \id_pc_4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \ex_pc_4[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[11] .is_wysiwyg = "true";
defparam \ex_pc_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \mem_pc_new[11]~11 (
// Equation(s):
// \mem_pc_new[11]~11_combout  = (\ex_sig_jump~q  & ((\Add3~22_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[11]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[11]),
	.datac(gnd),
	.datad(\Add3~22_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[11]~11 .lut_mask = 16'hEE44;
defparam \mem_pc_new[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \mem_pc_new[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[11]~11_combout ),
	.asdata(\Add4~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[11] .is_wysiwyg = "true";
defparam \mem_pc_new[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \pcreg0|pcnter~12 (
// Equation(s):
// \pcreg0|pcnter~12_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[11]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[11]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~12_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~12 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N23
dffeas \pcreg0|pcnter[11] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[11] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \Add2~35 (
// Equation(s):
// \Add2~35_combout  = (state[2] & (((\Add2~33_combout )))) # (!state[2] & ((state[1] & ((\Add2~33_combout ))) # (!state[1] & (\pcreg0|pcnter [11]))))

	.dataa(state[2]),
	.datab(\pcreg0|pcnter [11]),
	.datac(\Add2~33_combout ),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~35 .lut_mask = 16'hF0E4;
defparam \Add2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \mem0|store_data[12]~2 (
// Equation(s):
// \mem0|store_data[12]~2_combout  = ((!\Add2~21_combout  & !\mem0|Equal5~0_combout )) # (!\mem0|Equal4~0_combout )

	.dataa(\mem0|Equal4~0_combout ),
	.datab(gnd),
	.datac(\Add2~21_combout ),
	.datad(\mem0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[12]~2 .lut_mask = 16'h555F;
defparam \mem0|store_data[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \mem0|store_byte[15]~0 (
// Equation(s):
// \mem0|store_byte[15]~0_combout  = (!\Add2~21_combout  & ((\Add2~2_combout ) # (!\mem0|Equal5~0_combout )))

	.dataa(\mem0|Equal5~0_combout ),
	.datab(\Add2~2_combout ),
	.datac(gnd),
	.datad(\Add2~21_combout ),
	.cin(gnd),
	.combout(\mem0|store_byte[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_byte[15]~0 .lut_mask = 16'h00DD;
defparam \mem0|store_byte[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \mem0|store_data[9]~44 (
// Equation(s):
// \mem0|store_data[9]~44_combout  = (\mem0|store_byte[15]~0_combout  & (\mem0|Equal5~0_combout  & ((id_reg_r2[1])))) # (!\mem0|store_byte[15]~0_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [9]))))

	.dataa(\mem0|Equal5~0_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [9]),
	.datac(id_reg_r2[1]),
	.datad(\mem0|store_byte[15]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[9]~44 .lut_mask = 16'hA0CC;
defparam \mem0|store_data[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \mem0|store_data[9]~45 (
// Equation(s):
// \mem0|store_data[9]~45_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_data[9]~44_combout ) # ((id_reg_r2[9] & \mem0|store_data[12]~2_combout )))) # (!\mem0|Equal4~0_combout  & (id_reg_r2[9] & (\mem0|store_data[12]~2_combout )))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(id_reg_r2[9]),
	.datac(\mem0|store_data[12]~2_combout ),
	.datad(\mem0|store_data[9]~44_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[9]~45 .lut_mask = 16'hEAC0;
defparam \mem0|store_data[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[9]~45_combout ,\mem0|store_data[8]~47_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000107BCF3EF1FF0BFEF20911EF3EF89;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \mem0|q[15]~4 (
// Equation(s):
// \mem0|q[15]~4_combout  = (\mem0|ram0|altsyncram_component|auto_generated|q_b [7] & (((!state[2] & !state[1])) # (!id_inst[14])))

	.dataa(id_inst[14]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [7]),
	.datac(state[2]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\mem0|q[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[15]~4 .lut_mask = 16'h444C;
defparam \mem0|q[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \mem0|q[9]~29 (
// Equation(s):
// \mem0|q[9]~29_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [9])) # (!\mem0|q[22]~5_combout  & ((\mem0|q[15]~4_combout )))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [9]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|q[22]~5_combout ),
	.datad(\mem0|q[15]~4_combout ),
	.cin(gnd),
	.combout(\mem0|q[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[9]~29 .lut_mask = 16'h8C80;
defparam \mem0|q[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \id_inst[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem0|q[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[9] .is_wysiwyg = "true";
defparam \id_inst[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \ex_inst[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[9] .is_wysiwyg = "true";
defparam \ex_inst[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \mem_reg_rd[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ex_inst[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_rd[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_rd[2] .is_wysiwyg = "true";
defparam \mem_reg_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \reg0|Decoder0~4 (
// Equation(s):
// \reg0|Decoder0~4_combout  = (mem_reg_rd[2] & (\reg0|WideOr2~combout  & (\mem_reg_sig_wb~q  & \pcreg0|always0~0_combout )))

	.dataa(mem_reg_rd[2]),
	.datab(\reg0|WideOr2~combout ),
	.datac(\mem_reg_sig_wb~q ),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\reg0|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Decoder0~4 .lut_mask = 16'h8000;
defparam \reg0|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \reg0|xx[14][2]~61 (
// Equation(s):
// \reg0|xx[14][2]~61_combout  = (\button_in[0]~input_o ) # ((mem_reg_rd[3] & (\reg0|Decoder0~10_combout  & \reg0|Decoder0~4_combout )))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_rd[3]),
	.datac(\reg0|Decoder0~10_combout ),
	.datad(\reg0|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg0|xx[14][2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[14][2]~61 .lut_mask = 16'hEAAA;
defparam \reg0|xx[14][2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N27
dffeas \reg0|xx[14][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][10] .is_wysiwyg = "true";
defparam \reg0|xx[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
cycloneive_lcell_comb \reg0|xx[12][10]~feeder (
// Equation(s):
// \reg0|xx[12][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[12][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[12][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \reg0|xx[12][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][10] .is_wysiwyg = "true";
defparam \reg0|xx[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N31
dffeas \reg0|xx[13][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][10] .is_wysiwyg = "true";
defparam \reg0|xx[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneive_lcell_comb \reg0|r1[10]~626 (
// Equation(s):
// \reg0|r1[10]~626_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][10]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][10]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[12][10]~q ),
	.datac(\reg0|xx[13][10]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~626_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~626 .lut_mask = 16'hFA44;
defparam \reg0|r1[10]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N6
cycloneive_lcell_comb \reg0|xx[15][10]~feeder (
// Equation(s):
// \reg0|xx[15][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N7
dffeas \reg0|xx[15][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][10] .is_wysiwyg = "true";
defparam \reg0|xx[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N2
cycloneive_lcell_comb \reg0|r1[10]~627 (
// Equation(s):
// \reg0|r1[10]~627_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[10]~626_combout  & ((\reg0|xx[15][10]~q ))) # (!\reg0|r1[10]~626_combout  & (\reg0|xx[14][10]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[10]~626_combout ))))

	.dataa(\reg0|xx[14][10]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[10]~626_combout ),
	.datad(\reg0|xx[15][10]~q ),
	.cin(gnd),
	.combout(\reg0|r1[10]~627_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~627 .lut_mask = 16'hF838;
defparam \reg0|r1[10]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N24
cycloneive_lcell_comb \reg0|xx[8][10]~feeder (
// Equation(s):
// \reg0|xx[8][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N25
dffeas \reg0|xx[8][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][10] .is_wysiwyg = "true";
defparam \reg0|xx[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N27
dffeas \reg0|xx[10][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][10] .is_wysiwyg = "true";
defparam \reg0|xx[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneive_lcell_comb \reg0|r1[10]~619 (
// Equation(s):
// \reg0|r1[10]~619_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][10]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][10]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][10]~q ),
	.datac(\reg0|xx[10][10]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~619_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~619 .lut_mask = 16'hAAE4;
defparam \reg0|r1[10]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N31
dffeas \reg0|xx[11][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][10] .is_wysiwyg = "true";
defparam \reg0|xx[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N9
dffeas \reg0|xx[9][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][10] .is_wysiwyg = "true";
defparam \reg0|xx[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N8
cycloneive_lcell_comb \reg0|r1[10]~620 (
// Equation(s):
// \reg0|r1[10]~620_combout  = (\reg0|r1[10]~619_combout  & ((\reg0|xx[11][10]~q ) # ((!\mem0|q[15]~6_combout )))) # (!\reg0|r1[10]~619_combout  & (((\reg0|xx[9][10]~q  & \mem0|q[15]~6_combout ))))

	.dataa(\reg0|r1[10]~619_combout ),
	.datab(\reg0|xx[11][10]~q ),
	.datac(\reg0|xx[9][10]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~620_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~620 .lut_mask = 16'hD8AA;
defparam \reg0|r1[10]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
cycloneive_lcell_comb \reg0|xx[7][10]~feeder (
// Equation(s):
// \reg0|xx[7][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~36_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N25
dffeas \reg0|xx[7][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][10] .is_wysiwyg = "true";
defparam \reg0|xx[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneive_lcell_comb \reg0|xx[6][10]~feeder (
// Equation(s):
// \reg0|xx[6][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[6][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N23
dffeas \reg0|xx[6][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][10] .is_wysiwyg = "true";
defparam \reg0|xx[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
cycloneive_lcell_comb \reg0|xx[4][10]~feeder (
// Equation(s):
// \reg0|xx[4][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~36_combout ),
	.cin(gnd),
	.combout(\reg0|xx[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[4][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N29
dffeas \reg0|xx[4][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][10] .is_wysiwyg = "true";
defparam \reg0|xx[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N13
dffeas \reg0|xx[5][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][10] .is_wysiwyg = "true";
defparam \reg0|xx[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneive_lcell_comb \reg0|r1[10]~621 (
// Equation(s):
// \reg0|r1[10]~621_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[5][10]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][10]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[4][10]~q ),
	.datac(\reg0|xx[5][10]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~621_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~621 .lut_mask = 16'hAAE4;
defparam \reg0|r1[10]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneive_lcell_comb \reg0|r1[10]~622 (
// Equation(s):
// \reg0|r1[10]~622_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[10]~621_combout  & (\reg0|xx[7][10]~q )) # (!\reg0|r1[10]~621_combout  & ((\reg0|xx[6][10]~q ))))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[10]~621_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[7][10]~q ),
	.datac(\reg0|xx[6][10]~q ),
	.datad(\reg0|r1[10]~621_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~622_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~622 .lut_mask = 16'hDDA0;
defparam \reg0|r1[10]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N22
cycloneive_lcell_comb \reg0|xx~70 (
// Equation(s):
// \reg0|xx~70_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[10])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[10]),
	.cin(gnd),
	.combout(\reg0|xx~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~70 .lut_mask = 16'hFFCC;
defparam \reg0|xx~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N23
dffeas \reg0|xx[1][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][10] .is_wysiwyg = "true";
defparam \reg0|xx[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneive_lcell_comb \reg0|xx[2][10]~feeder (
// Equation(s):
// \reg0|xx[2][10]~feeder_combout  = \reg0|xx~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~70_combout ),
	.cin(gnd),
	.combout(\reg0|xx[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[2][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N23
dffeas \reg0|xx[2][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][10] .is_wysiwyg = "true";
defparam \reg0|xx[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
cycloneive_lcell_comb \reg0|xx[3][10]~feeder (
// Equation(s):
// \reg0|xx[3][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~36_combout ),
	.cin(gnd),
	.combout(\reg0|xx[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N25
dffeas \reg0|xx[3][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][10] .is_wysiwyg = "true";
defparam \reg0|xx[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneive_lcell_comb \reg0|r1[10]~623 (
// Equation(s):
// \reg0|r1[10]~623_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][10]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][10]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][10]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|xx[3][10]~q ),
	.cin(gnd),
	.combout(\reg0|r1[10]~623_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~623 .lut_mask = 16'hFC0C;
defparam \reg0|r1[10]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N12
cycloneive_lcell_comb \reg0|r1[10]~624 (
// Equation(s):
// \reg0|r1[10]~624_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[10]~623_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[1][10]~q  & (\mem0|q[15]~6_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[1][10]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[10]~623_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~624_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~624 .lut_mask = 16'hEA40;
defparam \reg0|r1[10]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N2
cycloneive_lcell_comb \reg0|r1[10]~625 (
// Equation(s):
// \reg0|r1[10]~625_combout  = (\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout ) # ((\reg0|r1[10]~622_combout )))) # (!\mem0|q[17]~11_combout  & (!\mem0|q[18]~12_combout  & ((\reg0|r1[10]~624_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[10]~622_combout ),
	.datad(\reg0|r1[10]~624_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~625_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~625 .lut_mask = 16'hB9A8;
defparam \reg0|r1[10]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N8
cycloneive_lcell_comb \reg0|r1[10]~628 (
// Equation(s):
// \reg0|r1[10]~628_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[10]~625_combout  & (\reg0|r1[10]~627_combout )) # (!\reg0|r1[10]~625_combout  & ((\reg0|r1[10]~620_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[10]~625_combout ))))

	.dataa(\reg0|r1[10]~627_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[10]~620_combout ),
	.datad(\reg0|r1[10]~625_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~628_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~628 .lut_mask = 16'hBBC0;
defparam \reg0|r1[10]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N4
cycloneive_lcell_comb \reg0|xx[19][10]~feeder (
// Equation(s):
// \reg0|xx[19][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~36_combout ),
	.cin(gnd),
	.combout(\reg0|xx[19][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[19][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[19][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y11_N5
dffeas \reg0|xx[19][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][10] .is_wysiwyg = "true";
defparam \reg0|xx[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y9_N7
dffeas \reg0|xx[23][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][10] .is_wysiwyg = "true";
defparam \reg0|xx[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N6
cycloneive_lcell_comb \reg0|r1[10]~616 (
// Equation(s):
// \reg0|r1[10]~616_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[23][10]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][10]~q ))))

	.dataa(\reg0|xx[19][10]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[23][10]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~616_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~616 .lut_mask = 16'hFC22;
defparam \reg0|r1[10]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y9_N17
dffeas \reg0|xx[27][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][10] .is_wysiwyg = "true";
defparam \reg0|xx[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N16
cycloneive_lcell_comb \reg0|r1[10]~617 (
// Equation(s):
// \reg0|r1[10]~617_combout  = (\reg0|r1[10]~616_combout  & (((\reg0|xx[31][10]~q )) # (!\mem0|q[18]~12_combout ))) # (!\reg0|r1[10]~616_combout  & (\mem0|q[18]~12_combout  & (\reg0|xx[27][10]~q )))

	.dataa(\reg0|r1[10]~616_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[27][10]~q ),
	.datad(\reg0|xx[31][10]~q ),
	.cin(gnd),
	.combout(\reg0|r1[10]~617_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~617 .lut_mask = 16'hEA62;
defparam \reg0|r1[10]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N27
dffeas \reg0|xx[28][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][10] .is_wysiwyg = "true";
defparam \reg0|xx[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N27
dffeas \reg0|xx[20][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][10] .is_wysiwyg = "true";
defparam \reg0|xx[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_lcell_comb \reg0|xx[16][10]~feeder (
// Equation(s):
// \reg0|xx[16][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[16][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[16][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[16][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N13
dffeas \reg0|xx[16][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][10] .is_wysiwyg = "true";
defparam \reg0|xx[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N29
dffeas \reg0|xx[24][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][10] .is_wysiwyg = "true";
defparam \reg0|xx[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N28
cycloneive_lcell_comb \reg0|r1[10]~613 (
// Equation(s):
// \reg0|r1[10]~613_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][10]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][10]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[16][10]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][10]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~613_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~613 .lut_mask = 16'hCCE2;
defparam \reg0|r1[10]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneive_lcell_comb \reg0|r1[10]~614 (
// Equation(s):
// \reg0|r1[10]~614_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[10]~613_combout  & (\reg0|xx[28][10]~q )) # (!\reg0|r1[10]~613_combout  & ((\reg0|xx[20][10]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[10]~613_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[28][10]~q ),
	.datac(\reg0|xx[20][10]~q ),
	.datad(\reg0|r1[10]~613_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~614_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~614 .lut_mask = 16'hDDA0;
defparam \reg0|r1[10]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \reg0|xx[22][10]~feeder (
// Equation(s):
// \reg0|xx[22][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~36_combout ),
	.cin(gnd),
	.combout(\reg0|xx[22][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[22][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N11
dffeas \reg0|xx[22][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][10] .is_wysiwyg = "true";
defparam \reg0|xx[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \reg0|xx[30][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][10] .is_wysiwyg = "true";
defparam \reg0|xx[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \reg0|xx[26][10]~feeder (
// Equation(s):
// \reg0|xx[26][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~36_combout ),
	.cin(gnd),
	.combout(\reg0|xx[26][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[26][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \reg0|xx[26][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][10] .is_wysiwyg = "true";
defparam \reg0|xx[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \reg0|xx[18][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][10] .is_wysiwyg = "true";
defparam \reg0|xx[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \reg0|r1[10]~611 (
// Equation(s):
// \reg0|r1[10]~611_combout  = (\mem0|q[18]~12_combout  & ((\reg0|xx[26][10]~q ) # ((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (((\reg0|xx[18][10]~q  & !\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[26][10]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][10]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~611_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~611 .lut_mask = 16'hCCB8;
defparam \reg0|r1[10]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \reg0|r1[10]~612 (
// Equation(s):
// \reg0|r1[10]~612_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[10]~611_combout  & ((\reg0|xx[30][10]~q ))) # (!\reg0|r1[10]~611_combout  & (\reg0|xx[22][10]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[10]~611_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[22][10]~q ),
	.datac(\reg0|xx[30][10]~q ),
	.datad(\reg0|r1[10]~611_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~612_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~612 .lut_mask = 16'hF588;
defparam \reg0|r1[10]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N24
cycloneive_lcell_comb \reg0|r1[10]~615 (
// Equation(s):
// \reg0|r1[10]~615_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout ) # (\reg0|r1[10]~612_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|r1[10]~614_combout  & (!\mem0|q[15]~6_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|r1[10]~614_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[10]~612_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~615_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~615 .lut_mask = 16'hAEA4;
defparam \reg0|r1[10]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \reg0|xx[17][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][10] .is_wysiwyg = "true";
defparam \reg0|xx[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \reg0|xx[21][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][10] .is_wysiwyg = "true";
defparam \reg0|xx[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \reg0|r1[10]~609 (
// Equation(s):
// \reg0|r1[10]~609_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[21][10]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][10]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[17][10]~q ),
	.datac(\reg0|xx[21][10]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~609_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~609 .lut_mask = 16'hAAE4;
defparam \reg0|r1[10]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \reg0|xx[29][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][10] .is_wysiwyg = "true";
defparam \reg0|xx[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \reg0|xx[25][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][10] .is_wysiwyg = "true";
defparam \reg0|xx[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \reg0|r1[10]~610 (
// Equation(s):
// \reg0|r1[10]~610_combout  = (\reg0|r1[10]~609_combout  & ((\reg0|xx[29][10]~q ) # ((!\mem0|q[18]~12_combout )))) # (!\reg0|r1[10]~609_combout  & (((\reg0|xx[25][10]~q  & \mem0|q[18]~12_combout ))))

	.dataa(\reg0|r1[10]~609_combout ),
	.datab(\reg0|xx[29][10]~q ),
	.datac(\reg0|xx[25][10]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~610_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~610 .lut_mask = 16'hD8AA;
defparam \reg0|r1[10]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N6
cycloneive_lcell_comb \reg0|r1[10]~618 (
// Equation(s):
// \reg0|r1[10]~618_combout  = (\reg0|r1[10]~615_combout  & ((\reg0|r1[10]~617_combout ) # ((!\mem0|q[15]~6_combout )))) # (!\reg0|r1[10]~615_combout  & (((\mem0|q[15]~6_combout  & \reg0|r1[10]~610_combout ))))

	.dataa(\reg0|r1[10]~617_combout ),
	.datab(\reg0|r1[10]~615_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[10]~610_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~618_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~618 .lut_mask = 16'hBC8C;
defparam \reg0|r1[10]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N4
cycloneive_lcell_comb \reg0|r1[10]~629 (
// Equation(s):
// \reg0|r1[10]~629_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[10]~618_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[10]~628_combout ))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[10]~628_combout ),
	.datad(\reg0|r1[10]~618_combout ),
	.cin(gnd),
	.combout(\reg0|r1[10]~629_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[10]~629 .lut_mask = 16'hA820;
defparam \reg0|r1[10]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N5
dffeas \id_reg_r1[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[10]~629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[10] .is_wysiwyg = "true";
defparam \id_reg_r1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (state[1] & (\Add2~30_combout )) # (!state[1] & ((state[2] & (\Add2~30_combout )) # (!state[2] & ((\pcreg0|pcnter [10])))))

	.dataa(\Add2~30_combout ),
	.datab(\pcreg0|pcnter [10]),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'hAAAC;
defparam \Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \mem0|store_data[11]~40 (
// Equation(s):
// \mem0|store_data[11]~40_combout  = (\mem0|store_byte[15]~0_combout  & (\mem0|Equal5~0_combout  & ((id_reg_r2[3])))) # (!\mem0|store_byte[15]~0_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [11]))))

	.dataa(\mem0|Equal5~0_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [11]),
	.datac(id_reg_r2[3]),
	.datad(\mem0|store_byte[15]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[11]~40 .lut_mask = 16'hA0CC;
defparam \mem0|store_data[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \mem0|store_data[11]~41 (
// Equation(s):
// \mem0|store_data[11]~41_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_data[11]~40_combout ) # ((id_reg_r2[11] & \mem0|store_data[12]~2_combout )))) # (!\mem0|Equal4~0_combout  & (id_reg_r2[11] & (\mem0|store_data[12]~2_combout )))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(id_reg_r2[11]),
	.datac(\mem0|store_data[12]~2_combout ),
	.datad(\mem0|store_data[11]~40_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[11]~41 .lut_mask = 16'hEAC0;
defparam \mem0|store_data[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[11]~41_combout ,\mem0|store_data[10]~43_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024E4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045D551551551155517C05559755C;
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \mem0|q[10]~28 (
// Equation(s):
// \mem0|q[10]~28_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [10])) # (!\mem0|q[22]~5_combout  & ((\mem0|q[15]~4_combout )))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [10]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|q[22]~5_combout ),
	.datad(\mem0|q[15]~4_combout ),
	.cin(gnd),
	.combout(\mem0|q[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[10]~28 .lut_mask = 16'h8C80;
defparam \mem0|q[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \id_immc|imm32[1]~12 (
// Equation(s):
// \id_immc|imm32[1]~12_combout  = (!\id_immc|Itype~1_combout  & ((\id_immc|Equal3~0_combout ) # (\id_immc|Equal4~18_combout )))

	.dataa(\id_immc|Itype~1_combout ),
	.datab(gnd),
	.datac(\id_immc|Equal3~0_combout ),
	.datad(\id_immc|Equal4~18_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[1]~12 .lut_mask = 16'h5550;
defparam \id_immc|imm32[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \id_immc|imm32[3]~14 (
// Equation(s):
// \id_immc|imm32[3]~14_combout  = (\id_imm[4]~19_combout  & ((\mem0|q[23]~7_combout ) # ((\mem0|q[10]~28_combout  & \id_immc|imm32[1]~12_combout )))) # (!\id_imm[4]~19_combout  & (\mem0|q[10]~28_combout  & ((\id_immc|imm32[1]~12_combout ))))

	.dataa(\id_imm[4]~19_combout ),
	.datab(\mem0|q[10]~28_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\id_immc|imm32[1]~12_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[3]~14 .lut_mask = 16'hECA0;
defparam \id_immc|imm32[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \id_imm[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[3] .is_wysiwyg = "true";
defparam \id_imm[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \ex_imm[3]~feeder (
// Equation(s):
// \ex_imm[3]~feeder_combout  = id_imm[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(id_imm[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_imm[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[3]~feeder .lut_mask = 16'hF0F0;
defparam \ex_imm[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \ex_imm[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[3] .is_wysiwyg = "true";
defparam \ex_imm[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \mem_pc_new[3]~3 (
// Equation(s):
// \mem_pc_new[3]~3_combout  = (\ex_sig_jump~q  & (\Add3~6_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[3])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~6_combout ),
	.datac(gnd),
	.datad(ex_pc_4[3]),
	.cin(gnd),
	.combout(\mem_pc_new[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[3]~3 .lut_mask = 16'hDD88;
defparam \mem_pc_new[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \mem_pc_new[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[3]~3_combout ),
	.asdata(\Add4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[3] .is_wysiwyg = "true";
defparam \mem_pc_new[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \pcreg0|pcnter~8 (
// Equation(s):
// \pcreg0|pcnter~8_combout  = (\button_in[0]~input_o ) # ((mem_pc_new[3]) # (!\pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_pc_new[3]),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~8_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~8 .lut_mask = 16'hEEFF;
defparam \pcreg0|pcnter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N19
dffeas \pcreg0|pcnter[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[3] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \if_pc_4[4]~31 (
// Equation(s):
// \if_pc_4[4]~31_combout  = (\pcreg0|pcnter [4] & (!\if_pc_4[3]~30 )) # (!\pcreg0|pcnter [4] & ((\if_pc_4[3]~30 ) # (GND)))
// \if_pc_4[4]~32  = CARRY((!\if_pc_4[3]~30 ) # (!\pcreg0|pcnter [4]))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[3]~30 ),
	.combout(\if_pc_4[4]~31_combout ),
	.cout(\if_pc_4[4]~32 ));
// synopsys translate_off
defparam \if_pc_4[4]~31 .lut_mask = 16'h3C3F;
defparam \if_pc_4[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \if_pc_4[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[4]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[4] .is_wysiwyg = "true";
defparam \if_pc_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \id_pc_4[4]~feeder (
// Equation(s):
// \id_pc_4[4]~feeder_combout  = if_pc_4[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[4]),
	.cin(gnd),
	.combout(\id_pc_4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[4]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \id_pc_4[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[4] .is_wysiwyg = "true";
defparam \id_pc_4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \ex_pc_4[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[4] .is_wysiwyg = "true";
defparam \ex_pc_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \mem_pc_new[4]~7 (
// Equation(s):
// \mem_pc_new[4]~7_combout  = (\ex_sig_jump~q  & ((\Add3~8_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[4]))

	.dataa(ex_pc_4[4]),
	.datab(\ex_sig_jump~q ),
	.datac(gnd),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[4]~7 .lut_mask = 16'hEE22;
defparam \mem_pc_new[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \mem_pc_new[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[4]~7_combout ),
	.asdata(\Add4~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[4] .is_wysiwyg = "true";
defparam \mem_pc_new[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \pcreg0|pcnter~5 (
// Equation(s):
// \pcreg0|pcnter~5_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[4]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[4]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~5_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~5 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \pcreg0|pcnter[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[4] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \if_pc[4]~feeder (
// Equation(s):
// \if_pc[4]~feeder_combout  = \pcreg0|pcnter [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcreg0|pcnter [4]),
	.cin(gnd),
	.combout(\if_pc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_pc[4]~feeder .lut_mask = 16'hFF00;
defparam \if_pc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \if_pc[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc[4] .is_wysiwyg = "true";
defparam \if_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \id_pc[4]~feeder (
// Equation(s):
// \id_pc[4]~feeder_combout  = if_pc[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc[4]),
	.cin(gnd),
	.combout(\id_pc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc[4]~feeder .lut_mask = 16'hFF00;
defparam \id_pc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \id_pc[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc[4] .is_wysiwyg = "true";
defparam \id_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \ex_pc[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc[4] .is_wysiwyg = "true";
defparam \ex_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (ex_imm[5] & ((ex_pc[5] & (\Add4~9  & VCC)) # (!ex_pc[5] & (!\Add4~9 )))) # (!ex_imm[5] & ((ex_pc[5] & (!\Add4~9 )) # (!ex_pc[5] & ((\Add4~9 ) # (GND)))))
// \Add4~11  = CARRY((ex_imm[5] & (!ex_pc[5] & !\Add4~9 )) # (!ex_imm[5] & ((!\Add4~9 ) # (!ex_pc[5]))))

	.dataa(ex_imm[5]),
	.datab(ex_pc[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h9617;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \mem_wire_reg_wb[6]~6 (
// Equation(s):
// \mem_wire_reg_wb[6]~6_combout  = (\mem_reg_wb[26]~1_combout  & (\mem_reg_wb[26]~0_combout )) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & ((\mem0|q[6]~17_combout ))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[6]))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(ex_alu_res[6]),
	.datad(\mem0|q[6]~17_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[6]~6 .lut_mask = 16'hDC98;
defparam \mem_wire_reg_wb[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \mem_wire_reg_wb[6]~7 (
// Equation(s):
// \mem_wire_reg_wb[6]~7_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[6]~6_combout  & (\Add4~12_combout )) # (!\mem_wire_reg_wb[6]~6_combout  & ((ex_pc_4[6]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[6]~6_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~12_combout ),
	.datac(ex_pc_4[6]),
	.datad(\mem_wire_reg_wb[6]~6_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[6]~7 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \mem_wire_reg_wb[6]~8 (
// Equation(s):
// \mem_wire_reg_wb[6]~8_combout  = (\Equal6~1_combout  & (ex_imm[6])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[6]~7_combout )))

	.dataa(ex_imm[6]),
	.datab(gnd),
	.datac(\mem_wire_reg_wb[6]~7_combout ),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[6]~8 .lut_mask = 16'hAAF0;
defparam \mem_wire_reg_wb[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \mem_reg_wb[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[6] .is_wysiwyg = "true";
defparam \mem_reg_wb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \reg0|xx~32 (
// Equation(s):
// \reg0|xx~32_combout  = (!\button_in[0]~input_o  & mem_reg_wb[6])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[6]),
	.cin(gnd),
	.combout(\reg0|xx~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~32 .lut_mask = 16'h5500;
defparam \reg0|xx~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \reg0|xx[30][6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][6] .is_wysiwyg = "true";
defparam \reg0|xx[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \reg0|r2[6]~42 (
// Equation(s):
// \reg0|r2[6]~42_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|xx[26][6]~q ))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][6]~q ))))

	.dataa(\reg0|xx[18][6]~q ),
	.datab(\reg0|xx[26][6]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~42 .lut_mask = 16'hFC0A;
defparam \reg0|r2[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \reg0|r2[6]~43 (
// Equation(s):
// \reg0|r2[6]~43_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[6]~42_combout  & (\reg0|xx[30][6]~q )) # (!\reg0|r2[6]~42_combout  & ((\reg0|xx[22][6]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[6]~42_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[30][6]~q ),
	.datac(\reg0|xx[22][6]~q ),
	.datad(\reg0|r2[6]~42_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~43 .lut_mask = 16'hDDA0;
defparam \reg0|r2[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \reg0|r2[6]~49 (
// Equation(s):
// \reg0|r2[6]~49_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[23][6]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[19][6]~q ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[19][6]~q ),
	.datac(\reg0|xx[23][6]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~49 .lut_mask = 16'hFA44;
defparam \reg0|r2[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \reg0|r2[6]~50 (
// Equation(s):
// \reg0|r2[6]~50_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[6]~49_combout  & (\reg0|xx[31][6]~q )) # (!\reg0|r2[6]~49_combout  & ((\reg0|xx[27][6]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[6]~49_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[31][6]~q ),
	.datac(\reg0|xx[27][6]~q ),
	.datad(\reg0|r2[6]~49_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~50 .lut_mask = 16'hDDA0;
defparam \reg0|r2[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \reg0|r2[6]~44 (
// Equation(s):
// \reg0|r2[6]~44_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][6]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][6]~q )))))

	.dataa(\reg0|xx[21][6]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][6]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~44 .lut_mask = 16'hEE30;
defparam \reg0|r2[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \reg0|r2[6]~45 (
// Equation(s):
// \reg0|r2[6]~45_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[6]~44_combout  & ((\reg0|xx[29][6]~q ))) # (!\reg0|r2[6]~44_combout  & (\reg0|xx[25][6]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[6]~44_combout ))))

	.dataa(\reg0|xx[25][6]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][6]~q ),
	.datad(\reg0|r2[6]~44_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~45 .lut_mask = 16'hF388;
defparam \reg0|r2[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \reg0|r2[6]~46 (
// Equation(s):
// \reg0|r2[6]~46_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[24][6]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[16][6]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[16][6]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[24][6]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~46 .lut_mask = 16'hCCE2;
defparam \reg0|r2[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \reg0|r2[6]~47 (
// Equation(s):
// \reg0|r2[6]~47_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[6]~46_combout  & (\reg0|xx[28][6]~q )) # (!\reg0|r2[6]~46_combout  & ((\reg0|xx[20][6]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[6]~46_combout ))))

	.dataa(\reg0|xx[28][6]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[20][6]~q ),
	.datad(\reg0|r2[6]~46_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~47 .lut_mask = 16'hBBC0;
defparam \reg0|r2[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \reg0|r2[6]~48 (
// Equation(s):
// \reg0|r2[6]~48_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|r2[6]~45_combout )) # (!\mem0|q[20]~3_combout  & ((\reg0|r2[6]~47_combout )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[6]~45_combout ),
	.datad(\reg0|r2[6]~47_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~48 .lut_mask = 16'hD9C8;
defparam \reg0|r2[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \reg0|r2[6]~51 (
// Equation(s):
// \reg0|r2[6]~51_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[6]~48_combout  & ((\reg0|r2[6]~50_combout ))) # (!\reg0|r2[6]~48_combout  & (\reg0|r2[6]~43_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[6]~48_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[6]~43_combout ),
	.datac(\reg0|r2[6]~50_combout ),
	.datad(\reg0|r2[6]~48_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~51 .lut_mask = 16'hF588;
defparam \reg0|r2[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \reg0|r2[6]~52 (
// Equation(s):
// \reg0|r2[6]~52_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][6]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][6]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[8][6]~q ),
	.datac(\reg0|xx[9][6]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~52 .lut_mask = 16'hAAE4;
defparam \reg0|r2[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb \reg0|r2[6]~53 (
// Equation(s):
// \reg0|r2[6]~53_combout  = (\reg0|r2[6]~52_combout  & ((\reg0|xx[11][6]~q ) # ((!\mem0|q[21]~9_combout )))) # (!\reg0|r2[6]~52_combout  & (((\reg0|xx[10][6]~q  & \mem0|q[21]~9_combout ))))

	.dataa(\reg0|r2[6]~52_combout ),
	.datab(\reg0|xx[11][6]~q ),
	.datac(\reg0|xx[10][6]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~53 .lut_mask = 16'hD8AA;
defparam \reg0|r2[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \reg0|r2[6]~59 (
// Equation(s):
// \reg0|r2[6]~59_combout  = (\mem0|q[21]~9_combout  & ((\reg0|xx[14][6]~q ) # ((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[12][6]~q  & !\mem0|q[20]~3_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[14][6]~q ),
	.datac(\reg0|xx[12][6]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~59 .lut_mask = 16'hAAD8;
defparam \reg0|r2[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \reg0|r2[6]~60 (
// Equation(s):
// \reg0|r2[6]~60_combout  = (\reg0|r2[6]~59_combout  & (((\reg0|xx[15][6]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[6]~59_combout  & (\reg0|xx[13][6]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[13][6]~q ),
	.datab(\reg0|xx[15][6]~q ),
	.datac(\reg0|r2[6]~59_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~60 .lut_mask = 16'hCAF0;
defparam \reg0|r2[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \reg0|r2[6]~56 (
// Equation(s):
// \reg0|r2[6]~56_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][6]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][6]~q )))

	.dataa(\reg0|xx[3][6]~q ),
	.datab(gnd),
	.datac(\reg0|xx[2][6]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~56 .lut_mask = 16'hAAF0;
defparam \reg0|r2[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \reg0|r2[6]~57 (
// Equation(s):
// \reg0|r2[6]~57_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[6]~56_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][6]~q )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[1][6]~q ),
	.datad(\reg0|r2[6]~56_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~57 .lut_mask = 16'hEA40;
defparam \reg0|r2[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \reg0|r2[6]~54 (
// Equation(s):
// \reg0|r2[6]~54_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[6][6]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][6]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[4][6]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[6][6]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~54 .lut_mask = 16'hCCE2;
defparam \reg0|r2[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \reg0|r2[6]~55 (
// Equation(s):
// \reg0|r2[6]~55_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[6]~54_combout  & (\reg0|xx[7][6]~q )) # (!\reg0|r2[6]~54_combout  & ((\reg0|xx[5][6]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[6]~54_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[7][6]~q ),
	.datac(\reg0|xx[5][6]~q ),
	.datad(\reg0|r2[6]~54_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~55 .lut_mask = 16'hDDA0;
defparam \reg0|r2[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \reg0|r2[6]~58 (
// Equation(s):
// \reg0|r2[6]~58_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout ) # (\reg0|r2[6]~55_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[6]~57_combout  & (!\mem0|q[23]~7_combout )))

	.dataa(\reg0|r2[6]~57_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[6]~55_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~58 .lut_mask = 16'hCEC2;
defparam \reg0|r2[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \reg0|r2[6]~61 (
// Equation(s):
// \reg0|r2[6]~61_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[6]~58_combout  & ((\reg0|r2[6]~60_combout ))) # (!\reg0|r2[6]~58_combout  & (\reg0|r2[6]~53_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[6]~58_combout ))))

	.dataa(\reg0|r2[6]~53_combout ),
	.datab(\reg0|r2[6]~60_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[6]~58_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~61 .lut_mask = 16'hCFA0;
defparam \reg0|r2[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \reg0|r2[6]~62 (
// Equation(s):
// \reg0|r2[6]~62_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[6]~51_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & ((\reg0|r2[6]~61_combout ))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[6]~51_combout ),
	.datad(\reg0|r2[6]~61_combout ),
	.cin(gnd),
	.combout(\reg0|r2[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[6]~62 .lut_mask = 16'hE2C0;
defparam \reg0|r2[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \id_reg_r2[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[6]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[6] .is_wysiwyg = "true";
defparam \id_reg_r2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \mem0|store_data[14]~35 (
// Equation(s):
// \mem0|store_data[14]~35_combout  = (\mem0|store_byte[15]~0_combout  & (((id_reg_r2[6] & \mem0|Equal5~0_combout )))) # (!\mem0|store_byte[15]~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [14]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [14]),
	.datab(id_reg_r2[6]),
	.datac(\mem0|Equal5~0_combout ),
	.datad(\mem0|store_byte[15]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[14]~35 .lut_mask = 16'hC0AA;
defparam \mem0|store_data[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \mem0|store_data[14]~36 (
// Equation(s):
// \mem0|store_data[14]~36_combout  = (\mem0|store_data[14]~35_combout  & ((\mem0|Equal4~0_combout ) # ((id_reg_r2[14] & \mem0|store_data[12]~2_combout )))) # (!\mem0|store_data[14]~35_combout  & (id_reg_r2[14] & ((\mem0|store_data[12]~2_combout ))))

	.dataa(\mem0|store_data[14]~35_combout ),
	.datab(id_reg_r2[14]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[12]~2_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[14]~36 .lut_mask = 16'hECA0;
defparam \mem0|store_data[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \mem0|q[14]~26 (
// Equation(s):
// \mem0|q[14]~26_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [14])) # (!\mem0|q[22]~5_combout  & ((\mem0|q[15]~4_combout )))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [14]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|q[22]~5_combout ),
	.datad(\mem0|q[15]~4_combout ),
	.cin(gnd),
	.combout(\mem0|q[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[14]~26 .lut_mask = 16'h8C80;
defparam \mem0|q[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \id_inst[14]~feeder (
// Equation(s):
// \id_inst[14]~feeder_combout  = \mem0|q[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|q[14]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_inst[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_inst[14]~feeder .lut_mask = 16'hF0F0;
defparam \id_inst[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \id_inst[14] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_inst[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[14] .is_wysiwyg = "true";
defparam \id_inst[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \alu0|Mux190~0 (
// Equation(s):
// \alu0|Mux190~0_combout  = (id_inst[13] & id_inst[14])

	.dataa(gnd),
	.datab(id_inst[13]),
	.datac(id_inst[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu0|Mux190~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux190~0 .lut_mask = 16'hC0C0;
defparam \alu0|Mux190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \alu0|Mux183~0 (
// Equation(s):
// \alu0|Mux183~0_combout  = (\alu0|Mux190~0_combout  & ((\ex_wire_alu_in2[8]~31_combout ) # ((!id_inst[12] & id_reg_r1[8]))))

	.dataa(id_inst[12]),
	.datab(\ex_wire_alu_in2[8]~31_combout ),
	.datac(\alu0|Mux190~0_combout ),
	.datad(id_reg_r1[8]),
	.cin(gnd),
	.combout(\alu0|Mux183~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux183~0 .lut_mask = 16'hD0C0;
defparam \alu0|Mux183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \alu0|res~73 (
// Equation(s):
// \alu0|res~73_combout  = (id_inst[14] & (\ex_wire_alu_in2[8]~31_combout  $ (id_reg_r1[8])))

	.dataa(gnd),
	.datab(\ex_wire_alu_in2[8]~31_combout ),
	.datac(id_inst[14]),
	.datad(id_reg_r1[8]),
	.cin(gnd),
	.combout(\alu0|res~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~73 .lut_mask = 16'h30C0;
defparam \alu0|res~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \alu0|Mux151~0 (
// Equation(s):
// \alu0|Mux151~0_combout  = (!id_inst[12] & ((\alu0|res~73_combout ) # ((!id_inst[14] & \alu0|Ires[0][8]~16_combout ))))

	.dataa(id_inst[12]),
	.datab(id_inst[14]),
	.datac(\alu0|res~73_combout ),
	.datad(\alu0|Ires[0][8]~16_combout ),
	.cin(gnd),
	.combout(\alu0|Mux151~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux151~0 .lut_mask = 16'h5150;
defparam \alu0|Mux151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \alu0|Mux119~0 (
// Equation(s):
// \alu0|Mux119~0_combout  = (\ex_wire_alu_in2[4]~4_combout  & (((\ex_wire_alu_in2[3]~7_combout )))) # (!\ex_wire_alu_in2[4]~4_combout  & ((\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux120~42_combout )) # (!\ex_wire_alu_in2[3]~7_combout  & 
// ((\alu0|Mux120~31_combout )))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|Mux120~42_combout ),
	.datac(\ex_wire_alu_in2[3]~7_combout ),
	.datad(\alu0|Mux120~31_combout ),
	.cin(gnd),
	.combout(\alu0|Mux119~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux119~0 .lut_mask = 16'hE5E0;
defparam \alu0|Mux119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \alu0|Mux119~1 (
// Equation(s):
// \alu0|Mux119~1_combout  = (\ex_wire_alu_in2[4]~4_combout  & ((\alu0|Mux119~0_combout  & (\alu0|srxisig~0_combout )) # (!\alu0|Mux119~0_combout  & ((\alu0|Mux120~24_combout ))))) # (!\ex_wire_alu_in2[4]~4_combout  & (((\alu0|Mux119~0_combout ))))

	.dataa(\ex_wire_alu_in2[4]~4_combout ),
	.datab(\alu0|srxisig~0_combout ),
	.datac(\alu0|Mux119~0_combout ),
	.datad(\alu0|Mux120~24_combout ),
	.cin(gnd),
	.combout(\alu0|Mux119~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux119~1 .lut_mask = 16'hDAD0;
defparam \alu0|Mux119~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \alu0|Mux183~1 (
// Equation(s):
// \alu0|Mux183~1_combout  = (\alu0|Mux176~0_combout  & ((\ex_wire_alu_in2[3]~7_combout  & (\alu0|Mux71~0_combout )) # (!\ex_wire_alu_in2[3]~7_combout  & ((\alu0|Mux67~2_combout )))))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\alu0|Mux71~0_combout ),
	.datac(\alu0|Mux176~0_combout ),
	.datad(\alu0|Mux67~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux183~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux183~1 .lut_mask = 16'hD080;
defparam \alu0|Mux183~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \alu0|Mux183~2 (
// Equation(s):
// \alu0|Mux183~2_combout  = (id_inst[12] & ((\alu0|Mux183~1_combout ) # ((id_inst[14] & \alu0|Mux119~1_combout ))))

	.dataa(id_inst[12]),
	.datab(id_inst[14]),
	.datac(\alu0|Mux119~1_combout ),
	.datad(\alu0|Mux183~1_combout ),
	.cin(gnd),
	.combout(\alu0|Mux183~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux183~2 .lut_mask = 16'hAA80;
defparam \alu0|Mux183~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \alu0|Mux151~1 (
// Equation(s):
// \alu0|Mux151~1_combout  = (\alu0|Mux183~0_combout ) # ((!id_inst[13] & ((\alu0|Mux151~0_combout ) # (\alu0|Mux183~2_combout ))))

	.dataa(\alu0|Mux183~0_combout ),
	.datab(\alu0|Mux151~0_combout ),
	.datac(id_inst[13]),
	.datad(\alu0|Mux183~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux151~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux151~1 .lut_mask = 16'hAFAE;
defparam \alu0|Mux151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \alu0|res~74 (
// Equation(s):
// \alu0|res~74_combout  = (!id_inst[14] & ((id_inst[30] & (\alu0|Add1~16_combout )) # (!id_inst[30] & ((\alu0|Ires[0][8]~16_combout )))))

	.dataa(id_inst[30]),
	.datab(\alu0|Add1~16_combout ),
	.datac(id_inst[14]),
	.datad(\alu0|Ires[0][8]~16_combout ),
	.cin(gnd),
	.combout(\alu0|res~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~74 .lut_mask = 16'h0D08;
defparam \alu0|res~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \alu0|res~75 (
// Equation(s):
// \alu0|res~75_combout  = (\alu0|Mux183~2_combout ) # ((!id_inst[12] & ((\alu0|res~73_combout ) # (\alu0|res~74_combout ))))

	.dataa(id_inst[12]),
	.datab(\alu0|res~73_combout ),
	.datac(\alu0|res~74_combout ),
	.datad(\alu0|Mux183~2_combout ),
	.cin(gnd),
	.combout(\alu0|res~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~75 .lut_mask = 16'hFF54;
defparam \alu0|res~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \alu0|res~76 (
// Equation(s):
// \alu0|res~76_combout  = (\alu0|Equal4~0_combout  & ((\alu0|Mux183~0_combout ) # ((!id_inst[13] & \alu0|res~75_combout ))))

	.dataa(\alu0|Equal4~0_combout ),
	.datab(id_inst[13]),
	.datac(\alu0|Mux183~0_combout ),
	.datad(\alu0|res~75_combout ),
	.cin(gnd),
	.combout(\alu0|res~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|res~76 .lut_mask = 16'hA2A0;
defparam \alu0|res~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \ex_alu_res[8]~2 (
// Equation(s):
// \ex_alu_res[8]~2_combout  = (\alu0|Equal3~1_combout  & (\alu0|Mux151~1_combout )) # (!\alu0|Equal3~1_combout  & ((\alu0|res~76_combout )))

	.dataa(\alu0|Equal3~1_combout ),
	.datab(\alu0|Mux151~1_combout ),
	.datac(gnd),
	.datad(\alu0|res~76_combout ),
	.cin(gnd),
	.combout(\ex_alu_res[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_alu_res[8]~2 .lut_mask = 16'hDD88;
defparam \ex_alu_res[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \ex_alu_res[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_alu_res[8]~2_combout ),
	.asdata(\alu0|Ires[0][8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu0|Equal1~0_combout ),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_alu_res[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_alu_res[8] .is_wysiwyg = "true";
defparam \ex_alu_res[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \mem_wire_reg_wb[8]~24 (
// Equation(s):
// \mem_wire_reg_wb[8]~24_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem0|q[8]~30_combout ) # ((\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & (((ex_alu_res[8] & !\mem_reg_wb[26]~1_combout ))))

	.dataa(\mem0|q[8]~30_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(ex_alu_res[8]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[8]~24 .lut_mask = 16'hCCB8;
defparam \mem_wire_reg_wb[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \mem_wire_reg_wb[8]~25 (
// Equation(s):
// \mem_wire_reg_wb[8]~25_combout  = (\mem_wire_reg_wb[8]~24_combout  & ((\Add4~16_combout ) # ((!\mem_reg_wb[26]~1_combout )))) # (!\mem_wire_reg_wb[8]~24_combout  & (((ex_pc_4[8] & \mem_reg_wb[26]~1_combout ))))

	.dataa(\mem_wire_reg_wb[8]~24_combout ),
	.datab(\Add4~16_combout ),
	.datac(ex_pc_4[8]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[8]~25 .lut_mask = 16'hD8AA;
defparam \mem_wire_reg_wb[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \mem_wire_reg_wb[8]~26 (
// Equation(s):
// \mem_wire_reg_wb[8]~26_combout  = (\Equal6~1_combout  & (ex_imm[8])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[8]~25_combout )))

	.dataa(ex_imm[8]),
	.datab(gnd),
	.datac(\Equal6~1_combout ),
	.datad(\mem_wire_reg_wb[8]~25_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[8]~26 .lut_mask = 16'hAFA0;
defparam \mem_wire_reg_wb[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \mem_reg_wb[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[8] .is_wysiwyg = "true";
defparam \mem_reg_wb[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
cycloneive_lcell_comb \reg0|xx~34 (
// Equation(s):
// \reg0|xx~34_combout  = (mem_reg_wb[8] & !\button_in[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(mem_reg_wb[8]),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\reg0|xx~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~34 .lut_mask = 16'h00F0;
defparam \reg0|xx~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N23
dffeas \reg0|xx[10][8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][8] .is_wysiwyg = "true";
defparam \reg0|xx[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneive_lcell_comb \reg0|r2[8]~661 (
// Equation(s):
// \reg0|r2[8]~661_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|xx[9][8]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[8][8]~q )))))

	.dataa(\reg0|xx[9][8]~q ),
	.datab(\reg0|xx[8][8]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~661_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~661 .lut_mask = 16'hFA0C;
defparam \reg0|r2[8]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N30
cycloneive_lcell_comb \reg0|r2[8]~662 (
// Equation(s):
// \reg0|r2[8]~662_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[8]~661_combout  & ((\reg0|xx[11][8]~q ))) # (!\reg0|r2[8]~661_combout  & (\reg0|xx[10][8]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[8]~661_combout ))))

	.dataa(\reg0|xx[10][8]~q ),
	.datab(\reg0|xx[11][8]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[8]~661_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~662_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~662 .lut_mask = 16'hCFA0;
defparam \reg0|r2[8]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \reg0|r2[8]~663 (
// Equation(s):
// \reg0|r2[8]~663_combout  = (\mem0|q[21]~9_combout  & ((\reg0|xx[6][8]~q ) # ((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[4][8]~q  & !\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[6][8]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[4][8]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~663_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~663 .lut_mask = 16'hCCB8;
defparam \reg0|r2[8]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \reg0|r2[8]~664 (
// Equation(s):
// \reg0|r2[8]~664_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[8]~663_combout  & ((\reg0|xx[7][8]~q ))) # (!\reg0|r2[8]~663_combout  & (\reg0|xx[5][8]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[8]~663_combout ))))

	.dataa(\reg0|xx[5][8]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[7][8]~q ),
	.datad(\reg0|r2[8]~663_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~664_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~664 .lut_mask = 16'hF388;
defparam \reg0|r2[8]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \reg0|r2[8]~665 (
// Equation(s):
// \reg0|r2[8]~665_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][8]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][8]~q ))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(gnd),
	.datac(\reg0|xx[2][8]~q ),
	.datad(\reg0|xx[3][8]~q ),
	.cin(gnd),
	.combout(\reg0|r2[8]~665_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~665 .lut_mask = 16'hFA50;
defparam \reg0|r2[8]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \reg0|r2[8]~666 (
// Equation(s):
// \reg0|r2[8]~666_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[8]~665_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][8]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[1][8]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[8]~665_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~666_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~666 .lut_mask = 16'hE2C0;
defparam \reg0|r2[8]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \reg0|r2[8]~667 (
// Equation(s):
// \reg0|r2[8]~667_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[8]~664_combout ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((!\mem0|q[23]~7_combout  & \reg0|r2[8]~666_combout ))))

	.dataa(\reg0|r2[8]~664_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[8]~666_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~667_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~667 .lut_mask = 16'hCBC8;
defparam \reg0|r2[8]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneive_lcell_comb \reg0|r2[8]~668 (
// Equation(s):
// \reg0|r2[8]~668_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout ) # (\reg0|xx[14][8]~q )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][8]~q  & (!\mem0|q[20]~3_combout )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[12][8]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|xx[14][8]~q ),
	.cin(gnd),
	.combout(\reg0|r2[8]~668_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~668 .lut_mask = 16'hAEA4;
defparam \reg0|r2[8]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneive_lcell_comb \reg0|r2[8]~669 (
// Equation(s):
// \reg0|r2[8]~669_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[8]~668_combout  & ((\reg0|xx[15][8]~q ))) # (!\reg0|r2[8]~668_combout  & (\reg0|xx[13][8]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[8]~668_combout ))))

	.dataa(\reg0|xx[13][8]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[8]~668_combout ),
	.datad(\reg0|xx[15][8]~q ),
	.cin(gnd),
	.combout(\reg0|r2[8]~669_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~669 .lut_mask = 16'hF838;
defparam \reg0|r2[8]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \reg0|r2[8]~670 (
// Equation(s):
// \reg0|r2[8]~670_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[8]~667_combout  & ((\reg0|r2[8]~669_combout ))) # (!\reg0|r2[8]~667_combout  & (\reg0|r2[8]~662_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[8]~667_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[8]~662_combout ),
	.datac(\reg0|r2[8]~667_combout ),
	.datad(\reg0|r2[8]~669_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~670_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~670 .lut_mask = 16'hF858;
defparam \reg0|r2[8]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \reg0|r2[8]~651 (
// Equation(s):
// \reg0|r2[8]~651_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|xx[26][8]~q ))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][8]~q ))))

	.dataa(\reg0|xx[18][8]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[26][8]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~651_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~651 .lut_mask = 16'hFC22;
defparam \reg0|r2[8]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \reg0|r2[8]~652 (
// Equation(s):
// \reg0|r2[8]~652_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[8]~651_combout  & (\reg0|xx[30][8]~q )) # (!\reg0|r2[8]~651_combout  & ((\reg0|xx[22][8]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[8]~651_combout ))))

	.dataa(\reg0|xx[30][8]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[22][8]~q ),
	.datad(\reg0|r2[8]~651_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~652_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~652 .lut_mask = 16'hBBC0;
defparam \reg0|r2[8]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N28
cycloneive_lcell_comb \reg0|r2[8]~658 (
// Equation(s):
// \reg0|r2[8]~658_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[23][8]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[19][8]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[23][8]~q ),
	.datac(\reg0|xx[19][8]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~658_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~658 .lut_mask = 16'hEE50;
defparam \reg0|r2[8]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N22
cycloneive_lcell_comb \reg0|r2[8]~659 (
// Equation(s):
// \reg0|r2[8]~659_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[8]~658_combout  & ((\reg0|xx[31][8]~q ))) # (!\reg0|r2[8]~658_combout  & (\reg0|xx[27][8]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[8]~658_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][8]~q ),
	.datac(\reg0|xx[31][8]~q ),
	.datad(\reg0|r2[8]~658_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~659_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~659 .lut_mask = 16'hF588;
defparam \reg0|r2[8]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \reg0|r2[8]~653 (
// Equation(s):
// \reg0|r2[8]~653_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][8]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][8]~q )))))

	.dataa(\reg0|xx[21][8]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][8]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~653_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~653 .lut_mask = 16'hEE30;
defparam \reg0|r2[8]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \reg0|r2[8]~654 (
// Equation(s):
// \reg0|r2[8]~654_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[8]~653_combout  & ((\reg0|xx[29][8]~q ))) # (!\reg0|r2[8]~653_combout  & (\reg0|xx[25][8]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[8]~653_combout ))))

	.dataa(\reg0|xx[25][8]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][8]~q ),
	.datad(\reg0|r2[8]~653_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~654_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~654 .lut_mask = 16'hF388;
defparam \reg0|r2[8]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \reg0|r2[8]~655 (
// Equation(s):
// \reg0|r2[8]~655_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][8]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][8]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[24][8]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][8]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~655_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~655 .lut_mask = 16'hCCB8;
defparam \reg0|r2[8]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \reg0|r2[8]~656 (
// Equation(s):
// \reg0|r2[8]~656_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[8]~655_combout  & ((\reg0|xx[28][8]~q ))) # (!\reg0|r2[8]~655_combout  & (\reg0|xx[20][8]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[8]~655_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[20][8]~q ),
	.datac(\reg0|xx[28][8]~q ),
	.datad(\reg0|r2[8]~655_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~656_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~656 .lut_mask = 16'hF588;
defparam \reg0|r2[8]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \reg0|r2[8]~657 (
// Equation(s):
// \reg0|r2[8]~657_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[8]~654_combout ) # ((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (((!\mem0|q[21]~9_combout  & \reg0|r2[8]~656_combout ))))

	.dataa(\reg0|r2[8]~654_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[8]~656_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~657_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~657 .lut_mask = 16'hCBC8;
defparam \reg0|r2[8]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \reg0|r2[8]~660 (
// Equation(s):
// \reg0|r2[8]~660_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[8]~657_combout  & ((\reg0|r2[8]~659_combout ))) # (!\reg0|r2[8]~657_combout  & (\reg0|r2[8]~652_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[8]~657_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[8]~652_combout ),
	.datac(\reg0|r2[8]~659_combout ),
	.datad(\reg0|r2[8]~657_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~660_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~660 .lut_mask = 16'hF588;
defparam \reg0|r2[8]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \reg0|r2[8]~671 (
// Equation(s):
// \reg0|r2[8]~671_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[8]~660_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[8]~670_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[8]~670_combout ),
	.datad(\reg0|r2[8]~660_combout ),
	.cin(gnd),
	.combout(\reg0|r2[8]~671_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[8]~671 .lut_mask = 16'hC840;
defparam \reg0|r2[8]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \id_reg_r2[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[8]~671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[8] .is_wysiwyg = "true";
defparam \id_reg_r2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \mem0|store_data[8]~46 (
// Equation(s):
// \mem0|store_data[8]~46_combout  = (\mem0|store_byte[15]~0_combout  & (id_reg_r2[0] & (\mem0|Equal5~0_combout ))) # (!\mem0|store_byte[15]~0_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [8]))))

	.dataa(\mem0|store_byte[15]~0_combout ),
	.datab(id_reg_r2[0]),
	.datac(\mem0|Equal5~0_combout ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\mem0|store_data[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[8]~46 .lut_mask = 16'hD580;
defparam \mem0|store_data[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \mem0|store_data[8]~47 (
// Equation(s):
// \mem0|store_data[8]~47_combout  = (id_reg_r2[8] & ((\mem0|store_data[12]~2_combout ) # ((\mem0|Equal4~0_combout  & \mem0|store_data[8]~46_combout )))) # (!id_reg_r2[8] & (((\mem0|Equal4~0_combout  & \mem0|store_data[8]~46_combout ))))

	.dataa(id_reg_r2[8]),
	.datab(\mem0|store_data[12]~2_combout ),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[8]~46_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[8]~47 .lut_mask = 16'hF888;
defparam \mem0|store_data[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \mem0|q[8]~30 (
// Equation(s):
// \mem0|q[8]~30_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [8])) # (!\mem0|q[22]~5_combout  & ((\mem0|q[15]~4_combout )))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [8]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|q[22]~5_combout ),
	.datad(\mem0|q[15]~4_combout ),
	.cin(gnd),
	.combout(\mem0|q[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[8]~30 .lut_mask = 16'h8C80;
defparam \mem0|q[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \id_immc|imm32[1]~16 (
// Equation(s):
// \id_immc|imm32[1]~16_combout  = (\mem0|q[21]~9_combout  & ((\id_imm[4]~19_combout ) # ((\mem0|q[8]~30_combout  & \id_immc|imm32[1]~12_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[8]~30_combout  & ((\id_immc|imm32[1]~12_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[8]~30_combout ),
	.datac(\id_imm[4]~19_combout ),
	.datad(\id_immc|imm32[1]~12_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[1]~16 .lut_mask = 16'hECA0;
defparam \id_immc|imm32[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \id_imm[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[1] .is_wysiwyg = "true";
defparam \id_imm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \ex_imm[1]~feeder (
// Equation(s):
// \ex_imm[1]~feeder_combout  = id_imm[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[1]),
	.cin(gnd),
	.combout(\ex_imm[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[1]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \ex_imm[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[1] .is_wysiwyg = "true";
defparam \ex_imm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \mem_wire_reg_wb[1]~15 (
// Equation(s):
// \mem_wire_reg_wb[1]~15_combout  = (\mem_reg_wb[26]~1_combout  & ((ex_pc[1]) # ((\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & (((ex_alu_res[1] & !\mem_reg_wb[26]~0_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_pc[1]),
	.datac(ex_alu_res[1]),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[1]~15 .lut_mask = 16'hAAD8;
defparam \mem_wire_reg_wb[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \mem_wire_reg_wb[1]~16 (
// Equation(s):
// \mem_wire_reg_wb[1]~16_combout  = (\mem_wire_reg_wb[1]~15_combout  & ((\Add4~2_combout ) # ((!\mem_reg_wb[26]~0_combout )))) # (!\mem_wire_reg_wb[1]~15_combout  & (((\mem0|q[1]~21_combout  & \mem_reg_wb[26]~0_combout ))))

	.dataa(\Add4~2_combout ),
	.datab(\mem_wire_reg_wb[1]~15_combout ),
	.datac(\mem0|q[1]~21_combout ),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[1]~16 .lut_mask = 16'hB8CC;
defparam \mem_wire_reg_wb[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \mem_wire_reg_wb[1]~17 (
// Equation(s):
// \mem_wire_reg_wb[1]~17_combout  = (\Equal6~1_combout  & ((ex_imm[1]))) # (!\Equal6~1_combout  & (\mem_wire_reg_wb[1]~16_combout ))

	.dataa(\mem_wire_reg_wb[1]~16_combout ),
	.datab(\Equal6~1_combout ),
	.datac(ex_imm[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[1]~17 .lut_mask = 16'hE2E2;
defparam \mem_wire_reg_wb[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \mem_reg_wb[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[1] .is_wysiwyg = "true";
defparam \mem_reg_wb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \reg0|xx~27 (
// Equation(s):
// \reg0|xx~27_combout  = (!\button_in[0]~input_o  & mem_reg_wb[1])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[1]),
	.cin(gnd),
	.combout(\reg0|xx~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~27 .lut_mask = 16'h5500;
defparam \reg0|xx~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
cycloneive_lcell_comb \reg0|xx[3][1]~feeder (
// Equation(s):
// \reg0|xx[3][1]~feeder_combout  = \reg0|xx~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \reg0|xx[3][1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][1] .is_wysiwyg = "true";
defparam \reg0|xx[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \reg0|r2[1]~119 (
// Equation(s):
// \reg0|r2[1]~119_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][1]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][1]~q )))

	.dataa(gnd),
	.datab(\reg0|xx[3][1]~q ),
	.datac(\reg0|xx[2][1]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~119_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~119 .lut_mask = 16'hCCF0;
defparam \reg0|r2[1]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \reg0|r2[1]~120 (
// Equation(s):
// \reg0|r2[1]~120_combout  = (\mem0|q[21]~9_combout  & (\reg0|r2[1]~119_combout )) # (!\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout  & \reg0|xx[1][1]~q ))))

	.dataa(\reg0|r2[1]~119_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|xx[1][1]~q ),
	.cin(gnd),
	.combout(\reg0|r2[1]~120_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~120 .lut_mask = 16'hACA0;
defparam \reg0|r2[1]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \reg0|r2[1]~117 (
// Equation(s):
// \reg0|r2[1]~117_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][1]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][1]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[8][1]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[9][1]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~117_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~117 .lut_mask = 16'hCCE2;
defparam \reg0|r2[1]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \reg0|r2[1]~118 (
// Equation(s):
// \reg0|r2[1]~118_combout  = (\reg0|r2[1]~117_combout  & ((\reg0|xx[11][1]~q ) # ((!\mem0|q[21]~9_combout )))) # (!\reg0|r2[1]~117_combout  & (((\reg0|xx[10][1]~q  & \mem0|q[21]~9_combout ))))

	.dataa(\reg0|r2[1]~117_combout ),
	.datab(\reg0|xx[11][1]~q ),
	.datac(\reg0|xx[10][1]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~118_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~118 .lut_mask = 16'hD8AA;
defparam \reg0|r2[1]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \reg0|r2[1]~121 (
// Equation(s):
// \reg0|r2[1]~121_combout  = (\mem0|q[22]~8_combout  & (\mem0|q[23]~7_combout )) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|r2[1]~118_combout ))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[1]~120_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[1]~120_combout ),
	.datad(\reg0|r2[1]~118_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~121_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~121 .lut_mask = 16'hDC98;
defparam \reg0|r2[1]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \reg0|r2[1]~122 (
// Equation(s):
// \reg0|r2[1]~122_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][1]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][1]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][1]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][1]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~122_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~122 .lut_mask = 16'hCCE2;
defparam \reg0|r2[1]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \reg0|r2[1]~123 (
// Equation(s):
// \reg0|r2[1]~123_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[1]~122_combout  & (\reg0|xx[15][1]~q )) # (!\reg0|r2[1]~122_combout  & ((\reg0|xx[13][1]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[1]~122_combout ))))

	.dataa(\reg0|xx[15][1]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[13][1]~q ),
	.datad(\reg0|r2[1]~122_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~123_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~123 .lut_mask = 16'hBBC0;
defparam \reg0|r2[1]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
cycloneive_lcell_comb \reg0|r2[1]~115 (
// Equation(s):
// \reg0|r2[1]~115_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][1]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][1]~q ))))

	.dataa(\reg0|xx[4][1]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[6][1]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~115_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~115 .lut_mask = 16'hFC22;
defparam \reg0|r2[1]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
cycloneive_lcell_comb \reg0|r2[1]~116 (
// Equation(s):
// \reg0|r2[1]~116_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[1]~115_combout  & (\reg0|xx[7][1]~q )) # (!\reg0|r2[1]~115_combout  & ((\reg0|xx[5][1]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[1]~115_combout ))))

	.dataa(\reg0|xx[7][1]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][1]~q ),
	.datad(\reg0|r2[1]~115_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~116_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~116 .lut_mask = 16'hBBC0;
defparam \reg0|r2[1]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \reg0|r2[1]~124 (
// Equation(s):
// \reg0|r2[1]~124_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[1]~121_combout  & (\reg0|r2[1]~123_combout )) # (!\reg0|r2[1]~121_combout  & ((\reg0|r2[1]~116_combout ))))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[1]~121_combout ))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[1]~121_combout ),
	.datac(\reg0|r2[1]~123_combout ),
	.datad(\reg0|r2[1]~116_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~124_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~124 .lut_mask = 16'hE6C4;
defparam \reg0|r2[1]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \reg0|r2[1]~105 (
// Equation(s):
// \reg0|r2[1]~105_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][1]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][1]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][1]~q ),
	.datac(\reg0|xx[22][1]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~105 .lut_mask = 16'hAAE4;
defparam \reg0|r2[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \reg0|r2[1]~106 (
// Equation(s):
// \reg0|r2[1]~106_combout  = (\reg0|r2[1]~105_combout  & ((\reg0|xx[30][1]~q ) # ((!\mem0|q[23]~7_combout )))) # (!\reg0|r2[1]~105_combout  & (((\reg0|xx[26][1]~q  & \mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[30][1]~q ),
	.datab(\reg0|r2[1]~105_combout ),
	.datac(\reg0|xx[26][1]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~106_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~106 .lut_mask = 16'hB8CC;
defparam \reg0|r2[1]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \reg0|r2[1]~112 (
// Equation(s):
// \reg0|r2[1]~112_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[27][1]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[19][1]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[19][1]~q ),
	.datac(\reg0|xx[27][1]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~112_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~112 .lut_mask = 16'hAAE4;
defparam \reg0|r2[1]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \reg0|r2[1]~113 (
// Equation(s):
// \reg0|r2[1]~113_combout  = (\reg0|r2[1]~112_combout  & ((\reg0|xx[31][1]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[1]~112_combout  & (((\reg0|xx[23][1]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[31][1]~q ),
	.datab(\reg0|r2[1]~112_combout ),
	.datac(\reg0|xx[23][1]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~113_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~113 .lut_mask = 16'hB8CC;
defparam \reg0|r2[1]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \reg0|r2[1]~109 (
// Equation(s):
// \reg0|r2[1]~109_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[20][1]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[16][1]~q ))))

	.dataa(\reg0|xx[16][1]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[20][1]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~109 .lut_mask = 16'hFC22;
defparam \reg0|r2[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \reg0|r2[1]~110 (
// Equation(s):
// \reg0|r2[1]~110_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[1]~109_combout  & (\reg0|xx[28][1]~q )) # (!\reg0|r2[1]~109_combout  & ((\reg0|xx[24][1]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[1]~109_combout ))))

	.dataa(\reg0|xx[28][1]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[24][1]~q ),
	.datad(\reg0|r2[1]~109_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~110 .lut_mask = 16'hBBC0;
defparam \reg0|r2[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \reg0|r2[1]~107 (
// Equation(s):
// \reg0|r2[1]~107_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[25][1]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[17][1]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[17][1]~q ),
	.datab(\reg0|xx[25][1]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~107_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~107 .lut_mask = 16'hF0CA;
defparam \reg0|r2[1]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \reg0|r2[1]~108 (
// Equation(s):
// \reg0|r2[1]~108_combout  = (\reg0|r2[1]~107_combout  & ((\reg0|xx[29][1]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[1]~107_combout  & (((\reg0|xx[21][1]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[29][1]~q ),
	.datab(\reg0|xx[21][1]~q ),
	.datac(\reg0|r2[1]~107_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~108 .lut_mask = 16'hACF0;
defparam \reg0|r2[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \reg0|r2[1]~111 (
// Equation(s):
// \reg0|r2[1]~111_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[1]~108_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[1]~110_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[1]~110_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[1]~108_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~111_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~111 .lut_mask = 16'hF4A4;
defparam \reg0|r2[1]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \reg0|r2[1]~114 (
// Equation(s):
// \reg0|r2[1]~114_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[1]~111_combout  & ((\reg0|r2[1]~113_combout ))) # (!\reg0|r2[1]~111_combout  & (\reg0|r2[1]~106_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[1]~111_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[1]~106_combout ),
	.datac(\reg0|r2[1]~113_combout ),
	.datad(\reg0|r2[1]~111_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~114_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~114 .lut_mask = 16'hF588;
defparam \reg0|r2[1]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \reg0|r2[1]~125 (
// Equation(s):
// \reg0|r2[1]~125_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[1]~114_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & (\reg0|r2[1]~124_combout )))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[1]~124_combout ),
	.datad(\reg0|r2[1]~114_combout ),
	.cin(gnd),
	.combout(\reg0|r2[1]~125_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[1]~125 .lut_mask = 16'hEC20;
defparam \reg0|r2[1]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \id_reg_r2[1]~feeder (
// Equation(s):
// \id_reg_r2[1]~feeder_combout  = \reg0|r2[1]~125_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r2[1]~125_combout ),
	.cin(gnd),
	.combout(\id_reg_r2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r2[1]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \id_reg_r2[1] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[1] .is_wysiwyg = "true";
defparam \id_reg_r2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \mem0|store_data[17]~16 (
// Equation(s):
// \mem0|store_data[17]~16_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & (id_reg_r2[1])) # (!\mem0|store_byte[23]~1_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [17])))))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(id_reg_r2[1]),
	.datac(\mem0|store_byte[23]~1_combout ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\mem0|store_data[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[17]~16 .lut_mask = 16'h8A80;
defparam \mem0|store_data[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \mem0|store_data[17]~17 (
// Equation(s):
// \mem0|store_data[17]~17_combout  = (\mem0|store_data[17]~16_combout ) # ((id_reg_r2[17] & !\mem0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mem0|store_data[17]~16_combout ),
	.datac(id_reg_r2[17]),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[17]~17 .lut_mask = 16'hCCFC;
defparam \mem0|store_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[24]~15_combout ,\mem0|store_data[17]~17_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A440450C55005404800090461000;
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \mem0|store_data[24]~13 (
// Equation(s):
// \mem0|store_data[24]~13_combout  = (\mem0|Equal5~0_combout  & ((id_reg_r2[0]))) # (!\mem0|Equal5~0_combout  & (id_reg_r2[8]))

	.dataa(id_reg_r2[8]),
	.datab(gnd),
	.datac(id_reg_r2[0]),
	.datad(\mem0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[24]~13 .lut_mask = 16'hF0AA;
defparam \mem0|store_data[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \mem0|store_data[24]~14 (
// Equation(s):
// \mem0|store_data[24]~14_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & ((\mem0|store_data[24]~13_combout ))) # (!\mem0|store_byte[24]~2_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [24]))))

	.dataa(\mem0|store_byte[24]~2_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [24]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[24]~13_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[24]~14 .lut_mask = 16'hE040;
defparam \mem0|store_data[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \mem0|store_data[24]~15 (
// Equation(s):
// \mem0|store_data[24]~15_combout  = (\mem0|store_data[24]~14_combout ) # ((id_reg_r2[24] & !\mem0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(id_reg_r2[24]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[24]~14_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[24]~15 .lut_mask = 16'hFF0C;
defparam \mem0|store_data[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \mem0|q[17]~11 (
// Equation(s):
// \mem0|q[17]~11_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [17]))))

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [17]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\mem0|q[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[17]~11 .lut_mask = 16'hA808;
defparam \mem0|q[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N2
cycloneive_lcell_comb \reg0|r1[9]~640 (
// Equation(s):
// \reg0|r1[9]~640_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[5][9]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][9]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[4][9]~q ),
	.datac(\reg0|xx[5][9]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~640_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~640 .lut_mask = 16'hAAE4;
defparam \reg0|r1[9]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
cycloneive_lcell_comb \reg0|r1[9]~641 (
// Equation(s):
// \reg0|r1[9]~641_combout  = (\reg0|r1[9]~640_combout  & (((\reg0|xx[7][9]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[9]~640_combout  & (\reg0|xx[6][9]~q  & ((\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[6][9]~q ),
	.datab(\reg0|r1[9]~640_combout ),
	.datac(\reg0|xx[7][9]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~641_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~641 .lut_mask = 16'hE2CC;
defparam \reg0|r1[9]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
cycloneive_lcell_comb \reg0|r1[9]~647 (
// Equation(s):
// \reg0|r1[9]~647_combout  = (\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout )) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][9]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][9]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[12][9]~q ),
	.datad(\reg0|xx[13][9]~q ),
	.cin(gnd),
	.combout(\reg0|r1[9]~647_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~647 .lut_mask = 16'hDC98;
defparam \reg0|r1[9]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N26
cycloneive_lcell_comb \reg0|r1[9]~648 (
// Equation(s):
// \reg0|r1[9]~648_combout  = (\reg0|r1[9]~647_combout  & (((\reg0|xx[15][9]~q ) # (!\mem0|q[16]~13_combout )))) # (!\reg0|r1[9]~647_combout  & (\reg0|xx[14][9]~q  & (\mem0|q[16]~13_combout )))

	.dataa(\reg0|xx[14][9]~q ),
	.datab(\reg0|r1[9]~647_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|xx[15][9]~q ),
	.cin(gnd),
	.combout(\reg0|r1[9]~648_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~648 .lut_mask = 16'hEC2C;
defparam \reg0|r1[9]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N28
cycloneive_lcell_comb \reg0|r1[9]~644 (
// Equation(s):
// \reg0|r1[9]~644_combout  = (\mem0|q[15]~6_combout  & ((\reg0|xx[3][9]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][9]~q ))

	.dataa(\reg0|xx[2][9]~q ),
	.datab(\reg0|xx[3][9]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~644_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~644 .lut_mask = 16'hCCAA;
defparam \reg0|r1[9]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N22
cycloneive_lcell_comb \reg0|r1[9]~645 (
// Equation(s):
// \reg0|r1[9]~645_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[9]~644_combout )))) # (!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & (\reg0|xx[1][9]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[1][9]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[9]~644_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~645_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~645 .lut_mask = 16'hF808;
defparam \reg0|r1[9]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N10
cycloneive_lcell_comb \reg0|r1[9]~642 (
// Equation(s):
// \reg0|r1[9]~642_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][9]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][9]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][9]~q ),
	.datac(\reg0|xx[10][9]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~642_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~642 .lut_mask = 16'hAAE4;
defparam \reg0|r1[9]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneive_lcell_comb \reg0|r1[9]~643 (
// Equation(s):
// \reg0|r1[9]~643_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[9]~642_combout  & (\reg0|xx[11][9]~q )) # (!\reg0|r1[9]~642_combout  & ((\reg0|xx[9][9]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[9]~642_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][9]~q ),
	.datac(\reg0|xx[9][9]~q ),
	.datad(\reg0|r1[9]~642_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~643_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~643 .lut_mask = 16'hDDA0;
defparam \reg0|r1[9]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N24
cycloneive_lcell_comb \reg0|r1[9]~646 (
// Equation(s):
// \reg0|r1[9]~646_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[9]~643_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[9]~645_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[9]~645_combout ),
	.datad(\reg0|r1[9]~643_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~646_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~646 .lut_mask = 16'hDC98;
defparam \reg0|r1[9]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N8
cycloneive_lcell_comb \reg0|r1[9]~649 (
// Equation(s):
// \reg0|r1[9]~649_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[9]~646_combout  & ((\reg0|r1[9]~648_combout ))) # (!\reg0|r1[9]~646_combout  & (\reg0|r1[9]~641_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[9]~646_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|r1[9]~641_combout ),
	.datac(\reg0|r1[9]~648_combout ),
	.datad(\reg0|r1[9]~646_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~649_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~649 .lut_mask = 16'hF588;
defparam \reg0|r1[9]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \reg0|r1[9]~630 (
// Equation(s):
// \reg0|r1[9]~630_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][9]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][9]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[17][9]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][9]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~630_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~630 .lut_mask = 16'hCCE2;
defparam \reg0|r1[9]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \reg0|r1[9]~631 (
// Equation(s):
// \reg0|r1[9]~631_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[9]~630_combout  & (\reg0|xx[29][9]~q )) # (!\reg0|r1[9]~630_combout  & ((\reg0|xx[21][9]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[9]~630_combout ))))

	.dataa(\reg0|xx[29][9]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][9]~q ),
	.datad(\reg0|r1[9]~630_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~631_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~631 .lut_mask = 16'hBBC0;
defparam \reg0|r1[9]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N22
cycloneive_lcell_comb \reg0|r1[9]~637 (
// Equation(s):
// \reg0|r1[9]~637_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[27][9]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[19][9]~q ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[19][9]~q ),
	.datac(\reg0|xx[27][9]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~637_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~637 .lut_mask = 16'hFA44;
defparam \reg0|r1[9]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N0
cycloneive_lcell_comb \reg0|r1[9]~638 (
// Equation(s):
// \reg0|r1[9]~638_combout  = (\reg0|r1[9]~637_combout  & ((\reg0|xx[31][9]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[9]~637_combout  & (((\reg0|xx[23][9]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|r1[9]~637_combout ),
	.datab(\reg0|xx[31][9]~q ),
	.datac(\reg0|xx[23][9]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~638_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~638 .lut_mask = 16'hD8AA;
defparam \reg0|r1[9]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \reg0|r1[9]~632 (
// Equation(s):
// \reg0|r1[9]~632_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[22][9]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[18][9]~q )))))

	.dataa(\reg0|xx[22][9]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][9]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~632_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~632 .lut_mask = 16'hEE30;
defparam \reg0|r1[9]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \reg0|r1[9]~633 (
// Equation(s):
// \reg0|r1[9]~633_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[9]~632_combout  & ((\reg0|xx[30][9]~q ))) # (!\reg0|r1[9]~632_combout  & (\reg0|xx[26][9]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[9]~632_combout ))))

	.dataa(\reg0|xx[26][9]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[30][9]~q ),
	.datad(\reg0|r1[9]~632_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~633_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~633 .lut_mask = 16'hF388;
defparam \reg0|r1[9]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \reg0|r1[9]~634 (
// Equation(s):
// \reg0|r1[9]~634_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & ((\reg0|xx[20][9]~q ))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[16][9]~q ))))

	.dataa(\reg0|xx[16][9]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[20][9]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~634_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~634 .lut_mask = 16'hFC22;
defparam \reg0|r1[9]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N10
cycloneive_lcell_comb \reg0|r1[9]~635 (
// Equation(s):
// \reg0|r1[9]~635_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[9]~634_combout  & (\reg0|xx[28][9]~q )) # (!\reg0|r1[9]~634_combout  & ((\reg0|xx[24][9]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[9]~634_combout ))))

	.dataa(\reg0|xx[28][9]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[24][9]~q ),
	.datad(\reg0|r1[9]~634_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~635_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~635 .lut_mask = 16'hBBC0;
defparam \reg0|r1[9]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N12
cycloneive_lcell_comb \reg0|r1[9]~636 (
// Equation(s):
// \reg0|r1[9]~636_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|r1[9]~633_combout )) # (!\mem0|q[16]~13_combout  & ((\reg0|r1[9]~635_combout )))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[9]~633_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[9]~635_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~636_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~636 .lut_mask = 16'hE5E0;
defparam \reg0|r1[9]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N6
cycloneive_lcell_comb \reg0|r1[9]~639 (
// Equation(s):
// \reg0|r1[9]~639_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[9]~636_combout  & ((\reg0|r1[9]~638_combout ))) # (!\reg0|r1[9]~636_combout  & (\reg0|r1[9]~631_combout )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[9]~636_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|r1[9]~631_combout ),
	.datac(\reg0|r1[9]~638_combout ),
	.datad(\reg0|r1[9]~636_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~639_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~639 .lut_mask = 16'hF588;
defparam \reg0|r1[9]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N20
cycloneive_lcell_comb \reg0|r1[9]~650 (
// Equation(s):
// \reg0|r1[9]~650_combout  = (\reg0|WideOr0~combout  & ((\mem0|q[19]~14_combout  & ((\reg0|r1[9]~639_combout ))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[9]~649_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|WideOr0~combout ),
	.datac(\reg0|r1[9]~649_combout ),
	.datad(\reg0|r1[9]~639_combout ),
	.cin(gnd),
	.combout(\reg0|r1[9]~650_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[9]~650 .lut_mask = 16'hC840;
defparam \reg0|r1[9]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y10_N21
dffeas \id_reg_r1[9] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[9]~650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[9] .is_wysiwyg = "true";
defparam \id_reg_r1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_combout  = (state[1] & (\Add2~27_combout )) # (!state[1] & ((state[2] & (\Add2~27_combout )) # (!state[2] & ((\pcreg0|pcnter [9])))))

	.dataa(\Add2~27_combout ),
	.datab(\pcreg0|pcnter [9]),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~29 .lut_mask = 16'hAAAC;
defparam \Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \mem0|store_data[22]~9 (
// Equation(s):
// \mem0|store_data[22]~9_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & ((id_reg_r2[6]))) # (!\mem0|store_byte[23]~1_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [22]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [22]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|store_byte[23]~1_combout ),
	.datad(id_reg_r2[6]),
	.cin(gnd),
	.combout(\mem0|store_data[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[22]~9 .lut_mask = 16'hC808;
defparam \mem0|store_data[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \mem0|store_data[22]~10 (
// Equation(s):
// \mem0|store_data[22]~10_combout  = (\mem0|store_data[22]~9_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[22]))

	.dataa(gnd),
	.datab(\mem0|Equal4~0_combout ),
	.datac(id_reg_r2[22]),
	.datad(\mem0|store_data[22]~9_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[22]~10 .lut_mask = 16'hFF30;
defparam \mem0|store_data[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[22]~10_combout ,\mem0|store_data[21]~12_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020E30F0C83000E3200008BEDB240;
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \id_imm[21]~1 (
// Equation(s):
// \id_imm[21]~1_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [21]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [21]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(gnd),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\id_imm[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[21]~1 .lut_mask = 16'hEE22;
defparam \id_imm[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \mem0|q[21]~9 (
// Equation(s):
// \mem0|q[21]~9_combout  = (\mem0|buffer_sig_load~q  & \id_imm[21]~1_combout )

	.dataa(gnd),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(gnd),
	.datad(\id_imm[21]~1_combout ),
	.cin(gnd),
	.combout(\mem0|q[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[21]~9 .lut_mask = 16'hCC00;
defparam \mem0|q[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \reg0|r2[16]~483 (
// Equation(s):
// \reg0|r2[16]~483_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][16]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][16]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][16]~q ),
	.datac(\reg0|xx[22][16]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~483_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~483 .lut_mask = 16'hAAE4;
defparam \reg0|r2[16]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \reg0|r2[16]~484 (
// Equation(s):
// \reg0|r2[16]~484_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[16]~483_combout  & (\reg0|xx[30][16]~q )) # (!\reg0|r2[16]~483_combout  & ((\reg0|xx[26][16]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[16]~483_combout ))))

	.dataa(\reg0|xx[30][16]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[26][16]~q ),
	.datad(\reg0|r2[16]~483_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~484_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~484 .lut_mask = 16'hBBC0;
defparam \reg0|r2[16]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \reg0|r2[16]~490 (
// Equation(s):
// \reg0|r2[16]~490_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & ((\reg0|xx[27][16]~q ))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[19][16]~q ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[19][16]~q ),
	.datac(\reg0|xx[27][16]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~490_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~490 .lut_mask = 16'hFA44;
defparam \reg0|r2[16]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \reg0|r2[16]~491 (
// Equation(s):
// \reg0|r2[16]~491_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[16]~490_combout  & (\reg0|xx[31][16]~q )) # (!\reg0|r2[16]~490_combout  & ((\reg0|xx[23][16]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[16]~490_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[31][16]~q ),
	.datac(\reg0|r2[16]~490_combout ),
	.datad(\reg0|xx[23][16]~q ),
	.cin(gnd),
	.combout(\reg0|r2[16]~491_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~491 .lut_mask = 16'hDAD0;
defparam \reg0|r2[16]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \reg0|r2[16]~487 (
// Equation(s):
// \reg0|r2[16]~487_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][16]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][16]~q )))))

	.dataa(\reg0|xx[20][16]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][16]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~487_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~487 .lut_mask = 16'hEE30;
defparam \reg0|r2[16]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \reg0|r2[16]~488 (
// Equation(s):
// \reg0|r2[16]~488_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[16]~487_combout  & ((\reg0|xx[28][16]~q ))) # (!\reg0|r2[16]~487_combout  & (\reg0|xx[24][16]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[16]~487_combout ))))

	.dataa(\reg0|xx[24][16]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[28][16]~q ),
	.datad(\reg0|r2[16]~487_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~488_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~488 .lut_mask = 16'hF388;
defparam \reg0|r2[16]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \reg0|r2[16]~485 (
// Equation(s):
// \reg0|r2[16]~485_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][16]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][16]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][16]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][16]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~485_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~485 .lut_mask = 16'hCCB8;
defparam \reg0|r2[16]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \reg0|r2[16]~486 (
// Equation(s):
// \reg0|r2[16]~486_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[16]~485_combout  & ((\reg0|xx[29][16]~q ))) # (!\reg0|r2[16]~485_combout  & (\reg0|xx[21][16]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[16]~485_combout ))))

	.dataa(\reg0|xx[21][16]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[29][16]~q ),
	.datad(\reg0|r2[16]~485_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~486_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~486 .lut_mask = 16'hF388;
defparam \reg0|r2[16]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \reg0|r2[16]~489 (
// Equation(s):
// \reg0|r2[16]~489_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout ) # (\reg0|r2[16]~486_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[16]~488_combout  & (!\mem0|q[21]~9_combout )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|r2[16]~488_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[16]~486_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~489_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~489 .lut_mask = 16'hAEA4;
defparam \reg0|r2[16]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \reg0|r2[16]~492 (
// Equation(s):
// \reg0|r2[16]~492_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[16]~489_combout  & ((\reg0|r2[16]~491_combout ))) # (!\reg0|r2[16]~489_combout  & (\reg0|r2[16]~484_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[16]~489_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[16]~484_combout ),
	.datac(\reg0|r2[16]~491_combout ),
	.datad(\reg0|r2[16]~489_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~492_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~492 .lut_mask = 16'hF588;
defparam \reg0|r2[16]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \reg0|r2[16]~493 (
// Equation(s):
// \reg0|r2[16]~493_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][16]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][16]~q )))))

	.dataa(\reg0|xx[6][16]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[4][16]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~493_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~493 .lut_mask = 16'hEE30;
defparam \reg0|r2[16]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \reg0|r2[16]~494 (
// Equation(s):
// \reg0|r2[16]~494_combout  = (\reg0|r2[16]~493_combout  & ((\reg0|xx[7][16]~q ) # ((!\mem0|q[20]~3_combout )))) # (!\reg0|r2[16]~493_combout  & (((\reg0|xx[5][16]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[16]~493_combout ),
	.datab(\reg0|xx[7][16]~q ),
	.datac(\reg0|xx[5][16]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~494_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~494 .lut_mask = 16'hD8AA;
defparam \reg0|r2[16]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \reg0|r2[16]~497 (
// Equation(s):
// \reg0|r2[16]~497_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][16]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][16]~q ))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[2][16]~q ),
	.datac(\reg0|xx[3][16]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|r2[16]~497_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~497 .lut_mask = 16'hE4E4;
defparam \reg0|r2[16]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \reg0|r2[16]~498 (
// Equation(s):
// \reg0|r2[16]~498_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[16]~497_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][16]~q  & (\mem0|q[20]~3_combout )))

	.dataa(\reg0|xx[1][16]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[16]~497_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~498_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~498 .lut_mask = 16'hEC20;
defparam \reg0|r2[16]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \reg0|r2[16]~495 (
// Equation(s):
// \reg0|r2[16]~495_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|xx[9][16]~q )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|xx[8][16]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[9][16]~q ),
	.datad(\reg0|xx[8][16]~q ),
	.cin(gnd),
	.combout(\reg0|r2[16]~495_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~495 .lut_mask = 16'hB9A8;
defparam \reg0|r2[16]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \reg0|r2[16]~496 (
// Equation(s):
// \reg0|r2[16]~496_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[16]~495_combout  & ((\reg0|xx[11][16]~q ))) # (!\reg0|r2[16]~495_combout  & (\reg0|xx[10][16]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[16]~495_combout ))))

	.dataa(\reg0|xx[10][16]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][16]~q ),
	.datad(\reg0|r2[16]~495_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~496_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~496 .lut_mask = 16'hF388;
defparam \reg0|r2[16]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \reg0|r2[16]~499 (
// Equation(s):
// \reg0|r2[16]~499_combout  = (\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout ) # ((\reg0|r2[16]~496_combout )))) # (!\mem0|q[23]~7_combout  & (!\mem0|q[22]~8_combout  & (\reg0|r2[16]~498_combout )))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[16]~498_combout ),
	.datad(\reg0|r2[16]~496_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~499_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~499 .lut_mask = 16'hBA98;
defparam \reg0|r2[16]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneive_lcell_comb \reg0|r2[16]~500 (
// Equation(s):
// \reg0|r2[16]~500_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][16]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][16]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][16]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][16]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~500_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~500 .lut_mask = 16'hCCE2;
defparam \reg0|r2[16]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N2
cycloneive_lcell_comb \reg0|r2[16]~501 (
// Equation(s):
// \reg0|r2[16]~501_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[16]~500_combout  & ((\reg0|xx[15][16]~q ))) # (!\reg0|r2[16]~500_combout  & (\reg0|xx[13][16]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[16]~500_combout ))))

	.dataa(\reg0|xx[13][16]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][16]~q ),
	.datad(\reg0|r2[16]~500_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~501_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~501 .lut_mask = 16'hF388;
defparam \reg0|r2[16]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \reg0|r2[16]~502 (
// Equation(s):
// \reg0|r2[16]~502_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[16]~499_combout  & ((\reg0|r2[16]~501_combout ))) # (!\reg0|r2[16]~499_combout  & (\reg0|r2[16]~494_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[16]~499_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[16]~494_combout ),
	.datac(\reg0|r2[16]~499_combout ),
	.datad(\reg0|r2[16]~501_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~502_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~502 .lut_mask = 16'hF858;
defparam \reg0|r2[16]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \reg0|r2[16]~503 (
// Equation(s):
// \reg0|r2[16]~503_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[16]~492_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[16]~502_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[16]~492_combout ),
	.datad(\reg0|r2[16]~502_combout ),
	.cin(gnd),
	.combout(\reg0|r2[16]~503_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[16]~503 .lut_mask = 16'hC480;
defparam \reg0|r2[16]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \id_reg_r2[16] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[16]~503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[16] .is_wysiwyg = "true";
defparam \id_reg_r2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \mem0|store_data[16]~20 (
// Equation(s):
// \mem0|store_data[16]~20_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & ((id_reg_r2[0]))) # (!\mem0|store_byte[23]~1_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [16]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [16]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|store_byte[23]~1_combout ),
	.datad(id_reg_r2[0]),
	.cin(gnd),
	.combout(\mem0|store_data[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[16]~20 .lut_mask = 16'hC808;
defparam \mem0|store_data[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \mem0|store_data[16]~21 (
// Equation(s):
// \mem0|store_data[16]~21_combout  = (\mem0|store_data[16]~20_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[16]))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(id_reg_r2[16]),
	.datac(gnd),
	.datad(\mem0|store_data[16]~20_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[16]~21 .lut_mask = 16'hFF44;
defparam \mem0|store_data[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \mem0|q[18]~12 (
// Equation(s):
// \mem0|q[18]~12_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [18]))))

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [18]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\mem0|q[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[18]~12 .lut_mask = 16'hA808;
defparam \mem0|q[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \if_pc_4[6]~35 (
// Equation(s):
// \if_pc_4[6]~35_combout  = (\pcreg0|pcnter [6] & (!\if_pc_4[5]~34 )) # (!\pcreg0|pcnter [6] & ((\if_pc_4[5]~34 ) # (GND)))
// \if_pc_4[6]~36  = CARRY((!\if_pc_4[5]~34 ) # (!\pcreg0|pcnter [6]))

	.dataa(\pcreg0|pcnter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[5]~34 ),
	.combout(\if_pc_4[6]~35_combout ),
	.cout(\if_pc_4[6]~36 ));
// synopsys translate_off
defparam \if_pc_4[6]~35 .lut_mask = 16'h5A5F;
defparam \if_pc_4[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \if_pc_4[7]~37 (
// Equation(s):
// \if_pc_4[7]~37_combout  = (\pcreg0|pcnter [7] & (\if_pc_4[6]~36  $ (GND))) # (!\pcreg0|pcnter [7] & (!\if_pc_4[6]~36  & VCC))
// \if_pc_4[7]~38  = CARRY((\pcreg0|pcnter [7] & !\if_pc_4[6]~36 ))

	.dataa(gnd),
	.datab(\pcreg0|pcnter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[6]~36 ),
	.combout(\if_pc_4[7]~37_combout ),
	.cout(\if_pc_4[7]~38 ));
// synopsys translate_off
defparam \if_pc_4[7]~37 .lut_mask = 16'hC30C;
defparam \if_pc_4[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \if_pc_4[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[7]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[7] .is_wysiwyg = "true";
defparam \if_pc_4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \id_pc_4[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[7] .is_wysiwyg = "true";
defparam \id_pc_4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \ex_pc_4[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[7] .is_wysiwyg = "true";
defparam \ex_pc_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \mem_wire_reg_wb[7]~9 (
// Equation(s):
// \mem_wire_reg_wb[7]~9_combout  = (\mem_reg_wb[26]~0_combout  & (((\mem0|q[7]~19_combout ) # (\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[7] & ((!\mem_reg_wb[26]~1_combout ))))

	.dataa(ex_alu_res[7]),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\mem0|q[7]~19_combout ),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[7]~9 .lut_mask = 16'hCCE2;
defparam \mem_wire_reg_wb[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \mem_wire_reg_wb[7]~10 (
// Equation(s):
// \mem_wire_reg_wb[7]~10_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[7]~9_combout  & (\Add4~14_combout )) # (!\mem_wire_reg_wb[7]~9_combout  & ((ex_pc_4[7]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[7]~9_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~14_combout ),
	.datac(ex_pc_4[7]),
	.datad(\mem_wire_reg_wb[7]~9_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[7]~10 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \mem_wire_reg_wb[7]~11 (
// Equation(s):
// \mem_wire_reg_wb[7]~11_combout  = (\Equal6~1_combout  & (ex_imm[7])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[7]~10_combout )))

	.dataa(gnd),
	.datab(\Equal6~1_combout ),
	.datac(ex_imm[7]),
	.datad(\mem_wire_reg_wb[7]~10_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[7]~11 .lut_mask = 16'hF3C0;
defparam \mem_wire_reg_wb[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \mem_reg_wb[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[7]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[7] .is_wysiwyg = "true";
defparam \mem_reg_wb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \reg0|xx~33 (
// Equation(s):
// \reg0|xx~33_combout  = (!\button_in[0]~input_o  & mem_reg_wb[7])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[7]),
	.cin(gnd),
	.combout(\reg0|xx~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~33 .lut_mask = 16'h5500;
defparam \reg0|xx~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \reg0|xx[31][7]~feeder (
// Equation(s):
// \reg0|xx[31][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~33_combout ),
	.cin(gnd),
	.combout(\reg0|xx[31][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][7]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[31][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \reg0|xx[31][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][7] .is_wysiwyg = "true";
defparam \reg0|xx[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \reg0|xx[27][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][7] .is_wysiwyg = "true";
defparam \reg0|xx[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \reg0|xx[19][7]~feeder (
// Equation(s):
// \reg0|xx[19][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~33_combout ),
	.cin(gnd),
	.combout(\reg0|xx[19][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[19][7]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[19][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \reg0|xx[19][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[19][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][7] .is_wysiwyg = "true";
defparam \reg0|xx[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \reg0|xx[23][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][7] .is_wysiwyg = "true";
defparam \reg0|xx[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \reg0|r1[7]~70 (
// Equation(s):
// \reg0|r1[7]~70_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[23][7]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[19][7]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[19][7]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[23][7]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~70 .lut_mask = 16'hCCE2;
defparam \reg0|r1[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \reg0|r1[7]~71 (
// Equation(s):
// \reg0|r1[7]~71_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[7]~70_combout  & (\reg0|xx[31][7]~q )) # (!\reg0|r1[7]~70_combout  & ((\reg0|xx[27][7]~q ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[7]~70_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[31][7]~q ),
	.datac(\reg0|xx[27][7]~q ),
	.datad(\reg0|r1[7]~70_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~71 .lut_mask = 16'hDDA0;
defparam \reg0|r1[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \reg0|xx[22][7]~feeder (
// Equation(s):
// \reg0|xx[22][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[22][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \reg0|xx[22][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][7] .is_wysiwyg = "true";
defparam \reg0|xx[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \reg0|xx[30][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][7] .is_wysiwyg = "true";
defparam \reg0|xx[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \reg0|xx[18][7]~feeder (
// Equation(s):
// \reg0|xx[18][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~33_combout ),
	.cin(gnd),
	.combout(\reg0|xx[18][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[18][7]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[18][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \reg0|xx[18][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][7] .is_wysiwyg = "true";
defparam \reg0|xx[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \reg0|xx[26][7]~feeder (
// Equation(s):
// \reg0|xx[26][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~33_combout ),
	.cin(gnd),
	.combout(\reg0|xx[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[26][7]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \reg0|xx[26][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][7] .is_wysiwyg = "true";
defparam \reg0|xx[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \reg0|r1[7]~65 (
// Equation(s):
// \reg0|r1[7]~65_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[26][7]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[18][7]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[18][7]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[26][7]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~65 .lut_mask = 16'hCCE2;
defparam \reg0|r1[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \reg0|r1[7]~66 (
// Equation(s):
// \reg0|r1[7]~66_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[7]~65_combout  & ((\reg0|xx[30][7]~q ))) # (!\reg0|r1[7]~65_combout  & (\reg0|xx[22][7]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[7]~65_combout ))))

	.dataa(\reg0|xx[22][7]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[30][7]~q ),
	.datad(\reg0|r1[7]~65_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~66 .lut_mask = 16'hF388;
defparam \reg0|r1[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \reg0|xx[28][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][7] .is_wysiwyg = "true";
defparam \reg0|xx[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \reg0|xx[20][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][7] .is_wysiwyg = "true";
defparam \reg0|xx[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \reg0|xx[16][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][7] .is_wysiwyg = "true";
defparam \reg0|xx[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \reg0|xx[24][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][7] .is_wysiwyg = "true";
defparam \reg0|xx[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \reg0|r1[7]~67 (
// Equation(s):
// \reg0|r1[7]~67_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[24][7]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[16][7]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[16][7]~q ),
	.datac(\reg0|xx[24][7]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~67 .lut_mask = 16'hAAE4;
defparam \reg0|r1[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \reg0|r1[7]~68 (
// Equation(s):
// \reg0|r1[7]~68_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[7]~67_combout  & (\reg0|xx[28][7]~q )) # (!\reg0|r1[7]~67_combout  & ((\reg0|xx[20][7]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[7]~67_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[28][7]~q ),
	.datac(\reg0|xx[20][7]~q ),
	.datad(\reg0|r1[7]~67_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~68 .lut_mask = 16'hDDA0;
defparam \reg0|r1[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \reg0|r1[7]~69 (
// Equation(s):
// \reg0|r1[7]~69_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[7]~66_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & ((\reg0|r1[7]~68_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[7]~66_combout ),
	.datad(\reg0|r1[7]~68_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~69 .lut_mask = 16'hB9A8;
defparam \reg0|r1[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \reg0|xx[25][7]~feeder (
// Equation(s):
// \reg0|xx[25][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~33_combout ),
	.cin(gnd),
	.combout(\reg0|xx[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[25][7]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \reg0|xx[25][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][7] .is_wysiwyg = "true";
defparam \reg0|xx[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \reg0|xx[17][7]~feeder (
// Equation(s):
// \reg0|xx[17][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[17][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[17][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[17][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \reg0|xx[17][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[17][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][7] .is_wysiwyg = "true";
defparam \reg0|xx[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \reg0|xx[21][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][7] .is_wysiwyg = "true";
defparam \reg0|xx[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \reg0|r1[7]~63 (
// Equation(s):
// \reg0|r1[7]~63_combout  = (\mem0|q[17]~11_combout  & (((\reg0|xx[21][7]~q ) # (\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & (\reg0|xx[17][7]~q  & ((!\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[17][7]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[21][7]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~63 .lut_mask = 16'hCCE2;
defparam \reg0|r1[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \reg0|xx[29][7]~feeder (
// Equation(s):
// \reg0|xx[29][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[29][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[29][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[29][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \reg0|xx[29][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[29][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][7] .is_wysiwyg = "true";
defparam \reg0|xx[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \reg0|r1[7]~64 (
// Equation(s):
// \reg0|r1[7]~64_combout  = (\reg0|r1[7]~63_combout  & (((\reg0|xx[29][7]~q ) # (!\mem0|q[18]~12_combout )))) # (!\reg0|r1[7]~63_combout  & (\reg0|xx[25][7]~q  & ((\mem0|q[18]~12_combout ))))

	.dataa(\reg0|xx[25][7]~q ),
	.datab(\reg0|r1[7]~63_combout ),
	.datac(\reg0|xx[29][7]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~64 .lut_mask = 16'hE2CC;
defparam \reg0|r1[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \reg0|r1[7]~72 (
// Equation(s):
// \reg0|r1[7]~72_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[7]~69_combout  & (\reg0|r1[7]~71_combout )) # (!\reg0|r1[7]~69_combout  & ((\reg0|r1[7]~64_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[7]~69_combout ))))

	.dataa(\reg0|r1[7]~71_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[7]~69_combout ),
	.datad(\reg0|r1[7]~64_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~72 .lut_mask = 16'hBCB0;
defparam \reg0|r1[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \reg0|xx[14][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][7] .is_wysiwyg = "true";
defparam \reg0|xx[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \reg0|xx[12][7]~feeder (
// Equation(s):
// \reg0|xx[12][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~33_combout ),
	.cin(gnd),
	.combout(\reg0|xx[12][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[12][7]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[12][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \reg0|xx[12][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][7] .is_wysiwyg = "true";
defparam \reg0|xx[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \reg0|xx[13][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][7] .is_wysiwyg = "true";
defparam \reg0|xx[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \reg0|r1[7]~80 (
// Equation(s):
// \reg0|r1[7]~80_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][7]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][7]~q ))))

	.dataa(\reg0|xx[12][7]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][7]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~80 .lut_mask = 16'hFC22;
defparam \reg0|r1[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \reg0|xx[15][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][7] .is_wysiwyg = "true";
defparam \reg0|xx[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \reg0|r1[7]~81 (
// Equation(s):
// \reg0|r1[7]~81_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[7]~80_combout  & ((\reg0|xx[15][7]~q ))) # (!\reg0|r1[7]~80_combout  & (\reg0|xx[14][7]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[7]~80_combout ))))

	.dataa(\reg0|xx[14][7]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|r1[7]~80_combout ),
	.datad(\reg0|xx[15][7]~q ),
	.cin(gnd),
	.combout(\reg0|r1[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~81 .lut_mask = 16'hF838;
defparam \reg0|r1[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \reg0|xx[11][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][7] .is_wysiwyg = "true";
defparam \reg0|xx[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N21
dffeas \reg0|xx[9][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][7] .is_wysiwyg = "true";
defparam \reg0|xx[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \reg0|xx[8][7]~feeder (
// Equation(s):
// \reg0|xx[8][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \reg0|xx[8][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][7] .is_wysiwyg = "true";
defparam \reg0|xx[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N7
dffeas \reg0|xx[10][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][7] .is_wysiwyg = "true";
defparam \reg0|xx[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_lcell_comb \reg0|r1[7]~73 (
// Equation(s):
// \reg0|r1[7]~73_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][7]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][7]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[8][7]~q ),
	.datac(\reg0|xx[10][7]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~73 .lut_mask = 16'hAAE4;
defparam \reg0|r1[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N20
cycloneive_lcell_comb \reg0|r1[7]~74 (
// Equation(s):
// \reg0|r1[7]~74_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[7]~73_combout  & (\reg0|xx[11][7]~q )) # (!\reg0|r1[7]~73_combout  & ((\reg0|xx[9][7]~q ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[7]~73_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[11][7]~q ),
	.datac(\reg0|xx[9][7]~q ),
	.datad(\reg0|r1[7]~73_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~74 .lut_mask = 16'hDDA0;
defparam \reg0|r1[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \reg0|xx[4][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][7] .is_wysiwyg = "true";
defparam \reg0|xx[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \reg0|xx[5][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][7] .is_wysiwyg = "true";
defparam \reg0|xx[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \reg0|r1[7]~75 (
// Equation(s):
// \reg0|r1[7]~75_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[5][7]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[4][7]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[4][7]~q ),
	.datac(\reg0|xx[5][7]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~75 .lut_mask = 16'hAAE4;
defparam \reg0|r1[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
cycloneive_lcell_comb \reg0|xx[7][7]~feeder (
// Equation(s):
// \reg0|xx[7][7]~feeder_combout  = \reg0|xx~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \reg0|xx[7][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][7] .is_wysiwyg = "true";
defparam \reg0|xx[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N9
dffeas \reg0|xx[6][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][7] .is_wysiwyg = "true";
defparam \reg0|xx[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \reg0|r1[7]~76 (
// Equation(s):
// \reg0|r1[7]~76_combout  = (\reg0|r1[7]~75_combout  & ((\reg0|xx[7][7]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[7]~75_combout  & (((\reg0|xx[6][7]~q  & \mem0|q[16]~13_combout ))))

	.dataa(\reg0|r1[7]~75_combout ),
	.datab(\reg0|xx[7][7]~q ),
	.datac(\reg0|xx[6][7]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~76 .lut_mask = 16'hD8AA;
defparam \reg0|r1[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \reg0|xx~67 (
// Equation(s):
// \reg0|xx~67_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[7])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[7]),
	.cin(gnd),
	.combout(\reg0|xx~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~67 .lut_mask = 16'hFFAA;
defparam \reg0|xx~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \reg0|xx[1][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][7] .is_wysiwyg = "true";
defparam \reg0|xx[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \reg0|xx[2][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][7] .is_wysiwyg = "true";
defparam \reg0|xx[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \reg0|xx[3][7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][7] .is_wysiwyg = "true";
defparam \reg0|xx[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \reg0|r1[7]~77 (
// Equation(s):
// \reg0|r1[7]~77_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[3][7]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[2][7]~q ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[2][7]~q ),
	.datad(\reg0|xx[3][7]~q ),
	.cin(gnd),
	.combout(\reg0|r1[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~77 .lut_mask = 16'hA820;
defparam \reg0|r1[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \reg0|r1[7]~78 (
// Equation(s):
// \reg0|r1[7]~78_combout  = (\reg0|r1[7]~77_combout ) # ((\mem0|q[15]~6_combout  & (!\mem0|q[16]~13_combout  & \reg0|xx[1][7]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[1][7]~q ),
	.datad(\reg0|r1[7]~77_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~78 .lut_mask = 16'hFF20;
defparam \reg0|r1[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \reg0|r1[7]~79 (
// Equation(s):
// \reg0|r1[7]~79_combout  = (\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout ) # ((\reg0|r1[7]~76_combout )))) # (!\mem0|q[17]~11_combout  & (!\mem0|q[18]~12_combout  & ((\reg0|r1[7]~78_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[7]~76_combout ),
	.datad(\reg0|r1[7]~78_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~79 .lut_mask = 16'hB9A8;
defparam \reg0|r1[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \reg0|r1[7]~82 (
// Equation(s):
// \reg0|r1[7]~82_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[7]~79_combout  & (\reg0|r1[7]~81_combout )) # (!\reg0|r1[7]~79_combout  & ((\reg0|r1[7]~74_combout ))))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[7]~79_combout ))))

	.dataa(\reg0|r1[7]~81_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[7]~74_combout ),
	.datad(\reg0|r1[7]~79_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~82 .lut_mask = 16'hBBC0;
defparam \reg0|r1[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \reg0|r1[7]~83 (
// Equation(s):
// \reg0|r1[7]~83_combout  = (\mem0|q[19]~14_combout  & (\reg0|r1[7]~72_combout )) # (!\mem0|q[19]~14_combout  & (((\reg0|WideOr0~combout  & \reg0|r1[7]~82_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|r1[7]~72_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[7]~82_combout ),
	.cin(gnd),
	.combout(\reg0|r1[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[7]~83 .lut_mask = 16'hD888;
defparam \reg0|r1[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \id_reg_r1[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[7]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[7] .is_wysiwyg = "true";
defparam \id_reg_r1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \ex_reg_r1[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_reg_r1[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_reg_r1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_reg_r1[7] .is_wysiwyg = "true";
defparam \ex_reg_r1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \mem_pc_new[7]~6 (
// Equation(s):
// \mem_pc_new[7]~6_combout  = (\ex_sig_jump~q  & (\Add3~14_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[7])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~14_combout ),
	.datac(gnd),
	.datad(ex_pc_4[7]),
	.cin(gnd),
	.combout(\mem_pc_new[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[7]~6 .lut_mask = 16'hDD88;
defparam \mem_pc_new[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \mem_pc_new[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[7]~6_combout ),
	.asdata(\Add4~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[7] .is_wysiwyg = "true";
defparam \mem_pc_new[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \pcreg0|pcnter~4 (
// Equation(s):
// \pcreg0|pcnter~4_combout  = (\pcreg0|always0~0_combout  & (mem_pc_new[7] & !\button_in[0]~input_o ))

	.dataa(gnd),
	.datab(\pcreg0|always0~0_combout ),
	.datac(mem_pc_new[7]),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~4_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~4 .lut_mask = 16'h00C0;
defparam \pcreg0|pcnter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \pcreg0|pcnter[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[7] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N15
dffeas \if_pc_4[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[8]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[8] .is_wysiwyg = "true";
defparam \if_pc_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \id_pc_4[8]~feeder (
// Equation(s):
// \id_pc_4[8]~feeder_combout  = if_pc_4[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(if_pc_4[8]),
	.cin(gnd),
	.combout(\id_pc_4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_pc_4[8]~feeder .lut_mask = 16'hFF00;
defparam \id_pc_4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \id_pc_4[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_pc_4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[8] .is_wysiwyg = "true";
defparam \id_pc_4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \ex_pc_4[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[8] .is_wysiwyg = "true";
defparam \ex_pc_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \mem_pc_new[8]~8 (
// Equation(s):
// \mem_pc_new[8]~8_combout  = (\ex_sig_jump~q  & ((\Add3~16_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[8]))

	.dataa(\ex_sig_jump~q ),
	.datab(ex_pc_4[8]),
	.datac(gnd),
	.datad(\Add3~16_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[8]~8 .lut_mask = 16'hEE44;
defparam \mem_pc_new[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \mem_pc_new[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[8]~8_combout ),
	.asdata(\Add4~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[8] .is_wysiwyg = "true";
defparam \mem_pc_new[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \pcreg0|pcnter~9 (
// Equation(s):
// \pcreg0|pcnter~9_combout  = (!\button_in[0]~input_o  & (\pcreg0|always0~0_combout  & mem_pc_new[8]))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(mem_pc_new[8]),
	.cin(gnd),
	.combout(\pcreg0|pcnter~9_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~9 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \pcreg0|pcnter[8] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[8] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (state[1] & (((\Add2~24_combout )))) # (!state[1] & ((state[2] & ((\Add2~24_combout ))) # (!state[2] & (\pcreg0|pcnter [8]))))

	.dataa(\pcreg0|pcnter [8]),
	.datab(\Add2~24_combout ),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'hCCCA;
defparam \Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \mem0|store_data[27]~51 (
// Equation(s):
// \mem0|store_data[27]~51_combout  = (\mem0|Equal5~0_combout  & ((id_reg_r2[3]))) # (!\mem0|Equal5~0_combout  & (id_reg_r2[11]))

	.dataa(id_reg_r2[11]),
	.datab(gnd),
	.datac(id_reg_r2[3]),
	.datad(\mem0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[27]~51 .lut_mask = 16'hF0AA;
defparam \mem0|store_data[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \mem0|store_data[27]~52 (
// Equation(s):
// \mem0|store_data[27]~52_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & (\mem0|store_data[27]~51_combout )) # (!\mem0|store_byte[24]~2_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [27])))))

	.dataa(\mem0|store_data[27]~51_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [27]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_byte[24]~2_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[27]~52 .lut_mask = 16'hA0C0;
defparam \mem0|store_data[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \mem0|store_data[27]~53 (
// Equation(s):
// \mem0|store_data[27]~53_combout  = (\mem0|store_data[27]~52_combout ) # ((id_reg_r2[27] & !\mem0|Equal4~0_combout ))

	.dataa(id_reg_r2[27]),
	.datab(gnd),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[27]~52_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[27]~53 .lut_mask = 16'hFF0A;
defparam \mem0|store_data[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[27]~53_combout ,\mem0|store_data[26]~50_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000939000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BF30CC40C7C33330300FF1C7C3;
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \id_imm[26]~6 (
// Equation(s):
// \id_imm[26]~6_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [26]))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\id_imm[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[26]~6 .lut_mask = 16'hEE44;
defparam \id_imm[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \id_imm[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[26]~6_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[26] .is_wysiwyg = "true";
defparam \id_imm[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \ex_imm[26]~feeder (
// Equation(s):
// \ex_imm[26]~feeder_combout  = id_imm[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(id_imm[26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_imm[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[26]~feeder .lut_mask = 16'hF0F0;
defparam \ex_imm[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \ex_imm[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[26] .is_wysiwyg = "true";
defparam \ex_imm[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \mem0|q[26]~32 (
// Equation(s):
// \mem0|q[26]~32_combout  = (\mem0|buffer_sig_load~q  & \id_imm[26]~6_combout )

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_imm[26]~6_combout ),
	.cin(gnd),
	.combout(\mem0|q[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[26]~32 .lut_mask = 16'hAA00;
defparam \mem0|q[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \mem_wire_reg_wb[26]~78 (
// Equation(s):
// \mem_wire_reg_wb[26]~78_combout  = (\mem_reg_wb[26]~1_combout  & (\mem_reg_wb[26]~0_combout )) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & ((\mem0|q[26]~32_combout ))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[26]))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(ex_alu_res[26]),
	.datad(\mem0|q[26]~32_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[26]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[26]~78 .lut_mask = 16'hDC98;
defparam \mem_wire_reg_wb[26]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \mem_wire_reg_wb[26]~79 (
// Equation(s):
// \mem_wire_reg_wb[26]~79_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[26]~78_combout  & (\Add4~52_combout )) # (!\mem_wire_reg_wb[26]~78_combout  & ((ex_pc_4[26]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[26]~78_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~52_combout ),
	.datac(ex_pc_4[26]),
	.datad(\mem_wire_reg_wb[26]~78_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[26]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[26]~79 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[26]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \mem_wire_reg_wb[26]~80 (
// Equation(s):
// \mem_wire_reg_wb[26]~80_combout  = (\Equal6~1_combout  & (ex_imm[26])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[26]~79_combout )))

	.dataa(ex_imm[26]),
	.datab(gnd),
	.datac(\mem_wire_reg_wb[26]~79_combout ),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[26]~80 .lut_mask = 16'hAAF0;
defparam \mem_wire_reg_wb[26]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \mem_reg_wb[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[26] .is_wysiwyg = "true";
defparam \mem_reg_wb[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_lcell_comb \reg0|xx~52 (
// Equation(s):
// \reg0|xx~52_combout  = (!\button_in[0]~input_o  & mem_reg_wb[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[26]),
	.cin(gnd),
	.combout(\reg0|xx~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~52 .lut_mask = 16'h0F00;
defparam \reg0|xx~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \reg0|xx[13][26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][26] .is_wysiwyg = "true";
defparam \reg0|xx[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \reg0|r2[26]~290 (
// Equation(s):
// \reg0|r2[26]~290_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][26]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][26]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][26]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][26]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~290_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~290 .lut_mask = 16'hCCE2;
defparam \reg0|r2[26]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \reg0|r2[26]~291 (
// Equation(s):
// \reg0|r2[26]~291_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[26]~290_combout  & ((\reg0|xx[15][26]~q ))) # (!\reg0|r2[26]~290_combout  & (\reg0|xx[13][26]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[26]~290_combout ))))

	.dataa(\reg0|xx[13][26]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][26]~q ),
	.datad(\reg0|r2[26]~290_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~291_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~291 .lut_mask = 16'hF388;
defparam \reg0|r2[26]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N30
cycloneive_lcell_comb \reg0|r2[26]~287 (
// Equation(s):
// \reg0|r2[26]~287_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][26]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][26]~q ))

	.dataa(gnd),
	.datab(\reg0|xx[2][26]~q ),
	.datac(\reg0|xx[3][26]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~287_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~287 .lut_mask = 16'hF0CC;
defparam \reg0|r2[26]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \reg0|r2[26]~288 (
// Equation(s):
// \reg0|r2[26]~288_combout  = (\mem0|q[21]~9_combout  & (\reg0|r2[26]~287_combout )) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[1][26]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[26]~287_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[1][26]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~288_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~288 .lut_mask = 16'hB888;
defparam \reg0|r2[26]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \reg0|r2[26]~285 (
// Equation(s):
// \reg0|r2[26]~285_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][26]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][26]~q )))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[6][26]~q ),
	.datac(\reg0|xx[4][26]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~285_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~285 .lut_mask = 16'hEE50;
defparam \reg0|r2[26]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneive_lcell_comb \reg0|r2[26]~286 (
// Equation(s):
// \reg0|r2[26]~286_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[26]~285_combout  & ((\reg0|xx[7][26]~q ))) # (!\reg0|r2[26]~285_combout  & (\reg0|xx[5][26]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[26]~285_combout ))))

	.dataa(\reg0|xx[5][26]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[7][26]~q ),
	.datad(\reg0|r2[26]~285_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~286_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~286 .lut_mask = 16'hF388;
defparam \reg0|r2[26]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneive_lcell_comb \reg0|r2[26]~289 (
// Equation(s):
// \reg0|r2[26]~289_combout  = (\mem0|q[22]~8_combout  & (((\reg0|r2[26]~286_combout ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[26]~288_combout  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[26]~288_combout ),
	.datac(\reg0|r2[26]~286_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~289_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~289 .lut_mask = 16'hAAE4;
defparam \reg0|r2[26]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \reg0|r2[26]~283 (
// Equation(s):
// \reg0|r2[26]~283_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][26]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][26]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[8][26]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[9][26]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~283_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~283 .lut_mask = 16'hCCE2;
defparam \reg0|r2[26]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \reg0|r2[26]~284 (
// Equation(s):
// \reg0|r2[26]~284_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[26]~283_combout  & (\reg0|xx[11][26]~q )) # (!\reg0|r2[26]~283_combout  & ((\reg0|xx[10][26]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[26]~283_combout ))))

	.dataa(\reg0|xx[11][26]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[10][26]~q ),
	.datad(\reg0|r2[26]~283_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~284_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~284 .lut_mask = 16'hBBC0;
defparam \reg0|r2[26]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N8
cycloneive_lcell_comb \reg0|r2[26]~292 (
// Equation(s):
// \reg0|r2[26]~292_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[26]~289_combout  & (\reg0|r2[26]~291_combout )) # (!\reg0|r2[26]~289_combout  & ((\reg0|r2[26]~284_combout ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[26]~289_combout ))))

	.dataa(\reg0|r2[26]~291_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[26]~289_combout ),
	.datad(\reg0|r2[26]~284_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~292_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~292 .lut_mask = 16'hBCB0;
defparam \reg0|r2[26]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \reg0|r2[26]~273 (
// Equation(s):
// \reg0|r2[26]~273_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[26][26]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[18][26]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[26][26]~q ),
	.datab(\reg0|xx[18][26]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~273_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~273 .lut_mask = 16'hF0AC;
defparam \reg0|r2[26]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \reg0|r2[26]~274 (
// Equation(s):
// \reg0|r2[26]~274_combout  = (\reg0|r2[26]~273_combout  & (((\reg0|xx[30][26]~q ) # (!\mem0|q[22]~8_combout )))) # (!\reg0|r2[26]~273_combout  & (\reg0|xx[22][26]~q  & ((\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[22][26]~q ),
	.datab(\reg0|xx[30][26]~q ),
	.datac(\reg0|r2[26]~273_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~274_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~274 .lut_mask = 16'hCAF0;
defparam \reg0|r2[26]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \reg0|r2[26]~280 (
// Equation(s):
// \reg0|r2[26]~280_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[23][26]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[19][26]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[23][26]~q ),
	.datac(\reg0|xx[19][26]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~280_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~280 .lut_mask = 16'hEE50;
defparam \reg0|r2[26]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \reg0|r2[26]~281 (
// Equation(s):
// \reg0|r2[26]~281_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[26]~280_combout  & ((\reg0|xx[31][26]~q ))) # (!\reg0|r2[26]~280_combout  & (\reg0|xx[27][26]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[26]~280_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][26]~q ),
	.datac(\reg0|xx[31][26]~q ),
	.datad(\reg0|r2[26]~280_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~281_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~281 .lut_mask = 16'hF588;
defparam \reg0|r2[26]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \reg0|r2[26]~275 (
// Equation(s):
// \reg0|r2[26]~275_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][26]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][26]~q )))))

	.dataa(\reg0|xx[21][26]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][26]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~275_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~275 .lut_mask = 16'hEE30;
defparam \reg0|r2[26]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \reg0|r2[26]~276 (
// Equation(s):
// \reg0|r2[26]~276_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[26]~275_combout  & ((\reg0|xx[29][26]~q ))) # (!\reg0|r2[26]~275_combout  & (\reg0|xx[25][26]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[26]~275_combout ))))

	.dataa(\reg0|xx[25][26]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][26]~q ),
	.datad(\reg0|r2[26]~275_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~276_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~276 .lut_mask = 16'hF388;
defparam \reg0|r2[26]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \reg0|r2[26]~277 (
// Equation(s):
// \reg0|r2[26]~277_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][26]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][26]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[24][26]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][26]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~277_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~277 .lut_mask = 16'hCCB8;
defparam \reg0|r2[26]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \reg0|r2[26]~278 (
// Equation(s):
// \reg0|r2[26]~278_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[26]~277_combout  & ((\reg0|xx[28][26]~q ))) # (!\reg0|r2[26]~277_combout  & (\reg0|xx[20][26]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[26]~277_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[20][26]~q ),
	.datac(\reg0|xx[28][26]~q ),
	.datad(\reg0|r2[26]~277_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~278_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~278 .lut_mask = 16'hF588;
defparam \reg0|r2[26]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \reg0|r2[26]~279 (
// Equation(s):
// \reg0|r2[26]~279_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|r2[26]~276_combout )) # (!\mem0|q[20]~3_combout  & ((\reg0|r2[26]~278_combout )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[26]~276_combout ),
	.datad(\reg0|r2[26]~278_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~279_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~279 .lut_mask = 16'hD9C8;
defparam \reg0|r2[26]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneive_lcell_comb \reg0|r2[26]~282 (
// Equation(s):
// \reg0|r2[26]~282_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[26]~279_combout  & ((\reg0|r2[26]~281_combout ))) # (!\reg0|r2[26]~279_combout  & (\reg0|r2[26]~274_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[26]~279_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[26]~274_combout ),
	.datac(\reg0|r2[26]~281_combout ),
	.datad(\reg0|r2[26]~279_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~282_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~282 .lut_mask = 16'hF588;
defparam \reg0|r2[26]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N30
cycloneive_lcell_comb \reg0|r2[26]~293 (
// Equation(s):
// \reg0|r2[26]~293_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[26]~282_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[26]~292_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[26]~292_combout ),
	.datad(\reg0|r2[26]~282_combout ),
	.cin(gnd),
	.combout(\reg0|r2[26]~293_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[26]~293 .lut_mask = 16'hC840;
defparam \reg0|r2[26]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N31
dffeas \id_reg_r2[26] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[26]~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[26] .is_wysiwyg = "true";
defparam \id_reg_r2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \mem0|store_data[26]~48 (
// Equation(s):
// \mem0|store_data[26]~48_combout  = (\mem0|Equal5~0_combout  & ((id_reg_r2[2]))) # (!\mem0|Equal5~0_combout  & (id_reg_r2[10]))

	.dataa(id_reg_r2[10]),
	.datab(gnd),
	.datac(id_reg_r2[2]),
	.datad(\mem0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[26]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[26]~48 .lut_mask = 16'hF0AA;
defparam \mem0|store_data[26]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \mem0|store_data[26]~49 (
// Equation(s):
// \mem0|store_data[26]~49_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & (\mem0|store_data[26]~48_combout )) # (!\mem0|store_byte[24]~2_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [26])))))

	.dataa(\mem0|store_data[26]~48_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [26]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_byte[24]~2_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[26]~49 .lut_mask = 16'hA0C0;
defparam \mem0|store_data[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \mem0|store_data[26]~50 (
// Equation(s):
// \mem0|store_data[26]~50_combout  = (\mem0|store_data[26]~49_combout ) # ((id_reg_r2[26] & !\mem0|Equal4~0_combout ))

	.dataa(id_reg_r2[26]),
	.datab(gnd),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[26]~49_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[26]~50 .lut_mask = 16'hFF0A;
defparam \mem0|store_data[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \id_imm[27]~7 (
// Equation(s):
// \id_imm[27]~7_combout  = (\mem0|Equal4~0_combout  & (\mem0|q[20]~2_combout )) # (!\mem0|Equal4~0_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [27])))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(\mem0|q[20]~2_combout ),
	.datac(gnd),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\id_imm[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[27]~7 .lut_mask = 16'hDD88;
defparam \id_imm[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \id_immc|imm32[7]~18 (
// Equation(s):
// \id_immc|imm32[7]~18_combout  = (\id_imm[27]~7_combout  & \id_immc|imm32[7]~10_combout )

	.dataa(gnd),
	.datab(\id_imm[27]~7_combout ),
	.datac(gnd),
	.datad(\id_immc|imm32[7]~10_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[7]~18 .lut_mask = 16'hCC00;
defparam \id_immc|imm32[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \id_imm[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[7] .is_wysiwyg = "true";
defparam \id_imm[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \Add2~19 (
// Equation(s):
// \Add2~19_combout  = (state[1] & (\Add2~17_combout )) # (!state[1] & ((state[2] & (\Add2~17_combout )) # (!state[2] & ((\pcreg0|pcnter [7])))))

	.dataa(\Add2~17_combout ),
	.datab(\pcreg0|pcnter [7]),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~19 .lut_mask = 16'hAAAC;
defparam \Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \mem0|store_data[19]~22 (
// Equation(s):
// \mem0|store_data[19]~22_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & (id_reg_r2[3])) # (!\mem0|store_byte[23]~1_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [19])))))

	.dataa(id_reg_r2[3]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [19]),
	.datad(\mem0|store_byte[23]~1_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[19]~22 .lut_mask = 16'h88C0;
defparam \mem0|store_data[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \mem0|store_data[19]~23 (
// Equation(s):
// \mem0|store_data[19]~23_combout  = (\mem0|store_data[19]~22_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[19]))

	.dataa(\mem0|store_data[19]~22_combout ),
	.datab(gnd),
	.datac(\mem0|Equal4~0_combout ),
	.datad(id_reg_r2[19]),
	.cin(gnd),
	.combout(\mem0|store_data[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[19]~23 .lut_mask = 16'hAFAA;
defparam \mem0|store_data[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[19]~23_combout ,\mem0|store_data[0]~24_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015F5000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555D5555555555555555555;
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \id_immc|Equal4~16 (
// Equation(s):
// \id_immc|Equal4~16_combout  = (\mem0|ram0|altsyncram_component|auto_generated|q_b [5] & (\mem0|buffer_sig_load~q  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [1] & \mem0|ram0|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [5]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [1]),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\id_immc|Equal4~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Equal4~16 .lut_mask = 16'h8000;
defparam \id_immc|Equal4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \id_immc|Equal4~17 (
// Equation(s):
// \id_immc|Equal4~17_combout  = (!\mem0|ram0|altsyncram_component|auto_generated|q_b [4] & (\mem0|buffer_sig_load~q  & (\id_immc|Equal4~16_combout  & \mem0|ram0|altsyncram_component|auto_generated|q_b [6])))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [4]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\id_immc|Equal4~16_combout ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\id_immc|Equal4~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Equal4~17 .lut_mask = 16'h4000;
defparam \id_immc|Equal4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \id_immc|Equal4~18 (
// Equation(s):
// \id_immc|Equal4~18_combout  = (\id_immc|Equal4~17_combout  & (((!\mem0|ram0|altsyncram_component|auto_generated|q_b [2] & !\mem0|ram0|altsyncram_component|auto_generated|q_b [3])) # (!\mem0|buffer_sig_load~q )))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [2]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [3]),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\id_immc|Equal4~17_combout ),
	.cin(gnd),
	.combout(\id_immc|Equal4~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Equal4~18 .lut_mask = 16'h1F00;
defparam \id_immc|Equal4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \id_immc|imm32[7]~10 (
// Equation(s):
// \id_immc|imm32[7]~10_combout  = (\mem0|buffer_sig_load~q  & ((\id_immc|Equal4~18_combout ) # ((\id_immc|imm32[7]~8_combout ) # (!\id_immc|imm32[11]~9_combout ))))

	.dataa(\id_immc|Equal4~18_combout ),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\id_immc|imm32[7]~8_combout ),
	.datad(\id_immc|imm32[11]~9_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[7]~10 .lut_mask = 16'hC8CC;
defparam \id_immc|imm32[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \id_immc|imm32[5]~11 (
// Equation(s):
// \id_immc|imm32[5]~11_combout  = (\id_immc|imm32[7]~10_combout  & \id_imm[25]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_immc|imm32[7]~10_combout ),
	.datad(\id_imm[25]~5_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[5]~11 .lut_mask = 16'hF000;
defparam \id_immc|imm32[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \id_imm[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[5] .is_wysiwyg = "true";
defparam \id_imm[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \ex_imm[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[5] .is_wysiwyg = "true";
defparam \ex_imm[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \if_pc_4[5]~33 (
// Equation(s):
// \if_pc_4[5]~33_combout  = (\pcreg0|pcnter [5] & (\if_pc_4[4]~32  $ (GND))) # (!\pcreg0|pcnter [5] & (!\if_pc_4[4]~32  & VCC))
// \if_pc_4[5]~34  = CARRY((\pcreg0|pcnter [5] & !\if_pc_4[4]~32 ))

	.dataa(\pcreg0|pcnter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_pc_4[4]~32 ),
	.combout(\if_pc_4[5]~33_combout ),
	.cout(\if_pc_4[5]~34 ));
// synopsys translate_off
defparam \if_pc_4[5]~33 .lut_mask = 16'hA50A;
defparam \if_pc_4[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y7_N9
dffeas \if_pc_4[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[5] .is_wysiwyg = "true";
defparam \if_pc_4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \id_pc_4[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[5] .is_wysiwyg = "true";
defparam \id_pc_4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \ex_pc_4[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[5] .is_wysiwyg = "true";
defparam \ex_pc_4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \mem_pc_new[5]~4 (
// Equation(s):
// \mem_pc_new[5]~4_combout  = (\ex_sig_jump~q  & (\Add3~10_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[5])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~10_combout ),
	.datac(gnd),
	.datad(ex_pc_4[5]),
	.cin(gnd),
	.combout(\mem_pc_new[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[5]~4 .lut_mask = 16'hDD88;
defparam \mem_pc_new[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \mem_pc_new[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[5]~4_combout ),
	.asdata(\Add4~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[5] .is_wysiwyg = "true";
defparam \mem_pc_new[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \pcreg0|pcnter~2 (
// Equation(s):
// \pcreg0|pcnter~2_combout  = (!\button_in[0]~input_o  & (mem_pc_new[5] & \pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(mem_pc_new[5]),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~2_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~2 .lut_mask = 16'h5000;
defparam \pcreg0|pcnter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \pcreg0|pcnter[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[5] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \if_pc_4[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\if_pc_4[6]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(if_pc_4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_pc_4[6] .is_wysiwyg = "true";
defparam \if_pc_4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \id_pc_4[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(if_pc_4[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_pc_4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_pc_4[6] .is_wysiwyg = "true";
defparam \id_pc_4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \ex_pc_4[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_pc_4[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_pc_4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_pc_4[6] .is_wysiwyg = "true";
defparam \ex_pc_4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \mem_pc_new[6]~5 (
// Equation(s):
// \mem_pc_new[6]~5_combout  = (\ex_sig_jump~q  & ((\Add3~12_combout ))) # (!\ex_sig_jump~q  & (ex_pc_4[6]))

	.dataa(ex_pc_4[6]),
	.datab(\ex_sig_jump~q ),
	.datac(gnd),
	.datad(\Add3~12_combout ),
	.cin(gnd),
	.combout(\mem_pc_new[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[6]~5 .lut_mask = 16'hEE22;
defparam \mem_pc_new[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \mem_pc_new[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[6]~5_combout ),
	.asdata(\Add4~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[6] .is_wysiwyg = "true";
defparam \mem_pc_new[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \pcreg0|pcnter~3 (
// Equation(s):
// \pcreg0|pcnter~3_combout  = (\button_in[0]~input_o ) # ((mem_pc_new[6]) # (!\pcreg0|always0~0_combout ))

	.dataa(\button_in[0]~input_o ),
	.datab(mem_pc_new[6]),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~3_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~3 .lut_mask = 16'hEEFF;
defparam \pcreg0|pcnter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \pcreg0|pcnter[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[6] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (state[1] & (((\Add2~14_combout )))) # (!state[1] & ((state[2] & ((\Add2~14_combout ))) # (!state[2] & (\pcreg0|pcnter [6]))))

	.dataa(\pcreg0|pcnter [6]),
	.datab(state[1]),
	.datac(\Add2~14_combout ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hF0E2;
defparam \Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \mem0|store_data[15]~3 (
// Equation(s):
// \mem0|store_data[15]~3_combout  = (\mem0|store_byte[15]~0_combout  & (id_reg_r2[7] & ((\mem0|Equal5~0_combout )))) # (!\mem0|store_byte[15]~0_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [15]))))

	.dataa(id_reg_r2[7]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [15]),
	.datac(\mem0|Equal5~0_combout ),
	.datad(\mem0|store_byte[15]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[15]~3 .lut_mask = 16'hA0CC;
defparam \mem0|store_data[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \mem0|store_data[15]~4 (
// Equation(s):
// \mem0|store_data[15]~4_combout  = (\mem0|store_data[12]~2_combout  & ((id_reg_r2[15]) # ((\mem0|Equal4~0_combout  & \mem0|store_data[15]~3_combout )))) # (!\mem0|store_data[12]~2_combout  & (\mem0|Equal4~0_combout  & ((\mem0|store_data[15]~3_combout ))))

	.dataa(\mem0|store_data[12]~2_combout ),
	.datab(\mem0|Equal4~0_combout ),
	.datac(id_reg_r2[15]),
	.datad(\mem0|store_data[15]~3_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[15]~4 .lut_mask = 16'hECA0;
defparam \mem0|store_data[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[15]~4_combout ,\mem0|store_data[7]~1_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081950DB59ED40F50D000824D92400;
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \mem0|q[15]~6 (
// Equation(s):
// \mem0|q[15]~6_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [15])) # (!\mem0|q[22]~5_combout  & ((\mem0|q[15]~4_combout )))))

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [15]),
	.datac(\mem0|q[15]~4_combout ),
	.datad(\mem0|q[22]~5_combout ),
	.cin(gnd),
	.combout(\mem0|q[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[15]~6 .lut_mask = 16'h88A0;
defparam \mem0|q[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \reg0|WideOr0~0 (
// Equation(s):
// \reg0|WideOr0~0_combout  = (\mem0|q[17]~11_combout ) # ((\mem0|q[18]~12_combout ) # ((\mem0|q[16]~13_combout ) # (\mem0|q[19]~14_combout )))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[19]~14_combout ),
	.cin(gnd),
	.combout(\reg0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \reg0|WideOr0 (
// Equation(s):
// \reg0|WideOr0~combout  = (\mem0|q[15]~6_combout ) # (\reg0|WideOr0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\reg0|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideOr0 .lut_mask = 16'hFFF0;
defparam \reg0|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \mem_wire_reg_wb[5]~3 (
// Equation(s):
// \mem_wire_reg_wb[5]~3_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout ) # ((ex_pc_4[5])))) # (!\mem_reg_wb[26]~1_combout  & (!\mem_reg_wb[26]~0_combout  & ((ex_alu_res[5]))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(ex_pc_4[5]),
	.datad(ex_alu_res[5]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[5]~3 .lut_mask = 16'hB9A8;
defparam \mem_wire_reg_wb[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \mem_wire_reg_wb[5]~4 (
// Equation(s):
// \mem_wire_reg_wb[5]~4_combout  = (\mem_reg_wb[26]~0_combout  & ((\mem_wire_reg_wb[5]~3_combout  & (\Add4~10_combout )) # (!\mem_wire_reg_wb[5]~3_combout  & ((\mem0|q[5]~16_combout ))))) # (!\mem_reg_wb[26]~0_combout  & (\mem_wire_reg_wb[5]~3_combout ))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(\mem_wire_reg_wb[5]~3_combout ),
	.datac(\Add4~10_combout ),
	.datad(\mem0|q[5]~16_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[5]~4 .lut_mask = 16'hE6C4;
defparam \mem_wire_reg_wb[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \mem_wire_reg_wb[5]~5 (
// Equation(s):
// \mem_wire_reg_wb[5]~5_combout  = (\Equal6~1_combout  & ((ex_imm[5]))) # (!\Equal6~1_combout  & (\mem_wire_reg_wb[5]~4_combout ))

	.dataa(\mem_wire_reg_wb[5]~4_combout ),
	.datab(gnd),
	.datac(ex_imm[5]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[5]~5 .lut_mask = 16'hF0AA;
defparam \mem_wire_reg_wb[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \mem_reg_wb[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[5] .is_wysiwyg = "true";
defparam \mem_reg_wb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \reg0|xx~31 (
// Equation(s):
// \reg0|xx~31_combout  = (!\button_in[0]~input_o  & mem_reg_wb[5])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[5]),
	.cin(gnd),
	.combout(\reg0|xx~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~31 .lut_mask = 16'h5500;
defparam \reg0|xx~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \reg0|xx[23][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[23][6]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[23][5] .is_wysiwyg = "true";
defparam \reg0|xx[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \reg0|xx[31][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][5] .is_wysiwyg = "true";
defparam \reg0|xx[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \reg0|xx[27][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[27][20]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[27][5] .is_wysiwyg = "true";
defparam \reg0|xx[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \reg0|xx[19][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[19][28]~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[19][5] .is_wysiwyg = "true";
defparam \reg0|xx[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \reg0|r1[5]~28 (
// Equation(s):
// \reg0|r1[5]~28_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[27][5]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[19][5]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[27][5]~q ),
	.datac(\reg0|xx[19][5]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~28 .lut_mask = 16'hEE50;
defparam \reg0|r1[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \reg0|r1[5]~29 (
// Equation(s):
// \reg0|r1[5]~29_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[5]~28_combout  & ((\reg0|xx[31][5]~q ))) # (!\reg0|r1[5]~28_combout  & (\reg0|xx[23][5]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[5]~28_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[23][5]~q ),
	.datac(\reg0|xx[31][5]~q ),
	.datad(\reg0|r1[5]~28_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~29 .lut_mask = 16'hF588;
defparam \reg0|r1[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \reg0|xx[20][5]~feeder (
// Equation(s):
// \reg0|xx[20][5]~feeder_combout  = \reg0|xx~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[20][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \reg0|xx[20][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[20][12]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[20][5] .is_wysiwyg = "true";
defparam \reg0|xx[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \reg0|xx[16][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[16][2]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[16][5] .is_wysiwyg = "true";
defparam \reg0|xx[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \reg0|r1[5]~25 (
// Equation(s):
// \reg0|r1[5]~25_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[20][5]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[16][5]~q )))))

	.dataa(\reg0|xx[20][5]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[16][5]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~25 .lut_mask = 16'hEE30;
defparam \reg0|r1[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \reg0|xx[28][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[28][29]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[28][5] .is_wysiwyg = "true";
defparam \reg0|xx[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \reg0|xx[24][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[24][28]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[24][5] .is_wysiwyg = "true";
defparam \reg0|xx[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \reg0|r1[5]~26 (
// Equation(s):
// \reg0|r1[5]~26_combout  = (\reg0|r1[5]~25_combout  & (((\reg0|xx[28][5]~q )) # (!\mem0|q[18]~12_combout ))) # (!\reg0|r1[5]~25_combout  & (\mem0|q[18]~12_combout  & ((\reg0|xx[24][5]~q ))))

	.dataa(\reg0|r1[5]~25_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[28][5]~q ),
	.datad(\reg0|xx[24][5]~q ),
	.cin(gnd),
	.combout(\reg0|r1[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~26 .lut_mask = 16'hE6A2;
defparam \reg0|r1[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \reg0|xx[26][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[26][11]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[26][5] .is_wysiwyg = "true";
defparam \reg0|xx[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \reg0|xx[30][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[30][20]~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[30][5] .is_wysiwyg = "true";
defparam \reg0|xx[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \reg0|xx[22][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[22][13]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[22][5] .is_wysiwyg = "true";
defparam \reg0|xx[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \reg0|xx[18][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[18][29]~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[18][5] .is_wysiwyg = "true";
defparam \reg0|xx[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \reg0|r1[5]~23 (
// Equation(s):
// \reg0|r1[5]~23_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[22][5]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[18][5]~q )))))

	.dataa(\reg0|xx[22][5]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][5]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~23 .lut_mask = 16'hEE30;
defparam \reg0|r1[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \reg0|r1[5]~24 (
// Equation(s):
// \reg0|r1[5]~24_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[5]~23_combout  & ((\reg0|xx[30][5]~q ))) # (!\reg0|r1[5]~23_combout  & (\reg0|xx[26][5]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[5]~23_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][5]~q ),
	.datac(\reg0|xx[30][5]~q ),
	.datad(\reg0|r1[5]~23_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~24 .lut_mask = 16'hF588;
defparam \reg0|r1[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \reg0|r1[5]~27 (
// Equation(s):
// \reg0|r1[5]~27_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[5]~24_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & (\reg0|r1[5]~26_combout )))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[5]~26_combout ),
	.datad(\reg0|r1[5]~24_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~27 .lut_mask = 16'hBA98;
defparam \reg0|r1[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \reg0|xx[29][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[29][18]~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[29][5] .is_wysiwyg = "true";
defparam \reg0|xx[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \reg0|xx[17][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[17][19]~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[17][5] .is_wysiwyg = "true";
defparam \reg0|xx[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N15
dffeas \reg0|xx[25][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[25][21]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[25][5] .is_wysiwyg = "true";
defparam \reg0|xx[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \reg0|r1[5]~21 (
// Equation(s):
// \reg0|r1[5]~21_combout  = (\mem0|q[18]~12_combout  & (((\reg0|xx[25][5]~q ) # (\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][5]~q  & ((!\mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[17][5]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[25][5]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~21 .lut_mask = 16'hCCE2;
defparam \reg0|r1[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \reg0|xx[21][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[21][2]~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[21][5] .is_wysiwyg = "true";
defparam \reg0|xx[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \reg0|r1[5]~22 (
// Equation(s):
// \reg0|r1[5]~22_combout  = (\reg0|r1[5]~21_combout  & ((\reg0|xx[29][5]~q ) # ((!\mem0|q[17]~11_combout )))) # (!\reg0|r1[5]~21_combout  & (((\reg0|xx[21][5]~q  & \mem0|q[17]~11_combout ))))

	.dataa(\reg0|xx[29][5]~q ),
	.datab(\reg0|r1[5]~21_combout ),
	.datac(\reg0|xx[21][5]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~22 .lut_mask = 16'hB8CC;
defparam \reg0|r1[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \reg0|r1[5]~30 (
// Equation(s):
// \reg0|r1[5]~30_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[5]~27_combout  & (\reg0|r1[5]~29_combout )) # (!\reg0|r1[5]~27_combout  & ((\reg0|r1[5]~22_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[5]~27_combout ))))

	.dataa(\reg0|r1[5]~29_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[5]~27_combout ),
	.datad(\reg0|r1[5]~22_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~30 .lut_mask = 16'hBCB0;
defparam \reg0|r1[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N21
dffeas \reg0|xx[6][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[6][0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[6][5] .is_wysiwyg = "true";
defparam \reg0|xx[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \reg0|xx[7][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][5] .is_wysiwyg = "true";
defparam \reg0|xx[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \reg0|xx[5][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[5][19]~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[5][5] .is_wysiwyg = "true";
defparam \reg0|xx[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \reg0|xx[4][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[4][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[4][5] .is_wysiwyg = "true";
defparam \reg0|xx[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \reg0|r1[5]~31 (
// Equation(s):
// \reg0|r1[5]~31_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][5]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][5]~q )))))

	.dataa(\reg0|xx[5][5]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[4][5]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~31 .lut_mask = 16'hEE30;
defparam \reg0|r1[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \reg0|r1[5]~32 (
// Equation(s):
// \reg0|r1[5]~32_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[5]~31_combout  & ((\reg0|xx[7][5]~q ))) # (!\reg0|r1[5]~31_combout  & (\reg0|xx[6][5]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[5]~31_combout ))))

	.dataa(\reg0|xx[6][5]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[7][5]~q ),
	.datad(\reg0|r1[5]~31_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~32 .lut_mask = 16'hF388;
defparam \reg0|r1[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \reg0|xx[14][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[14][2]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[14][5] .is_wysiwyg = "true";
defparam \reg0|xx[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \reg0|xx[15][5]~feeder (
// Equation(s):
// \reg0|xx[15][5]~feeder_combout  = \reg0|xx~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~31_combout ),
	.cin(gnd),
	.combout(\reg0|xx[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[15][5]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \reg0|xx[15][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[15][7]~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[15][5] .is_wysiwyg = "true";
defparam \reg0|xx[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \reg0|xx[12][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[12][26]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[12][5] .is_wysiwyg = "true";
defparam \reg0|xx[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \reg0|xx[13][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[13][12]~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[13][5] .is_wysiwyg = "true";
defparam \reg0|xx[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \reg0|r1[5]~38 (
// Equation(s):
// \reg0|r1[5]~38_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & ((\reg0|xx[13][5]~q ))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][5]~q ))))

	.dataa(\reg0|xx[12][5]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[13][5]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~38 .lut_mask = 16'hFC22;
defparam \reg0|r1[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \reg0|r1[5]~39 (
// Equation(s):
// \reg0|r1[5]~39_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[5]~38_combout  & ((\reg0|xx[15][5]~q ))) # (!\reg0|r1[5]~38_combout  & (\reg0|xx[14][5]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[5]~38_combout ))))

	.dataa(\reg0|xx[14][5]~q ),
	.datab(\reg0|xx[15][5]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[5]~38_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~39 .lut_mask = 16'hCFA0;
defparam \reg0|r1[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \reg0|xx~65 (
// Equation(s):
// \reg0|xx~65_combout  = (\button_in[0]~input_o ) # (mem_reg_wb[5])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[5]),
	.cin(gnd),
	.combout(\reg0|xx~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~65 .lut_mask = 16'hFFAA;
defparam \reg0|xx~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \reg0|xx[1][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[1][21]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[1][5] .is_wysiwyg = "true";
defparam \reg0|xx[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \reg0|xx[3][5]~feeder (
// Equation(s):
// \reg0|xx[3][5]~feeder_combout  = \reg0|xx~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[3][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \reg0|xx[3][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[3][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[3][5] .is_wysiwyg = "true";
defparam \reg0|xx[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \reg0|xx[2][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[2][3]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[2][5] .is_wysiwyg = "true";
defparam \reg0|xx[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \reg0|r1[5]~35 (
// Equation(s):
// \reg0|r1[5]~35_combout  = (\mem0|q[15]~6_combout  & (\reg0|xx[3][5]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][5]~q )))

	.dataa(\reg0|xx[3][5]~q ),
	.datab(\reg0|xx[2][5]~q ),
	.datac(gnd),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~35 .lut_mask = 16'hAACC;
defparam \reg0|r1[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \reg0|r1[5]~36 (
// Equation(s):
// \reg0|r1[5]~36_combout  = (\mem0|q[16]~13_combout  & (((\reg0|r1[5]~35_combout )))) # (!\mem0|q[16]~13_combout  & (\mem0|q[15]~6_combout  & (\reg0|xx[1][5]~q )))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[1][5]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|r1[5]~35_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~36 .lut_mask = 16'hF808;
defparam \reg0|r1[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \reg0|xx[9][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[9][8]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[9][5] .is_wysiwyg = "true";
defparam \reg0|xx[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \reg0|xx[11][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][5] .is_wysiwyg = "true";
defparam \reg0|xx[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \reg0|xx[10][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[10][10]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[10][5] .is_wysiwyg = "true";
defparam \reg0|xx[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneive_lcell_comb \reg0|xx[8][5]~feeder (
// Equation(s):
// \reg0|xx[8][5]~feeder_combout  = \reg0|xx~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[8][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|xx[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N15
dffeas \reg0|xx[8][5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[8][21]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[8][5] .is_wysiwyg = "true";
defparam \reg0|xx[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneive_lcell_comb \reg0|r1[5]~33 (
// Equation(s):
// \reg0|r1[5]~33_combout  = (\mem0|q[15]~6_combout  & (((\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & ((\mem0|q[16]~13_combout  & (\reg0|xx[10][5]~q )) # (!\mem0|q[16]~13_combout  & ((\reg0|xx[8][5]~q )))))

	.dataa(\reg0|xx[10][5]~q ),
	.datab(\reg0|xx[8][5]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~33 .lut_mask = 16'hFA0C;
defparam \reg0|r1[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneive_lcell_comb \reg0|r1[5]~34 (
// Equation(s):
// \reg0|r1[5]~34_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[5]~33_combout  & ((\reg0|xx[11][5]~q ))) # (!\reg0|r1[5]~33_combout  & (\reg0|xx[9][5]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[5]~33_combout ))))

	.dataa(\mem0|q[15]~6_combout ),
	.datab(\reg0|xx[9][5]~q ),
	.datac(\reg0|xx[11][5]~q ),
	.datad(\reg0|r1[5]~33_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~34 .lut_mask = 16'hF588;
defparam \reg0|r1[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \reg0|r1[5]~37 (
// Equation(s):
// \reg0|r1[5]~37_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[5]~34_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[5]~36_combout ))))

	.dataa(\reg0|r1[5]~36_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(\reg0|r1[5]~34_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~37 .lut_mask = 16'hF2C2;
defparam \reg0|r1[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \reg0|r1[5]~40 (
// Equation(s):
// \reg0|r1[5]~40_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[5]~37_combout  & ((\reg0|r1[5]~39_combout ))) # (!\reg0|r1[5]~37_combout  & (\reg0|r1[5]~32_combout )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[5]~37_combout ))))

	.dataa(\reg0|r1[5]~32_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[5]~39_combout ),
	.datad(\reg0|r1[5]~37_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~40 .lut_mask = 16'hF388;
defparam \reg0|r1[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \reg0|r1[5]~41 (
// Equation(s):
// \reg0|r1[5]~41_combout  = (\mem0|q[19]~14_combout  & (((\reg0|r1[5]~30_combout )))) # (!\mem0|q[19]~14_combout  & (\reg0|WideOr0~combout  & ((\reg0|r1[5]~40_combout ))))

	.dataa(\reg0|WideOr0~combout ),
	.datab(\mem0|q[19]~14_combout ),
	.datac(\reg0|r1[5]~30_combout ),
	.datad(\reg0|r1[5]~40_combout ),
	.cin(gnd),
	.combout(\reg0|r1[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[5]~41 .lut_mask = 16'hE2C0;
defparam \reg0|r1[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \id_reg_r1[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|r1[5]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[5] .is_wysiwyg = "true";
defparam \id_reg_r1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_combout  = (state[1] & (\Add2~11_combout )) # (!state[1] & ((state[2] & (\Add2~11_combout )) # (!state[2] & ((\pcreg0|pcnter [5])))))

	.dataa(\Add2~11_combout ),
	.datab(state[1]),
	.datac(\pcreg0|pcnter [5]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~13 .lut_mask = 16'hAAB8;
defparam \Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneive_lcell_comb \mem0|store_data[3]~30 (
// Equation(s):
// \mem0|store_data[3]~30_combout  = (\mem0|store_data[3]~0_combout  & ((id_reg_r2[3]))) # (!\mem0|store_data[3]~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [3]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(id_reg_r2[3]),
	.datad(\mem0|store_data[3]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[3]~30 .lut_mask = 16'hF0AA;
defparam \mem0|store_data[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[3]~30_combout ,\mem0|store_data[2]~29_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024E4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000C00C0000C00400000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneive_lcell_comb \mem0|q[3]~23 (
// Equation(s):
// \mem0|q[3]~23_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\mem0|q[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[3]~23 .lut_mask = 16'hF000;
defparam \mem0|q[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneive_lcell_comb \id_inst[3]~feeder (
// Equation(s):
// \id_inst[3]~feeder_combout  = \mem0|q[3]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|q[3]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_inst[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_inst[3]~feeder .lut_mask = 16'hF0F0;
defparam \id_inst[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \id_inst[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_inst[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[3] .is_wysiwyg = "true";
defparam \id_inst[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \ex_inst[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[3] .is_wysiwyg = "true";
defparam \ex_inst[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \ex_inst[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[2] .is_wysiwyg = "true";
defparam \ex_inst[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \ex_inst[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[4] .is_wysiwyg = "true";
defparam \ex_inst[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \ex_inst[6] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_inst[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_inst[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_inst[6] .is_wysiwyg = "true";
defparam \ex_inst[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!ex_inst[3] & (ex_inst[2] & (ex_inst[4] & !ex_inst[6])))

	.dataa(ex_inst[3]),
	.datab(ex_inst[2]),
	.datac(ex_inst[4]),
	.datad(ex_inst[6]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0040;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (\Equal6~0_combout  & (ex_inst[0] & (ex_inst[5] & ex_inst[1])))

	.dataa(\Equal6~0_combout ),
	.datab(ex_inst[0]),
	.datac(ex_inst[5]),
	.datad(ex_inst[1]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h8000;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \mem_wire_reg_wb[10]~30 (
// Equation(s):
// \mem_wire_reg_wb[10]~30_combout  = (\mem_reg_wb[26]~0_combout  & (((\mem_reg_wb[26]~1_combout ) # (\mem0|q[10]~28_combout )))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[10] & (!\mem_reg_wb[26]~1_combout )))

	.dataa(\mem_reg_wb[26]~0_combout ),
	.datab(ex_alu_res[10]),
	.datac(\mem_reg_wb[26]~1_combout ),
	.datad(\mem0|q[10]~28_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[10]~30 .lut_mask = 16'hAEA4;
defparam \mem_wire_reg_wb[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \mem_wire_reg_wb[10]~31 (
// Equation(s):
// \mem_wire_reg_wb[10]~31_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[10]~30_combout  & (\Add4~20_combout )) # (!\mem_wire_reg_wb[10]~30_combout  & ((ex_pc_4[10]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[10]~30_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~20_combout ),
	.datac(ex_pc_4[10]),
	.datad(\mem_wire_reg_wb[10]~30_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[10]~31 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \mem_wire_reg_wb[10]~32 (
// Equation(s):
// \mem_wire_reg_wb[10]~32_combout  = (\Equal6~1_combout  & (ex_imm[10])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[10]~31_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(ex_imm[10]),
	.datac(gnd),
	.datad(\mem_wire_reg_wb[10]~31_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[10]~32 .lut_mask = 16'hDD88;
defparam \mem_wire_reg_wb[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \mem_reg_wb[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[10] .is_wysiwyg = "true";
defparam \mem_reg_wb[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N18
cycloneive_lcell_comb \reg0|xx~36 (
// Equation(s):
// \reg0|xx~36_combout  = (!\button_in[0]~input_o  & mem_reg_wb[10])

	.dataa(gnd),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(mem_reg_wb[10]),
	.cin(gnd),
	.combout(\reg0|xx~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~36 .lut_mask = 16'h3300;
defparam \reg0|xx~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N10
cycloneive_lcell_comb \reg0|xx[31][10]~feeder (
// Equation(s):
// \reg0|xx[31][10]~feeder_combout  = \reg0|xx~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~36_combout ),
	.cin(gnd),
	.combout(\reg0|xx[31][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[31][10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[31][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y11_N11
dffeas \reg0|xx[31][10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[31][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[31][22]~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[31][10] .is_wysiwyg = "true";
defparam \reg0|xx[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneive_lcell_comb \reg0|r2[10]~616 (
// Equation(s):
// \reg0|r2[10]~616_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[23][10]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[19][10]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[19][10]~q ),
	.datab(\reg0|xx[23][10]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~616_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~616 .lut_mask = 16'hF0CA;
defparam \reg0|r2[10]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N12
cycloneive_lcell_comb \reg0|r2[10]~617 (
// Equation(s):
// \reg0|r2[10]~617_combout  = (\reg0|r2[10]~616_combout  & ((\reg0|xx[31][10]~q ) # ((!\mem0|q[23]~7_combout )))) # (!\reg0|r2[10]~616_combout  & (((\reg0|xx[27][10]~q  & \mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[31][10]~q ),
	.datab(\reg0|xx[27][10]~q ),
	.datac(\reg0|r2[10]~616_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~617_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~617 .lut_mask = 16'hACF0;
defparam \reg0|r2[10]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \reg0|r2[10]~609 (
// Equation(s):
// \reg0|r2[10]~609_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[26][10]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[18][10]~q )))))

	.dataa(\reg0|xx[26][10]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|xx[18][10]~q ),
	.cin(gnd),
	.combout(\reg0|r2[10]~609_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~609 .lut_mask = 16'hE3E0;
defparam \reg0|r2[10]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \reg0|r2[10]~610 (
// Equation(s):
// \reg0|r2[10]~610_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[10]~609_combout  & (\reg0|xx[30][10]~q )) # (!\reg0|r2[10]~609_combout  & ((\reg0|xx[22][10]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[10]~609_combout ))))

	.dataa(\reg0|xx[30][10]~q ),
	.datab(\reg0|xx[22][10]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[10]~609_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~610_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~610 .lut_mask = 16'hAFC0;
defparam \reg0|r2[10]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N16
cycloneive_lcell_comb \reg0|r2[10]~613 (
// Equation(s):
// \reg0|r2[10]~613_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[24][10]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[16][10]~q )))))

	.dataa(\reg0|xx[24][10]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[16][10]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~613_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~613 .lut_mask = 16'hEE30;
defparam \reg0|r2[10]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
cycloneive_lcell_comb \reg0|r2[10]~614 (
// Equation(s):
// \reg0|r2[10]~614_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[10]~613_combout  & ((\reg0|xx[28][10]~q ))) # (!\reg0|r2[10]~613_combout  & (\reg0|xx[20][10]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[10]~613_combout ))))

	.dataa(\reg0|xx[20][10]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[28][10]~q ),
	.datad(\reg0|r2[10]~613_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~614_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~614 .lut_mask = 16'hF388;
defparam \reg0|r2[10]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \reg0|r2[10]~611 (
// Equation(s):
// \reg0|r2[10]~611_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][10]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][10]~q )))))

	.dataa(\reg0|xx[21][10]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][10]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~611_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~611 .lut_mask = 16'hEE30;
defparam \reg0|r2[10]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \reg0|r2[10]~612 (
// Equation(s):
// \reg0|r2[10]~612_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[10]~611_combout  & ((\reg0|xx[29][10]~q ))) # (!\reg0|r2[10]~611_combout  & (\reg0|xx[25][10]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[10]~611_combout ))))

	.dataa(\reg0|xx[25][10]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][10]~q ),
	.datad(\reg0|r2[10]~611_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~612_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~612 .lut_mask = 16'hF388;
defparam \reg0|r2[10]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N0
cycloneive_lcell_comb \reg0|r2[10]~615 (
// Equation(s):
// \reg0|r2[10]~615_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[10]~612_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[10]~614_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[10]~614_combout ),
	.datad(\reg0|r2[10]~612_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~615_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~615 .lut_mask = 16'hDC98;
defparam \reg0|r2[10]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N30
cycloneive_lcell_comb \reg0|r2[10]~618 (
// Equation(s):
// \reg0|r2[10]~618_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[10]~615_combout  & (\reg0|r2[10]~617_combout )) # (!\reg0|r2[10]~615_combout  & ((\reg0|r2[10]~610_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[10]~615_combout ))))

	.dataa(\reg0|r2[10]~617_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[10]~610_combout ),
	.datad(\reg0|r2[10]~615_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~618_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~618 .lut_mask = 16'hBBC0;
defparam \reg0|r2[10]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N10
cycloneive_lcell_comb \reg0|r2[10]~619 (
// Equation(s):
// \reg0|r2[10]~619_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & (\reg0|xx[9][10]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[8][10]~q )))))

	.dataa(\reg0|xx[9][10]~q ),
	.datab(\reg0|xx[8][10]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~619_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~619 .lut_mask = 16'hFA0C;
defparam \reg0|r2[10]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N30
cycloneive_lcell_comb \reg0|r2[10]~620 (
// Equation(s):
// \reg0|r2[10]~620_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[10]~619_combout  & ((\reg0|xx[11][10]~q ))) # (!\reg0|r2[10]~619_combout  & (\reg0|xx[10][10]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[10]~619_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[10][10]~q ),
	.datac(\reg0|xx[11][10]~q ),
	.datad(\reg0|r2[10]~619_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~620_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~620 .lut_mask = 16'hF588;
defparam \reg0|r2[10]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N26
cycloneive_lcell_comb \reg0|r2[10]~626 (
// Equation(s):
// \reg0|r2[10]~626_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][10]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][10]~q ))))

	.dataa(\reg0|xx[12][10]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][10]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~626_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~626 .lut_mask = 16'hFC22;
defparam \reg0|r2[10]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N20
cycloneive_lcell_comb \reg0|r2[10]~627 (
// Equation(s):
// \reg0|r2[10]~627_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[10]~626_combout  & (\reg0|xx[15][10]~q )) # (!\reg0|r2[10]~626_combout  & ((\reg0|xx[13][10]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[10]~626_combout ))))

	.dataa(\reg0|xx[15][10]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[13][10]~q ),
	.datad(\reg0|r2[10]~626_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~627_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~627 .lut_mask = 16'hBBC0;
defparam \reg0|r2[10]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneive_lcell_comb \reg0|r2[10]~621 (
// Equation(s):
// \reg0|r2[10]~621_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][10]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][10]~q ))))

	.dataa(\reg0|xx[4][10]~q ),
	.datab(\reg0|xx[6][10]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~621_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~621 .lut_mask = 16'hFC0A;
defparam \reg0|r2[10]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneive_lcell_comb \reg0|r2[10]~622 (
// Equation(s):
// \reg0|r2[10]~622_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[10]~621_combout  & ((\reg0|xx[7][10]~q ))) # (!\reg0|r2[10]~621_combout  & (\reg0|xx[5][10]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[10]~621_combout ))))

	.dataa(\reg0|xx[5][10]~q ),
	.datab(\reg0|xx[7][10]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[10]~621_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~622_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~622 .lut_mask = 16'hCFA0;
defparam \reg0|r2[10]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
cycloneive_lcell_comb \reg0|r2[10]~623 (
// Equation(s):
// \reg0|r2[10]~623_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][10]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][10]~q )))

	.dataa(gnd),
	.datab(\reg0|xx[3][10]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|xx[2][10]~q ),
	.cin(gnd),
	.combout(\reg0|r2[10]~623_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~623 .lut_mask = 16'hCFC0;
defparam \reg0|r2[10]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N24
cycloneive_lcell_comb \reg0|r2[10]~624 (
// Equation(s):
// \reg0|r2[10]~624_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[10]~623_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][10]~q )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[1][10]~q ),
	.datad(\reg0|r2[10]~623_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~624_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~624 .lut_mask = 16'hEA40;
defparam \reg0|r2[10]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N10
cycloneive_lcell_comb \reg0|r2[10]~625 (
// Equation(s):
// \reg0|r2[10]~625_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|r2[10]~622_combout )) # (!\mem0|q[22]~8_combout  & ((\reg0|r2[10]~624_combout )))))

	.dataa(\reg0|r2[10]~622_combout ),
	.datab(\reg0|r2[10]~624_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~625_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~625 .lut_mask = 16'hFA0C;
defparam \reg0|r2[10]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N16
cycloneive_lcell_comb \reg0|r2[10]~628 (
// Equation(s):
// \reg0|r2[10]~628_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[10]~625_combout  & ((\reg0|r2[10]~627_combout ))) # (!\reg0|r2[10]~625_combout  & (\reg0|r2[10]~620_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[10]~625_combout ))))

	.dataa(\reg0|r2[10]~620_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[10]~627_combout ),
	.datad(\reg0|r2[10]~625_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~628_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~628 .lut_mask = 16'hF388;
defparam \reg0|r2[10]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N14
cycloneive_lcell_comb \reg0|r2[10]~629 (
// Equation(s):
// \reg0|r2[10]~629_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[10]~618_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[10]~628_combout )))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[10]~618_combout ),
	.datad(\reg0|r2[10]~628_combout ),
	.cin(gnd),
	.combout(\reg0|r2[10]~629_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[10]~629 .lut_mask = 16'hA280;
defparam \reg0|r2[10]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N15
dffeas \id_reg_r2[10] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[10]~629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[10] .is_wysiwyg = "true";
defparam \id_reg_r2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \mem0|store_data[10]~42 (
// Equation(s):
// \mem0|store_data[10]~42_combout  = (\mem0|store_byte[15]~0_combout  & (\mem0|Equal5~0_combout  & (id_reg_r2[2]))) # (!\mem0|store_byte[15]~0_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [10]))))

	.dataa(\mem0|Equal5~0_combout ),
	.datab(id_reg_r2[2]),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [10]),
	.datad(\mem0|store_byte[15]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[10]~42 .lut_mask = 16'h88F0;
defparam \mem0|store_data[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \mem0|store_data[10]~43 (
// Equation(s):
// \mem0|store_data[10]~43_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_data[10]~42_combout ) # ((id_reg_r2[10] & \mem0|store_data[12]~2_combout )))) # (!\mem0|Equal4~0_combout  & (id_reg_r2[10] & (\mem0|store_data[12]~2_combout )))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(id_reg_r2[10]),
	.datac(\mem0|store_data[12]~2_combout ),
	.datad(\mem0|store_data[10]~42_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[10]~43 .lut_mask = 16'hEAC0;
defparam \mem0|store_data[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \mem0|q[11]~27 (
// Equation(s):
// \mem0|q[11]~27_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [11])) # (!\mem0|q[22]~5_combout  & ((\mem0|q[15]~4_combout )))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [11]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|q[22]~5_combout ),
	.datad(\mem0|q[15]~4_combout ),
	.cin(gnd),
	.combout(\mem0|q[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[11]~27 .lut_mask = 16'h8C80;
defparam \mem0|q[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \id_immc|imm32[4]~13 (
// Equation(s):
// \id_immc|imm32[4]~13_combout  = (\mem0|q[11]~27_combout  & ((\id_immc|imm32[1]~12_combout ) # ((\mem0|q[24]~10_combout  & \id_imm[4]~19_combout )))) # (!\mem0|q[11]~27_combout  & (\mem0|q[24]~10_combout  & (\id_imm[4]~19_combout )))

	.dataa(\mem0|q[11]~27_combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\id_imm[4]~19_combout ),
	.datad(\id_immc|imm32[1]~12_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[4]~13 .lut_mask = 16'hEAC0;
defparam \id_immc|imm32[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \id_imm[4] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[4] .is_wysiwyg = "true";
defparam \id_imm[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (state[1] & (\Add2~9_combout )) # (!state[1] & ((state[2] & (\Add2~9_combout )) # (!state[2] & ((\pcreg0|pcnter [4])))))

	.dataa(\Add2~9_combout ),
	.datab(\pcreg0|pcnter [4]),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hAAAC;
defparam \Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \mem0|store_data[23]~7 (
// Equation(s):
// \mem0|store_data[23]~7_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & ((id_reg_r2[7]))) # (!\mem0|store_byte[23]~1_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [23]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [23]),
	.datab(id_reg_r2[7]),
	.datac(\mem0|store_byte[23]~1_combout ),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[23]~7 .lut_mask = 16'hCA00;
defparam \mem0|store_data[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \mem0|store_data[23]~8 (
// Equation(s):
// \mem0|store_data[23]~8_combout  = (\mem0|store_data[23]~7_combout ) # ((id_reg_r2[23] & !\mem0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(id_reg_r2[23]),
	.datac(\mem0|store_data[23]~7_combout ),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[23]~8 .lut_mask = 16'hF0FC;
defparam \mem0|store_data[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[23]~8_combout ,\mem0|store_data[20]~6_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0EB6B8C43800E3602408B6AA288;
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \id_imm[23]~3 (
// Equation(s):
// \id_imm[23]~3_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [23]))

	.dataa(gnd),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [23]),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\id_imm[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[23]~3 .lut_mask = 16'hFC0C;
defparam \id_imm[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \mem0|q[23]~7 (
// Equation(s):
// \mem0|q[23]~7_combout  = (\mem0|buffer_sig_load~q  & \id_imm[23]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\id_imm[23]~3_combout ),
	.cin(gnd),
	.combout(\mem0|q[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[23]~7 .lut_mask = 16'hF000;
defparam \mem0|q[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \reg0|r2[21]~378 (
// Equation(s):
// \reg0|r2[21]~378_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[26][21]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][21]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[18][21]~q ),
	.datac(\reg0|xx[26][21]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~378_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~378 .lut_mask = 16'hAAE4;
defparam \reg0|r2[21]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \reg0|r2[21]~379 (
// Equation(s):
// \reg0|r2[21]~379_combout  = (\reg0|r2[21]~378_combout  & ((\reg0|xx[30][21]~q ) # ((!\mem0|q[22]~8_combout )))) # (!\reg0|r2[21]~378_combout  & (((\reg0|xx[22][21]~q  & \mem0|q[22]~8_combout ))))

	.dataa(\reg0|r2[21]~378_combout ),
	.datab(\reg0|xx[30][21]~q ),
	.datac(\reg0|xx[22][21]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~379_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~379 .lut_mask = 16'hD8AA;
defparam \reg0|r2[21]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \reg0|r2[21]~385 (
// Equation(s):
// \reg0|r2[21]~385_combout  = (\mem0|q[22]~8_combout  & ((\reg0|xx[23][21]~q ) # ((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|xx[19][21]~q  & !\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[23][21]~q ),
	.datac(\reg0|xx[19][21]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~385_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~385 .lut_mask = 16'hAAD8;
defparam \reg0|r2[21]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \reg0|r2[21]~386 (
// Equation(s):
// \reg0|r2[21]~386_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[21]~385_combout  & ((\reg0|xx[31][21]~q ))) # (!\reg0|r2[21]~385_combout  & (\reg0|xx[27][21]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[21]~385_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][21]~q ),
	.datac(\reg0|xx[31][21]~q ),
	.datad(\reg0|r2[21]~385_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~386_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~386 .lut_mask = 16'hF588;
defparam \reg0|r2[21]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \reg0|r2[21]~382 (
// Equation(s):
// \reg0|r2[21]~382_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][21]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][21]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][21]~q ),
	.datac(\reg0|xx[16][21]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~382_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~382 .lut_mask = 16'hAAD8;
defparam \reg0|r2[21]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \reg0|r2[21]~383 (
// Equation(s):
// \reg0|r2[21]~383_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[21]~382_combout  & ((\reg0|xx[28][21]~q ))) # (!\reg0|r2[21]~382_combout  & (\reg0|xx[20][21]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[21]~382_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[20][21]~q ),
	.datac(\reg0|xx[28][21]~q ),
	.datad(\reg0|r2[21]~382_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~383_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~383 .lut_mask = 16'hF588;
defparam \reg0|r2[21]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \reg0|r2[21]~380 (
// Equation(s):
// \reg0|r2[21]~380_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][21]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][21]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[21][21]~q ),
	.datac(\reg0|xx[17][21]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~380_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~380 .lut_mask = 16'hEE50;
defparam \reg0|r2[21]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \reg0|r2[21]~381 (
// Equation(s):
// \reg0|r2[21]~381_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[21]~380_combout  & ((\reg0|xx[29][21]~q ))) # (!\reg0|r2[21]~380_combout  & (\reg0|xx[25][21]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[21]~380_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[25][21]~q ),
	.datac(\reg0|xx[29][21]~q ),
	.datad(\reg0|r2[21]~380_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~381_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~381 .lut_mask = 16'hF588;
defparam \reg0|r2[21]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \reg0|r2[21]~384 (
// Equation(s):
// \reg0|r2[21]~384_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[21]~381_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[21]~383_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[21]~383_combout ),
	.datad(\reg0|r2[21]~381_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~384_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~384 .lut_mask = 16'hDC98;
defparam \reg0|r2[21]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \reg0|r2[21]~387 (
// Equation(s):
// \reg0|r2[21]~387_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[21]~384_combout  & ((\reg0|r2[21]~386_combout ))) # (!\reg0|r2[21]~384_combout  & (\reg0|r2[21]~379_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[21]~384_combout ))))

	.dataa(\reg0|r2[21]~379_combout ),
	.datab(\reg0|r2[21]~386_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[21]~384_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~387_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~387 .lut_mask = 16'hCFA0;
defparam \reg0|r2[21]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \reg0|r2[21]~388 (
// Equation(s):
// \reg0|r2[21]~388_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][21]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][21]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[8][21]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[9][21]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~388_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~388 .lut_mask = 16'hCCE2;
defparam \reg0|r2[21]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \reg0|r2[21]~389 (
// Equation(s):
// \reg0|r2[21]~389_combout  = (\reg0|r2[21]~388_combout  & (((\reg0|xx[11][21]~q ) # (!\mem0|q[21]~9_combout )))) # (!\reg0|r2[21]~388_combout  & (\reg0|xx[10][21]~q  & ((\mem0|q[21]~9_combout ))))

	.dataa(\reg0|r2[21]~388_combout ),
	.datab(\reg0|xx[10][21]~q ),
	.datac(\reg0|xx[11][21]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~389_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~389 .lut_mask = 16'hE4AA;
defparam \reg0|r2[21]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \reg0|r2[21]~395 (
// Equation(s):
// \reg0|r2[21]~395_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][21]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][21]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][21]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][21]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~395_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~395 .lut_mask = 16'hCCE2;
defparam \reg0|r2[21]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \reg0|r2[21]~396 (
// Equation(s):
// \reg0|r2[21]~396_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[21]~395_combout  & ((\reg0|xx[15][21]~q ))) # (!\reg0|r2[21]~395_combout  & (\reg0|xx[13][21]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[21]~395_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[13][21]~q ),
	.datac(\reg0|xx[15][21]~q ),
	.datad(\reg0|r2[21]~395_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~396_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~396 .lut_mask = 16'hF588;
defparam \reg0|r2[21]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cycloneive_lcell_comb \reg0|r2[21]~392 (
// Equation(s):
// \reg0|r2[21]~392_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][21]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][21]~q )))

	.dataa(\reg0|xx[3][21]~q ),
	.datab(\reg0|xx[2][21]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~392_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~392 .lut_mask = 16'hAACC;
defparam \reg0|r2[21]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
cycloneive_lcell_comb \reg0|r2[21]~393 (
// Equation(s):
// \reg0|r2[21]~393_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[21]~392_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][21]~q  & (\mem0|q[20]~3_combout )))

	.dataa(\reg0|xx[1][21]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[21]~392_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~393_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~393 .lut_mask = 16'hF088;
defparam \reg0|r2[21]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
cycloneive_lcell_comb \reg0|r2[21]~390 (
// Equation(s):
// \reg0|r2[21]~390_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][21]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][21]~q )))))

	.dataa(\reg0|xx[6][21]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[4][21]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~390_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~390 .lut_mask = 16'hEE30;
defparam \reg0|r2[21]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneive_lcell_comb \reg0|r2[21]~391 (
// Equation(s):
// \reg0|r2[21]~391_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[21]~390_combout  & ((\reg0|xx[7][21]~q ))) # (!\reg0|r2[21]~390_combout  & (\reg0|xx[5][21]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[21]~390_combout ))))

	.dataa(\reg0|xx[5][21]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[7][21]~q ),
	.datad(\reg0|r2[21]~390_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~391_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~391 .lut_mask = 16'hF388;
defparam \reg0|r2[21]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
cycloneive_lcell_comb \reg0|r2[21]~394 (
// Equation(s):
// \reg0|r2[21]~394_combout  = (\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout ) # ((\reg0|r2[21]~391_combout )))) # (!\mem0|q[22]~8_combout  & (!\mem0|q[23]~7_combout  & (\reg0|r2[21]~393_combout )))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[21]~393_combout ),
	.datad(\reg0|r2[21]~391_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~394_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~394 .lut_mask = 16'hBA98;
defparam \reg0|r2[21]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \reg0|r2[21]~397 (
// Equation(s):
// \reg0|r2[21]~397_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[21]~394_combout  & ((\reg0|r2[21]~396_combout ))) # (!\reg0|r2[21]~394_combout  & (\reg0|r2[21]~389_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[21]~394_combout ))))

	.dataa(\reg0|r2[21]~389_combout ),
	.datab(\reg0|r2[21]~396_combout ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[21]~394_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~397_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~397 .lut_mask = 16'hCFA0;
defparam \reg0|r2[21]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \reg0|r2[21]~398 (
// Equation(s):
// \reg0|r2[21]~398_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & (\reg0|r2[21]~387_combout )) # (!\mem0|q[24]~10_combout  & ((\reg0|r2[21]~397_combout )))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[21]~387_combout ),
	.datad(\reg0|r2[21]~397_combout ),
	.cin(gnd),
	.combout(\reg0|r2[21]~398_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[21]~398 .lut_mask = 16'hC480;
defparam \reg0|r2[21]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \id_reg_r2[21] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[21]~398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[21] .is_wysiwyg = "true";
defparam \id_reg_r2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \mem0|store_data[21]~11 (
// Equation(s):
// \mem0|store_data[21]~11_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & ((id_reg_r2[5]))) # (!\mem0|store_byte[23]~1_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [21]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [21]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(id_reg_r2[5]),
	.datad(\mem0|store_byte[23]~1_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[21]~11 .lut_mask = 16'hC088;
defparam \mem0|store_data[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \mem0|store_data[21]~12 (
// Equation(s):
// \mem0|store_data[21]~12_combout  = (\mem0|store_data[21]~11_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[21]))

	.dataa(gnd),
	.datab(\mem0|Equal4~0_combout ),
	.datac(id_reg_r2[21]),
	.datad(\mem0|store_data[21]~11_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[21]~12 .lut_mask = 16'hFF30;
defparam \mem0|store_data[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \id_imm[22]~2 (
// Equation(s):
// \id_imm[22]~2_combout  = (\mem0|Equal4~0_combout  & (\mem0|q[20]~2_combout )) # (!\mem0|Equal4~0_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [22])))

	.dataa(\mem0|q[20]~2_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_imm[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[22]~2 .lut_mask = 16'hAACC;
defparam \id_imm[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \mem0|q[22]~8 (
// Equation(s):
// \mem0|q[22]~8_combout  = (\mem0|buffer_sig_load~q  & \id_imm[22]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\id_imm[22]~2_combout ),
	.cin(gnd),
	.combout(\mem0|q[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[22]~8 .lut_mask = 16'hF000;
defparam \mem0|q[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneive_lcell_comb \reg0|r2[5]~35 (
// Equation(s):
// \reg0|r2[5]~35_combout  = (\mem0|q[20]~3_combout  & ((\reg0|xx[3][5]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[2][5]~q ))

	.dataa(\reg0|xx[2][5]~q ),
	.datab(\reg0|xx[3][5]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~35 .lut_mask = 16'hCCAA;
defparam \reg0|r2[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \reg0|r2[5]~36 (
// Equation(s):
// \reg0|r2[5]~36_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[5]~35_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & ((\reg0|xx[1][5]~q ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[5]~35_combout ),
	.datad(\reg0|xx[1][5]~q ),
	.cin(gnd),
	.combout(\reg0|r2[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~36 .lut_mask = 16'hE4A0;
defparam \reg0|r2[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \reg0|r2[5]~33 (
// Equation(s):
// \reg0|r2[5]~33_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|xx[9][5]~q )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|xx[8][5]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[9][5]~q ),
	.datad(\reg0|xx[8][5]~q ),
	.cin(gnd),
	.combout(\reg0|r2[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~33 .lut_mask = 16'hB9A8;
defparam \reg0|r2[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb \reg0|r2[5]~34 (
// Equation(s):
// \reg0|r2[5]~34_combout  = (\reg0|r2[5]~33_combout  & ((\reg0|xx[11][5]~q ) # ((!\mem0|q[21]~9_combout )))) # (!\reg0|r2[5]~33_combout  & (((\reg0|xx[10][5]~q  & \mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[11][5]~q ),
	.datab(\reg0|r2[5]~33_combout ),
	.datac(\reg0|xx[10][5]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~34 .lut_mask = 16'hB8CC;
defparam \reg0|r2[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \reg0|r2[5]~37 (
// Equation(s):
// \reg0|r2[5]~37_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout ) # (\reg0|r2[5]~34_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[5]~36_combout  & (!\mem0|q[22]~8_combout )))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[5]~36_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[5]~34_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~37 .lut_mask = 16'hAEA4;
defparam \reg0|r2[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \reg0|r2[5]~38 (
// Equation(s):
// \reg0|r2[5]~38_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][5]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][5]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][5]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][5]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~38 .lut_mask = 16'hCCE2;
defparam \reg0|r2[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \reg0|r2[5]~39 (
// Equation(s):
// \reg0|r2[5]~39_combout  = (\reg0|r2[5]~38_combout  & ((\reg0|xx[15][5]~q ) # ((!\mem0|q[20]~3_combout )))) # (!\reg0|r2[5]~38_combout  & (((\reg0|xx[13][5]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[5]~38_combout ),
	.datab(\reg0|xx[15][5]~q ),
	.datac(\reg0|xx[13][5]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~39 .lut_mask = 16'hD8AA;
defparam \reg0|r2[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \reg0|r2[5]~31 (
// Equation(s):
// \reg0|r2[5]~31_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[6][5]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][5]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[4][5]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[6][5]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~31 .lut_mask = 16'hCCE2;
defparam \reg0|r2[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \reg0|r2[5]~32 (
// Equation(s):
// \reg0|r2[5]~32_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[5]~31_combout  & (\reg0|xx[7][5]~q )) # (!\reg0|r2[5]~31_combout  & ((\reg0|xx[5][5]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[5]~31_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[7][5]~q ),
	.datac(\reg0|xx[5][5]~q ),
	.datad(\reg0|r2[5]~31_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~32 .lut_mask = 16'hDDA0;
defparam \reg0|r2[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \reg0|r2[5]~40 (
// Equation(s):
// \reg0|r2[5]~40_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[5]~37_combout  & (\reg0|r2[5]~39_combout )) # (!\reg0|r2[5]~37_combout  & ((\reg0|r2[5]~32_combout ))))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[5]~37_combout ))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|r2[5]~37_combout ),
	.datac(\reg0|r2[5]~39_combout ),
	.datad(\reg0|r2[5]~32_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~40 .lut_mask = 16'hE6C4;
defparam \reg0|r2[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \reg0|r2[5]~21 (
// Equation(s):
// \reg0|r2[5]~21_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][5]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][5]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][5]~q ),
	.datac(\reg0|xx[22][5]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~21 .lut_mask = 16'hAAE4;
defparam \reg0|r2[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \reg0|r2[5]~22 (
// Equation(s):
// \reg0|r2[5]~22_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[5]~21_combout  & (\reg0|xx[30][5]~q )) # (!\reg0|r2[5]~21_combout  & ((\reg0|xx[26][5]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[5]~21_combout ))))

	.dataa(\reg0|xx[30][5]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[26][5]~q ),
	.datad(\reg0|r2[5]~21_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~22 .lut_mask = 16'hBBC0;
defparam \reg0|r2[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \reg0|r2[5]~28 (
// Equation(s):
// \reg0|r2[5]~28_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[27][5]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[19][5]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[19][5]~q ),
	.datac(\reg0|xx[27][5]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~28 .lut_mask = 16'hAAE4;
defparam \reg0|r2[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \reg0|r2[5]~29 (
// Equation(s):
// \reg0|r2[5]~29_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[5]~28_combout  & (\reg0|xx[31][5]~q )) # (!\reg0|r2[5]~28_combout  & ((\reg0|xx[23][5]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[5]~28_combout ))))

	.dataa(\reg0|xx[31][5]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[23][5]~q ),
	.datad(\reg0|r2[5]~28_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~29 .lut_mask = 16'hBBC0;
defparam \reg0|r2[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \reg0|r2[5]~25 (
// Equation(s):
// \reg0|r2[5]~25_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][5]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][5]~q )))))

	.dataa(\reg0|xx[20][5]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][5]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~25 .lut_mask = 16'hEE30;
defparam \reg0|r2[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \reg0|r2[5]~26 (
// Equation(s):
// \reg0|r2[5]~26_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[5]~25_combout  & (\reg0|xx[28][5]~q )) # (!\reg0|r2[5]~25_combout  & ((\reg0|xx[24][5]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[5]~25_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[28][5]~q ),
	.datac(\reg0|xx[24][5]~q ),
	.datad(\reg0|r2[5]~25_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~26 .lut_mask = 16'hDDA0;
defparam \reg0|r2[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \reg0|r2[5]~23 (
// Equation(s):
// \reg0|r2[5]~23_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][5]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][5]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[25][5]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][5]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~23 .lut_mask = 16'hCCB8;
defparam \reg0|r2[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \reg0|r2[5]~24 (
// Equation(s):
// \reg0|r2[5]~24_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[5]~23_combout  & ((\reg0|xx[29][5]~q ))) # (!\reg0|r2[5]~23_combout  & (\reg0|xx[21][5]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[5]~23_combout ))))

	.dataa(\reg0|xx[21][5]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[29][5]~q ),
	.datad(\reg0|r2[5]~23_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~24 .lut_mask = 16'hF388;
defparam \reg0|r2[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \reg0|r2[5]~27 (
// Equation(s):
// \reg0|r2[5]~27_combout  = (\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout )) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|r2[5]~24_combout ))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[5]~26_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[5]~26_combout ),
	.datad(\reg0|r2[5]~24_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~27 .lut_mask = 16'hDC98;
defparam \reg0|r2[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \reg0|r2[5]~30 (
// Equation(s):
// \reg0|r2[5]~30_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[5]~27_combout  & ((\reg0|r2[5]~29_combout ))) # (!\reg0|r2[5]~27_combout  & (\reg0|r2[5]~22_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[5]~27_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[5]~22_combout ),
	.datac(\reg0|r2[5]~29_combout ),
	.datad(\reg0|r2[5]~27_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~30 .lut_mask = 16'hF588;
defparam \reg0|r2[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \reg0|r2[5]~41 (
// Equation(s):
// \reg0|r2[5]~41_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[5]~30_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & (\reg0|r2[5]~40_combout )))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[5]~40_combout ),
	.datad(\reg0|r2[5]~30_combout ),
	.cin(gnd),
	.combout(\reg0|r2[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[5]~41 .lut_mask = 16'hEA40;
defparam \reg0|r2[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \id_reg_r2[5] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[5] .is_wysiwyg = "true";
defparam \id_reg_r2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \mem0|store_data[5]~25 (
// Equation(s):
// \mem0|store_data[5]~25_combout  = (\mem0|store_data[3]~0_combout  & ((id_reg_r2[5]))) # (!\mem0|store_data[3]~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [5]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(id_reg_r2[5]),
	.datad(\mem0|store_data[3]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[5]~25 .lut_mask = 16'hF0AA;
defparam \mem0|store_data[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \mem0|store_data[6]~26 (
// Equation(s):
// \mem0|store_data[6]~26_combout  = (\mem0|store_data[3]~0_combout  & (id_reg_r2[6])) # (!\mem0|store_data[3]~0_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [6])))

	.dataa(id_reg_r2[6]),
	.datab(gnd),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [6]),
	.datad(\mem0|store_data[3]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[6]~26 .lut_mask = 16'hAAF0;
defparam \mem0|store_data[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[6]~26_combout ,\mem0|store_data[5]~25_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00C10500C10DC410D14C010C3044;
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \id_immc|Itype~2 (
// Equation(s):
// \id_immc|Itype~2_combout  = (\mem0|ram0|altsyncram_component|auto_generated|q_b [5] & (!\mem0|ram0|altsyncram_component|auto_generated|q_b [4] & (\mem0|ram0|altsyncram_component|auto_generated|q_b [2] & \mem0|ram0|altsyncram_component|auto_generated|q_b 
// [6])))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [5]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [4]),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [2]),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\id_immc|Itype~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Itype~2 .lut_mask = 16'h2000;
defparam \id_immc|Itype~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \st0|sig_jump~2 (
// Equation(s):
// \st0|sig_jump~2_combout  = (\id_immc|Itype~2_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [1] & (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\id_immc|Itype~2_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [1]),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\st0|sig_jump~2_combout ),
	.cout());
// synopsys translate_off
defparam \st0|sig_jump~2 .lut_mask = 16'h8000;
defparam \st0|sig_jump~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas id_sig_jump(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\st0|sig_jump~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_sig_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam id_sig_jump.is_wysiwyg = "true";
defparam id_sig_jump.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \ex_sig_jump~feeder (
// Equation(s):
// \ex_sig_jump~feeder_combout  = \id_sig_jump~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_sig_jump~q ),
	.cin(gnd),
	.combout(\ex_sig_jump~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_sig_jump~feeder .lut_mask = 16'hFF00;
defparam \ex_sig_jump~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas ex_sig_jump(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_sig_jump~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_sig_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam ex_sig_jump.is_wysiwyg = "true";
defparam ex_sig_jump.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \mem_pc_new[0]~1 (
// Equation(s):
// \mem_pc_new[0]~1_combout  = (\ex_sig_jump~q  & (\Add3~0_combout )) # (!\ex_sig_jump~q  & ((ex_pc_4[0])))

	.dataa(\ex_sig_jump~q ),
	.datab(\Add3~0_combout ),
	.datac(gnd),
	.datad(ex_pc_4[0]),
	.cin(gnd),
	.combout(\mem_pc_new[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[0]~1 .lut_mask = 16'hDD88;
defparam \mem_pc_new[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \mem_pc_new[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[0]~1_combout ),
	.asdata(\Add4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[0] .is_wysiwyg = "true";
defparam \mem_pc_new[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \pcreg0|pcnter~0 (
// Equation(s):
// \pcreg0|pcnter~0_combout  = (mem_pc_new[0] & (\pcreg0|always0~0_combout  & !\button_in[0]~input_o ))

	.dataa(mem_pc_new[0]),
	.datab(gnd),
	.datac(\pcreg0|always0~0_combout ),
	.datad(\button_in[0]~input_o ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~0 .lut_mask = 16'h00A0;
defparam \pcreg0|pcnter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \pcreg0|pcnter[0] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[0] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (state[1] & (((\Add2~0_combout )))) # (!state[1] & ((state[2] & ((\Add2~0_combout ))) # (!state[2] & (\pcreg0|pcnter [0]))))

	.dataa(\pcreg0|pcnter [0]),
	.datab(\Add2~0_combout ),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hCCCA;
defparam \Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \mem0|store_data[3]~0 (
// Equation(s):
// \mem0|store_data[3]~0_combout  = (\mem0|q[22]~5_combout  & (((\mem0|Equal5~0_combout ) # (!\Add2~21_combout )))) # (!\mem0|q[22]~5_combout  & (!\Add2~2_combout  & (!\Add2~21_combout )))

	.dataa(\mem0|q[22]~5_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~21_combout ),
	.datad(\mem0|Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[3]~0 .lut_mask = 16'hAB0B;
defparam \mem0|store_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \mem0|store_data[0]~24 (
// Equation(s):
// \mem0|store_data[0]~24_combout  = (\mem0|store_data[3]~0_combout  & ((id_reg_r2[0]))) # (!\mem0|store_data[3]~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\mem0|store_data[3]~0_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [0]),
	.datac(id_reg_r2[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|store_data[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[0]~24 .lut_mask = 16'hE4E4;
defparam \mem0|store_data[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \mem0|q[19]~14 (
// Equation(s):
// \mem0|q[19]~14_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [19]))))

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [19]),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\mem0|q[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[19]~14 .lut_mask = 16'hA820;
defparam \mem0|q[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \reg0|r1[3]~164 (
// Equation(s):
// \reg0|r1[3]~164_combout  = (\mem0|q[15]~6_combout  & (((\reg0|xx[13][3]~q ) # (\mem0|q[16]~13_combout )))) # (!\mem0|q[15]~6_combout  & (\reg0|xx[12][3]~q  & ((!\mem0|q[16]~13_combout ))))

	.dataa(\reg0|xx[12][3]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[13][3]~q ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~164_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~164 .lut_mask = 16'hCCE2;
defparam \reg0|r1[3]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \reg0|r1[3]~165 (
// Equation(s):
// \reg0|r1[3]~165_combout  = (\mem0|q[16]~13_combout  & ((\reg0|r1[3]~164_combout  & ((\reg0|xx[15][3]~q ))) # (!\reg0|r1[3]~164_combout  & (\reg0|xx[14][3]~q )))) # (!\mem0|q[16]~13_combout  & (((\reg0|r1[3]~164_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\reg0|xx[14][3]~q ),
	.datac(\reg0|r1[3]~164_combout ),
	.datad(\reg0|xx[15][3]~q ),
	.cin(gnd),
	.combout(\reg0|r1[3]~165_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~165 .lut_mask = 16'hF858;
defparam \reg0|r1[3]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \reg0|r1[3]~157 (
// Equation(s):
// \reg0|r1[3]~157_combout  = (\mem0|q[16]~13_combout  & (((\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[5][3]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[4][3]~q )))))

	.dataa(\reg0|xx[5][3]~q ),
	.datab(\mem0|q[16]~13_combout ),
	.datac(\reg0|xx[4][3]~q ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~157_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~157 .lut_mask = 16'hEE30;
defparam \reg0|r1[3]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \reg0|r1[3]~158 (
// Equation(s):
// \reg0|r1[3]~158_combout  = (\reg0|r1[3]~157_combout  & ((\reg0|xx[7][3]~q ) # ((!\mem0|q[16]~13_combout )))) # (!\reg0|r1[3]~157_combout  & (((\mem0|q[16]~13_combout  & \reg0|xx[6][3]~q ))))

	.dataa(\reg0|r1[3]~157_combout ),
	.datab(\reg0|xx[7][3]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\reg0|xx[6][3]~q ),
	.cin(gnd),
	.combout(\reg0|r1[3]~158_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~158 .lut_mask = 16'hDA8A;
defparam \reg0|r1[3]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \reg0|r1[3]~161 (
// Equation(s):
// \reg0|r1[3]~161_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout  & (\reg0|xx[3][3]~q )) # (!\mem0|q[15]~6_combout  & ((\reg0|xx[2][3]~q )))))

	.dataa(\reg0|xx[3][3]~q ),
	.datab(\reg0|xx[2][3]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~161_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~161 .lut_mask = 16'hAC00;
defparam \reg0|r1[3]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \reg0|r1[3]~162 (
// Equation(s):
// \reg0|r1[3]~162_combout  = (\reg0|r1[3]~161_combout ) # ((\reg0|xx[1][3]~q  & (\mem0|q[15]~6_combout  & !\mem0|q[16]~13_combout )))

	.dataa(\reg0|r1[3]~161_combout ),
	.datab(\reg0|xx[1][3]~q ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\mem0|q[16]~13_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~162_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~162 .lut_mask = 16'hAAEA;
defparam \reg0|r1[3]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \reg0|r1[3]~159 (
// Equation(s):
// \reg0|r1[3]~159_combout  = (\mem0|q[16]~13_combout  & (((\reg0|xx[10][3]~q ) # (\mem0|q[15]~6_combout )))) # (!\mem0|q[16]~13_combout  & (\reg0|xx[8][3]~q  & ((!\mem0|q[15]~6_combout ))))

	.dataa(\reg0|xx[8][3]~q ),
	.datab(\reg0|xx[10][3]~q ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(\mem0|q[15]~6_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~159_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~159 .lut_mask = 16'hF0CA;
defparam \reg0|r1[3]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \reg0|r1[3]~160 (
// Equation(s):
// \reg0|r1[3]~160_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[3]~159_combout  & ((\reg0|xx[11][3]~q ))) # (!\reg0|r1[3]~159_combout  & (\reg0|xx[9][3]~q )))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[3]~159_combout ))))

	.dataa(\reg0|xx[9][3]~q ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|xx[11][3]~q ),
	.datad(\reg0|r1[3]~159_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~160_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~160 .lut_mask = 16'hF388;
defparam \reg0|r1[3]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneive_lcell_comb \reg0|r1[3]~163 (
// Equation(s):
// \reg0|r1[3]~163_combout  = (\mem0|q[17]~11_combout  & (\mem0|q[18]~12_combout )) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|r1[3]~160_combout ))) # (!\mem0|q[18]~12_combout  & (\reg0|r1[3]~162_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|r1[3]~162_combout ),
	.datad(\reg0|r1[3]~160_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~163_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~163 .lut_mask = 16'hDC98;
defparam \reg0|r1[3]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \reg0|r1[3]~166 (
// Equation(s):
// \reg0|r1[3]~166_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[3]~163_combout  & (\reg0|r1[3]~165_combout )) # (!\reg0|r1[3]~163_combout  & ((\reg0|r1[3]~158_combout ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[3]~163_combout ))))

	.dataa(\reg0|r1[3]~165_combout ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|r1[3]~158_combout ),
	.datad(\reg0|r1[3]~163_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~166_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~166 .lut_mask = 16'hBBC0;
defparam \reg0|r1[3]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \reg0|r1[3]~154 (
// Equation(s):
// \reg0|r1[3]~154_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & (\reg0|xx[27][3]~q )) # (!\mem0|q[18]~12_combout  & ((\reg0|xx[19][3]~q )))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[27][3]~q ),
	.datac(\reg0|xx[19][3]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~154_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~154 .lut_mask = 16'hEE50;
defparam \reg0|r1[3]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \reg0|r1[3]~155 (
// Equation(s):
// \reg0|r1[3]~155_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[3]~154_combout  & ((\reg0|xx[31][3]~q ))) # (!\reg0|r1[3]~154_combout  & (\reg0|xx[23][3]~q )))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[3]~154_combout ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\reg0|xx[23][3]~q ),
	.datac(\reg0|xx[31][3]~q ),
	.datad(\reg0|r1[3]~154_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~155_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~155 .lut_mask = 16'hF588;
defparam \reg0|r1[3]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \reg0|r1[3]~147 (
// Equation(s):
// \reg0|r1[3]~147_combout  = (\mem0|q[17]~11_combout  & (((\mem0|q[18]~12_combout )))) # (!\mem0|q[17]~11_combout  & ((\mem0|q[18]~12_combout  & ((\reg0|xx[25][3]~q ))) # (!\mem0|q[18]~12_combout  & (\reg0|xx[17][3]~q ))))

	.dataa(\reg0|xx[17][3]~q ),
	.datab(\mem0|q[17]~11_combout ),
	.datac(\reg0|xx[25][3]~q ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~147_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~147 .lut_mask = 16'hFC22;
defparam \reg0|r1[3]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \reg0|r1[3]~148 (
// Equation(s):
// \reg0|r1[3]~148_combout  = (\mem0|q[17]~11_combout  & ((\reg0|r1[3]~147_combout  & (\reg0|xx[29][3]~q )) # (!\reg0|r1[3]~147_combout  & ((\reg0|xx[21][3]~q ))))) # (!\mem0|q[17]~11_combout  & (((\reg0|r1[3]~147_combout ))))

	.dataa(\reg0|xx[29][3]~q ),
	.datab(\reg0|xx[21][3]~q ),
	.datac(\mem0|q[17]~11_combout ),
	.datad(\reg0|r1[3]~147_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~148_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~148 .lut_mask = 16'hAFC0;
defparam \reg0|r1[3]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \reg0|r1[3]~149 (
// Equation(s):
// \reg0|r1[3]~149_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[22][3]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[18][3]~q )))))

	.dataa(\reg0|xx[22][3]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[18][3]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~149_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~149 .lut_mask = 16'hEE30;
defparam \reg0|r1[3]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \reg0|r1[3]~150 (
// Equation(s):
// \reg0|r1[3]~150_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[3]~149_combout  & ((\reg0|xx[30][3]~q ))) # (!\reg0|r1[3]~149_combout  & (\reg0|xx[26][3]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[3]~149_combout ))))

	.dataa(\mem0|q[18]~12_combout ),
	.datab(\reg0|xx[26][3]~q ),
	.datac(\reg0|xx[30][3]~q ),
	.datad(\reg0|r1[3]~149_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~150_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~150 .lut_mask = 16'hF588;
defparam \reg0|r1[3]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \reg0|r1[3]~151 (
// Equation(s):
// \reg0|r1[3]~151_combout  = (\mem0|q[18]~12_combout  & (((\mem0|q[17]~11_combout )))) # (!\mem0|q[18]~12_combout  & ((\mem0|q[17]~11_combout  & (\reg0|xx[20][3]~q )) # (!\mem0|q[17]~11_combout  & ((\reg0|xx[16][3]~q )))))

	.dataa(\reg0|xx[20][3]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[16][3]~q ),
	.datad(\mem0|q[17]~11_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~151_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~151 .lut_mask = 16'hEE30;
defparam \reg0|r1[3]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \reg0|r1[3]~152 (
// Equation(s):
// \reg0|r1[3]~152_combout  = (\mem0|q[18]~12_combout  & ((\reg0|r1[3]~151_combout  & ((\reg0|xx[28][3]~q ))) # (!\reg0|r1[3]~151_combout  & (\reg0|xx[24][3]~q )))) # (!\mem0|q[18]~12_combout  & (((\reg0|r1[3]~151_combout ))))

	.dataa(\reg0|xx[24][3]~q ),
	.datab(\mem0|q[18]~12_combout ),
	.datac(\reg0|xx[28][3]~q ),
	.datad(\reg0|r1[3]~151_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~152_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~152 .lut_mask = 16'hF388;
defparam \reg0|r1[3]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \reg0|r1[3]~153 (
// Equation(s):
// \reg0|r1[3]~153_combout  = (\mem0|q[16]~13_combout  & ((\mem0|q[15]~6_combout ) # ((\reg0|r1[3]~150_combout )))) # (!\mem0|q[16]~13_combout  & (!\mem0|q[15]~6_combout  & ((\reg0|r1[3]~152_combout ))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\reg0|r1[3]~150_combout ),
	.datad(\reg0|r1[3]~152_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~153_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~153 .lut_mask = 16'hB9A8;
defparam \reg0|r1[3]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \reg0|r1[3]~156 (
// Equation(s):
// \reg0|r1[3]~156_combout  = (\mem0|q[15]~6_combout  & ((\reg0|r1[3]~153_combout  & (\reg0|r1[3]~155_combout )) # (!\reg0|r1[3]~153_combout  & ((\reg0|r1[3]~148_combout ))))) # (!\mem0|q[15]~6_combout  & (((\reg0|r1[3]~153_combout ))))

	.dataa(\reg0|r1[3]~155_combout ),
	.datab(\reg0|r1[3]~148_combout ),
	.datac(\mem0|q[15]~6_combout ),
	.datad(\reg0|r1[3]~153_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~156_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~156 .lut_mask = 16'hAFC0;
defparam \reg0|r1[3]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \reg0|r1[3]~167 (
// Equation(s):
// \reg0|r1[3]~167_combout  = (\mem0|q[19]~14_combout  & (((\reg0|r1[3]~156_combout )))) # (!\mem0|q[19]~14_combout  & (\reg0|r1[3]~166_combout  & (\reg0|WideOr0~combout )))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\reg0|r1[3]~166_combout ),
	.datac(\reg0|WideOr0~combout ),
	.datad(\reg0|r1[3]~156_combout ),
	.cin(gnd),
	.combout(\reg0|r1[3]~167_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r1[3]~167 .lut_mask = 16'hEA40;
defparam \reg0|r1[3]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \id_reg_r1[3] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r1[3]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r1[3] .is_wysiwyg = "true";
defparam \id_reg_r1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \Add2~23 (
// Equation(s):
// \Add2~23_combout  = (state[1] & (\Add2~7_combout )) # (!state[1] & ((state[2] & (\Add2~7_combout )) # (!state[2] & ((\pcreg0|pcnter [3])))))

	.dataa(\Add2~7_combout ),
	.datab(state[1]),
	.datac(\pcreg0|pcnter [3]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~23 .lut_mask = 16'hAAB8;
defparam \Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \mem0|store_data[31]~63 (
// Equation(s):
// \mem0|store_data[31]~63_combout  = (\mem0|Equal5~0_combout  & ((id_reg_r2[7]))) # (!\mem0|Equal5~0_combout  & (id_reg_r2[15]))

	.dataa(gnd),
	.datab(id_reg_r2[15]),
	.datac(\mem0|Equal5~0_combout ),
	.datad(id_reg_r2[7]),
	.cin(gnd),
	.combout(\mem0|store_data[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[31]~63 .lut_mask = 16'hFC0C;
defparam \mem0|store_data[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \mem0|store_data[31]~64 (
// Equation(s):
// \mem0|store_data[31]~64_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & ((\mem0|store_data[31]~63_combout ))) # (!\mem0|store_byte[24]~2_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [31]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [31]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|store_byte[24]~2_combout ),
	.datad(\mem0|store_data[31]~63_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[31]~64 .lut_mask = 16'hC808;
defparam \mem0|store_data[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \mem0|store_data[31]~65 (
// Equation(s):
// \mem0|store_data[31]~65_combout  = (\mem0|store_data[31]~64_combout ) # ((!\mem0|Equal4~0_combout  & id_reg_r2[31]))

	.dataa(gnd),
	.datab(\mem0|Equal4~0_combout ),
	.datac(id_reg_r2[31]),
	.datad(\mem0|store_data[31]~64_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[31]~65 .lut_mask = 16'hFF30;
defparam \mem0|store_data[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[31]~65_combout ,\mem0|store_data[30]~62_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF30D0C0D3C37330300FF0C3C3;
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \id_imm[30]~10 (
// Equation(s):
// \id_imm[30]~10_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [30]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [30]),
	.datab(\mem0|q[20]~2_combout ),
	.datac(gnd),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_imm[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[30]~10 .lut_mask = 16'hCCAA;
defparam \id_imm[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \id_imm[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[30]~10_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[30] .is_wysiwyg = "true";
defparam \id_imm[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \ex_imm[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[30] .is_wysiwyg = "true";
defparam \ex_imm[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \mem_wire_reg_wb[30]~90 (
// Equation(s):
// \mem_wire_reg_wb[30]~90_combout  = (\mem_reg_wb[26]~1_combout  & (((\mem_reg_wb[26]~0_combout )))) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & ((\mem0|q[30]~36_combout ))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[30]))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(ex_alu_res[30]),
	.datac(\mem0|q[30]~36_combout ),
	.datad(\mem_reg_wb[26]~0_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[30]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[30]~90 .lut_mask = 16'hFA44;
defparam \mem_wire_reg_wb[30]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \mem_wire_reg_wb[30]~91 (
// Equation(s):
// \mem_wire_reg_wb[30]~91_combout  = (\mem_wire_reg_wb[30]~90_combout  & ((\Add4~60_combout ) # ((!\mem_reg_wb[26]~1_combout )))) # (!\mem_wire_reg_wb[30]~90_combout  & (((ex_pc_4[30] & \mem_reg_wb[26]~1_combout ))))

	.dataa(\Add4~60_combout ),
	.datab(\mem_wire_reg_wb[30]~90_combout ),
	.datac(ex_pc_4[30]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[30]~91 .lut_mask = 16'hB8CC;
defparam \mem_wire_reg_wb[30]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \mem_wire_reg_wb[30]~92 (
// Equation(s):
// \mem_wire_reg_wb[30]~92_combout  = (\Equal6~1_combout  & (ex_imm[30])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[30]~91_combout )))

	.dataa(ex_imm[30]),
	.datab(\Equal6~1_combout ),
	.datac(gnd),
	.datad(\mem_wire_reg_wb[30]~91_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[30]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[30]~92 .lut_mask = 16'hBB88;
defparam \mem_wire_reg_wb[30]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \mem_reg_wb[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[30] .is_wysiwyg = "true";
defparam \mem_reg_wb[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \reg0|xx~56 (
// Equation(s):
// \reg0|xx~56_combout  = (!\button_in[0]~input_o  & mem_reg_wb[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_in[0]~input_o ),
	.datad(mem_reg_wb[30]),
	.cin(gnd),
	.combout(\reg0|xx~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~56 .lut_mask = 16'h0F00;
defparam \reg0|xx~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \reg0|xx[11][30]~feeder (
// Equation(s):
// \reg0|xx[11][30]~feeder_combout  = \reg0|xx~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~56_combout ),
	.cin(gnd),
	.combout(\reg0|xx[11][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[11][30]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[11][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \reg0|xx[11][30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[11][29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[11][30] .is_wysiwyg = "true";
defparam \reg0|xx[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \reg0|r2[30]~199 (
// Equation(s):
// \reg0|r2[30]~199_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][30]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][30]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[8][30]~q ),
	.datac(\reg0|xx[9][30]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~199_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~199 .lut_mask = 16'hAAE4;
defparam \reg0|r2[30]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \reg0|r2[30]~200 (
// Equation(s):
// \reg0|r2[30]~200_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[30]~199_combout  & (\reg0|xx[11][30]~q )) # (!\reg0|r2[30]~199_combout  & ((\reg0|xx[10][30]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[30]~199_combout ))))

	.dataa(\reg0|xx[11][30]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[10][30]~q ),
	.datad(\reg0|r2[30]~199_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~200_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~200 .lut_mask = 16'hBBC0;
defparam \reg0|r2[30]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneive_lcell_comb \reg0|r2[30]~206 (
// Equation(s):
// \reg0|r2[30]~206_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][30]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][30]~q ))))

	.dataa(\reg0|xx[12][30]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][30]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~206_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~206 .lut_mask = 16'hFC22;
defparam \reg0|r2[30]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \reg0|r2[30]~207 (
// Equation(s):
// \reg0|r2[30]~207_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[30]~206_combout  & ((\reg0|xx[15][30]~q ))) # (!\reg0|r2[30]~206_combout  & (\reg0|xx[13][30]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[30]~206_combout ))))

	.dataa(\reg0|xx[13][30]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][30]~q ),
	.datad(\reg0|r2[30]~206_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~207_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~207 .lut_mask = 16'hF388;
defparam \reg0|r2[30]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N30
cycloneive_lcell_comb \reg0|r2[30]~203 (
// Equation(s):
// \reg0|r2[30]~203_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][30]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][30]~q )))

	.dataa(\reg0|xx[3][30]~q ),
	.datab(\reg0|xx[2][30]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~203_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~203 .lut_mask = 16'hAACC;
defparam \reg0|r2[30]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N10
cycloneive_lcell_comb \reg0|r2[30]~204 (
// Equation(s):
// \reg0|r2[30]~204_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[30]~203_combout )))) # (!\mem0|q[21]~9_combout  & (\mem0|q[20]~3_combout  & (\reg0|xx[1][30]~q )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[1][30]~q ),
	.datac(\reg0|r2[30]~203_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~204_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~204 .lut_mask = 16'hF088;
defparam \reg0|r2[30]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N6
cycloneive_lcell_comb \reg0|r2[30]~201 (
// Equation(s):
// \reg0|r2[30]~201_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][30]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][30]~q )))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[6][30]~q ),
	.datac(\reg0|xx[4][30]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~201_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~201 .lut_mask = 16'hEE50;
defparam \reg0|r2[30]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N24
cycloneive_lcell_comb \reg0|r2[30]~202 (
// Equation(s):
// \reg0|r2[30]~202_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[30]~201_combout  & ((\reg0|xx[7][30]~q ))) # (!\reg0|r2[30]~201_combout  & (\reg0|xx[5][30]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[30]~201_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|xx[5][30]~q ),
	.datac(\reg0|xx[7][30]~q ),
	.datad(\reg0|r2[30]~201_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~202_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~202 .lut_mask = 16'hF588;
defparam \reg0|r2[30]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N20
cycloneive_lcell_comb \reg0|r2[30]~205 (
// Equation(s):
// \reg0|r2[30]~205_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|r2[30]~202_combout ))) # (!\mem0|q[22]~8_combout  & (\reg0|r2[30]~204_combout ))))

	.dataa(\reg0|r2[30]~204_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[30]~202_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~205_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~205 .lut_mask = 16'hF2C2;
defparam \reg0|r2[30]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N2
cycloneive_lcell_comb \reg0|r2[30]~208 (
// Equation(s):
// \reg0|r2[30]~208_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[30]~205_combout  & ((\reg0|r2[30]~207_combout ))) # (!\reg0|r2[30]~205_combout  & (\reg0|r2[30]~200_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[30]~205_combout ))))

	.dataa(\reg0|r2[30]~200_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[30]~207_combout ),
	.datad(\reg0|r2[30]~205_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~208_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~208 .lut_mask = 16'hF388;
defparam \reg0|r2[30]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \reg0|r2[30]~189 (
// Equation(s):
// \reg0|r2[30]~189_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[26][30]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][30]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[18][30]~q ),
	.datac(\reg0|xx[26][30]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~189_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~189 .lut_mask = 16'hAAE4;
defparam \reg0|r2[30]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \reg0|r2[30]~190 (
// Equation(s):
// \reg0|r2[30]~190_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[30]~189_combout  & ((\reg0|xx[30][30]~q ))) # (!\reg0|r2[30]~189_combout  & (\reg0|xx[22][30]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[30]~189_combout ))))

	.dataa(\reg0|xx[22][30]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[30][30]~q ),
	.datad(\reg0|r2[30]~189_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~190_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~190 .lut_mask = 16'hF388;
defparam \reg0|r2[30]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \reg0|r2[30]~196 (
// Equation(s):
// \reg0|r2[30]~196_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[23][30]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[19][30]~q ))))

	.dataa(\reg0|xx[19][30]~q ),
	.datab(\reg0|xx[23][30]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~196_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~196 .lut_mask = 16'hFC0A;
defparam \reg0|r2[30]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \reg0|r2[30]~197 (
// Equation(s):
// \reg0|r2[30]~197_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[30]~196_combout  & ((\reg0|xx[31][30]~q ))) # (!\reg0|r2[30]~196_combout  & (\reg0|xx[27][30]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[30]~196_combout ))))

	.dataa(\reg0|xx[27][30]~q ),
	.datab(\reg0|xx[31][30]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[30]~196_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~197_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~197 .lut_mask = 16'hCFA0;
defparam \reg0|r2[30]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \reg0|r2[30]~191 (
// Equation(s):
// \reg0|r2[30]~191_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][30]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][30]~q )))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[21][30]~q ),
	.datac(\reg0|xx[17][30]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~191_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~191 .lut_mask = 16'hEE50;
defparam \reg0|r2[30]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \reg0|r2[30]~192 (
// Equation(s):
// \reg0|r2[30]~192_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[30]~191_combout  & ((\reg0|xx[29][30]~q ))) # (!\reg0|r2[30]~191_combout  & (\reg0|xx[25][30]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[30]~191_combout ))))

	.dataa(\reg0|xx[25][30]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][30]~q ),
	.datad(\reg0|r2[30]~191_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~192_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~192 .lut_mask = 16'hF388;
defparam \reg0|r2[30]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \reg0|r2[30]~193 (
// Equation(s):
// \reg0|r2[30]~193_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][30]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][30]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][30]~q ),
	.datac(\reg0|xx[16][30]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~193_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~193 .lut_mask = 16'hAAD8;
defparam \reg0|r2[30]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \reg0|r2[30]~194 (
// Equation(s):
// \reg0|r2[30]~194_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[30]~193_combout  & ((\reg0|xx[28][30]~q ))) # (!\reg0|r2[30]~193_combout  & (\reg0|xx[20][30]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[30]~193_combout ))))

	.dataa(\reg0|xx[20][30]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[28][30]~q ),
	.datad(\reg0|r2[30]~193_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~194_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~194 .lut_mask = 16'hF388;
defparam \reg0|r2[30]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \reg0|r2[30]~195 (
// Equation(s):
// \reg0|r2[30]~195_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|r2[30]~192_combout )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|r2[30]~194_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[30]~192_combout ),
	.datad(\reg0|r2[30]~194_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~195_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~195 .lut_mask = 16'hB9A8;
defparam \reg0|r2[30]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \reg0|r2[30]~198 (
// Equation(s):
// \reg0|r2[30]~198_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[30]~195_combout  & ((\reg0|r2[30]~197_combout ))) # (!\reg0|r2[30]~195_combout  & (\reg0|r2[30]~190_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[30]~195_combout ))))

	.dataa(\reg0|r2[30]~190_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[30]~197_combout ),
	.datad(\reg0|r2[30]~195_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~198_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~198 .lut_mask = 16'hF388;
defparam \reg0|r2[30]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \reg0|r2[30]~209 (
// Equation(s):
// \reg0|r2[30]~209_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[30]~198_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[30]~208_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[30]~208_combout ),
	.datad(\reg0|r2[30]~198_combout ),
	.cin(gnd),
	.combout(\reg0|r2[30]~209_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[30]~209 .lut_mask = 16'hC840;
defparam \reg0|r2[30]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \id_reg_r2[30] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[30]~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[30] .is_wysiwyg = "true";
defparam \id_reg_r2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \mem0|store_data[30]~60 (
// Equation(s):
// \mem0|store_data[30]~60_combout  = (\mem0|Equal5~0_combout  & (id_reg_r2[6])) # (!\mem0|Equal5~0_combout  & ((id_reg_r2[14])))

	.dataa(gnd),
	.datab(id_reg_r2[6]),
	.datac(\mem0|Equal5~0_combout ),
	.datad(id_reg_r2[14]),
	.cin(gnd),
	.combout(\mem0|store_data[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[30]~60 .lut_mask = 16'hCFC0;
defparam \mem0|store_data[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \mem0|store_data[30]~61 (
// Equation(s):
// \mem0|store_data[30]~61_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[24]~2_combout  & ((\mem0|store_data[30]~60_combout ))) # (!\mem0|store_byte[24]~2_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [30]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [30]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|store_byte[24]~2_combout ),
	.datad(\mem0|store_data[30]~60_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[30]~61 .lut_mask = 16'hC808;
defparam \mem0|store_data[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \mem0|store_data[30]~62 (
// Equation(s):
// \mem0|store_data[30]~62_combout  = (\mem0|store_data[30]~61_combout ) # ((id_reg_r2[30] & !\mem0|Equal4~0_combout ))

	.dataa(id_reg_r2[30]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(gnd),
	.datad(\mem0|store_data[30]~61_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[30]~62 .lut_mask = 16'hFF22;
defparam \mem0|store_data[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \id_imm[20]~0 (
// Equation(s):
// \id_imm[20]~0_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [31]))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [31]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(gnd),
	.datad(\mem0|q[20]~2_combout ),
	.cin(gnd),
	.combout(\id_imm[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[20]~0 .lut_mask = 16'hEE22;
defparam \id_imm[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \id_imm[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[20]~0_combout ),
	.asdata(\mem0|q[20]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[20] .is_wysiwyg = "true";
defparam \id_imm[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \ex_imm[20]~feeder (
// Equation(s):
// \ex_imm[20]~feeder_combout  = id_imm[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[20]),
	.cin(gnd),
	.combout(\ex_imm[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[20]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \ex_imm[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[20] .is_wysiwyg = "true";
defparam \ex_imm[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \mem_wire_reg_wb[20]~60 (
// Equation(s):
// \mem_wire_reg_wb[20]~60_combout  = (\mem_reg_wb[26]~0_combout  & (((\mem0|q[20]~3_combout ) # (\mem_reg_wb[26]~1_combout )))) # (!\mem_reg_wb[26]~0_combout  & (ex_alu_res[20] & ((!\mem_reg_wb[26]~1_combout ))))

	.dataa(ex_alu_res[20]),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\mem_reg_wb[26]~0_combout ),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[20]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[20]~60 .lut_mask = 16'hF0CA;
defparam \mem_wire_reg_wb[20]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \mem_wire_reg_wb[20]~61 (
// Equation(s):
// \mem_wire_reg_wb[20]~61_combout  = (\mem_wire_reg_wb[20]~60_combout  & ((\Add4~40_combout ) # ((!\mem_reg_wb[26]~1_combout )))) # (!\mem_wire_reg_wb[20]~60_combout  & (((ex_pc_4[20] & \mem_reg_wb[26]~1_combout ))))

	.dataa(\mem_wire_reg_wb[20]~60_combout ),
	.datab(\Add4~40_combout ),
	.datac(ex_pc_4[20]),
	.datad(\mem_reg_wb[26]~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[20]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[20]~61 .lut_mask = 16'hD8AA;
defparam \mem_wire_reg_wb[20]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \mem_wire_reg_wb[20]~62 (
// Equation(s):
// \mem_wire_reg_wb[20]~62_combout  = (\Equal6~1_combout  & (ex_imm[20])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[20]~61_combout )))

	.dataa(ex_imm[20]),
	.datab(\mem_wire_reg_wb[20]~61_combout ),
	.datac(gnd),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[20]~62 .lut_mask = 16'hAACC;
defparam \mem_wire_reg_wb[20]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \mem_reg_wb[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[20]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[20] .is_wysiwyg = "true";
defparam \mem_reg_wb[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \reg0|xx~46 (
// Equation(s):
// \reg0|xx~46_combout  = (!\button_in[0]~input_o  & mem_reg_wb[20])

	.dataa(\button_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_reg_wb[20]),
	.cin(gnd),
	.combout(\reg0|xx~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~46 .lut_mask = 16'h5500;
defparam \reg0|xx~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
cycloneive_lcell_comb \reg0|xx[7][20]~feeder (
// Equation(s):
// \reg0|xx[7][20]~feeder_combout  = \reg0|xx~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx~46_combout ),
	.cin(gnd),
	.combout(\reg0|xx[7][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx[7][20]~feeder .lut_mask = 16'hFF00;
defparam \reg0|xx[7][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N15
dffeas \reg0|xx[7][20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|xx[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][20] .is_wysiwyg = "true";
defparam \reg0|xx[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \reg0|r2[20]~409 (
// Equation(s):
// \reg0|r2[20]~409_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout ) # (\reg0|xx[6][20]~q )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][20]~q  & (!\mem0|q[20]~3_combout )))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|xx[4][20]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|xx[6][20]~q ),
	.cin(gnd),
	.combout(\reg0|r2[20]~409_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~409 .lut_mask = 16'hAEA4;
defparam \reg0|r2[20]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \reg0|r2[20]~410 (
// Equation(s):
// \reg0|r2[20]~410_combout  = (\reg0|r2[20]~409_combout  & ((\reg0|xx[7][20]~q ) # ((!\mem0|q[20]~3_combout )))) # (!\reg0|r2[20]~409_combout  & (((\mem0|q[20]~3_combout  & \reg0|xx[5][20]~q ))))

	.dataa(\reg0|xx[7][20]~q ),
	.datab(\reg0|r2[20]~409_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|xx[5][20]~q ),
	.cin(gnd),
	.combout(\reg0|r2[20]~410_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~410 .lut_mask = 16'hBC8C;
defparam \reg0|r2[20]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \reg0|r2[20]~416 (
// Equation(s):
// \reg0|r2[20]~416_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][20]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][20]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][20]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][20]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~416_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~416 .lut_mask = 16'hCCE2;
defparam \reg0|r2[20]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \reg0|r2[20]~417 (
// Equation(s):
// \reg0|r2[20]~417_combout  = (\reg0|r2[20]~416_combout  & (((\reg0|xx[15][20]~q )) # (!\mem0|q[20]~3_combout ))) # (!\reg0|r2[20]~416_combout  & (\mem0|q[20]~3_combout  & ((\reg0|xx[13][20]~q ))))

	.dataa(\reg0|r2[20]~416_combout ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[15][20]~q ),
	.datad(\reg0|xx[13][20]~q ),
	.cin(gnd),
	.combout(\reg0|r2[20]~417_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~417 .lut_mask = 16'hE6A2;
defparam \reg0|r2[20]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \reg0|r2[20]~413 (
// Equation(s):
// \reg0|r2[20]~413_combout  = (\mem0|q[20]~3_combout  & (\reg0|xx[3][20]~q )) # (!\mem0|q[20]~3_combout  & ((\reg0|xx[2][20]~q )))

	.dataa(\reg0|xx[3][20]~q ),
	.datab(\reg0|xx[2][20]~q ),
	.datac(gnd),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~413_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~413 .lut_mask = 16'hAACC;
defparam \reg0|r2[20]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \reg0|r2[20]~414 (
// Equation(s):
// \reg0|r2[20]~414_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[20]~413_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][20]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[1][20]~q ),
	.datab(\reg0|r2[20]~413_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~414_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~414 .lut_mask = 16'hCCA0;
defparam \reg0|r2[20]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \reg0|r2[20]~411 (
// Equation(s):
// \reg0|r2[20]~411_combout  = (\mem0|q[20]~3_combout  & (((\reg0|xx[9][20]~q ) # (\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][20]~q  & ((!\mem0|q[21]~9_combout ))))

	.dataa(\reg0|xx[8][20]~q ),
	.datab(\reg0|xx[9][20]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~411_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~411 .lut_mask = 16'hF0CA;
defparam \reg0|r2[20]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \reg0|r2[20]~412 (
// Equation(s):
// \reg0|r2[20]~412_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[20]~411_combout  & ((\reg0|xx[11][20]~q ))) # (!\reg0|r2[20]~411_combout  & (\reg0|xx[10][20]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[20]~411_combout ))))

	.dataa(\reg0|xx[10][20]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][20]~q ),
	.datad(\reg0|r2[20]~411_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~412_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~412 .lut_mask = 16'hF388;
defparam \reg0|r2[20]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \reg0|r2[20]~415 (
// Equation(s):
// \reg0|r2[20]~415_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout ) # (\reg0|r2[20]~412_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|r2[20]~414_combout  & (!\mem0|q[22]~8_combout )))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|r2[20]~414_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\reg0|r2[20]~412_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~415_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~415 .lut_mask = 16'hAEA4;
defparam \reg0|r2[20]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \reg0|r2[20]~418 (
// Equation(s):
// \reg0|r2[20]~418_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[20]~415_combout  & ((\reg0|r2[20]~417_combout ))) # (!\reg0|r2[20]~415_combout  & (\reg0|r2[20]~410_combout )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[20]~415_combout ))))

	.dataa(\reg0|r2[20]~410_combout ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|r2[20]~417_combout ),
	.datad(\reg0|r2[20]~415_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~418_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~418 .lut_mask = 16'hF388;
defparam \reg0|r2[20]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N30
cycloneive_lcell_comb \reg0|r2[20]~406 (
// Equation(s):
// \reg0|r2[20]~406_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[27][20]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[19][20]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[27][20]~q ),
	.datac(\reg0|xx[19][20]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~406_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~406 .lut_mask = 16'hAAD8;
defparam \reg0|r2[20]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \reg0|r2[20]~407 (
// Equation(s):
// \reg0|r2[20]~407_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[20]~406_combout  & ((\reg0|xx[31][20]~q ))) # (!\reg0|r2[20]~406_combout  & (\reg0|xx[23][20]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[20]~406_combout ))))

	.dataa(\reg0|xx[23][20]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[31][20]~q ),
	.datad(\reg0|r2[20]~406_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~407_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~407 .lut_mask = 16'hF388;
defparam \reg0|r2[20]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \reg0|r2[20]~399 (
// Equation(s):
// \reg0|r2[20]~399_combout  = (\mem0|q[22]~8_combout  & (((\reg0|xx[22][20]~q ) # (\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[18][20]~q  & ((!\mem0|q[23]~7_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[18][20]~q ),
	.datac(\reg0|xx[22][20]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~399_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~399 .lut_mask = 16'hAAE4;
defparam \reg0|r2[20]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \reg0|r2[20]~400 (
// Equation(s):
// \reg0|r2[20]~400_combout  = (\reg0|r2[20]~399_combout  & ((\reg0|xx[30][20]~q ) # ((!\mem0|q[23]~7_combout )))) # (!\reg0|r2[20]~399_combout  & (((\reg0|xx[26][20]~q  & \mem0|q[23]~7_combout ))))

	.dataa(\reg0|xx[30][20]~q ),
	.datab(\reg0|r2[20]~399_combout ),
	.datac(\reg0|xx[26][20]~q ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~400_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~400 .lut_mask = 16'hB8CC;
defparam \reg0|r2[20]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \reg0|r2[20]~403 (
// Equation(s):
// \reg0|r2[20]~403_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[20][20]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[16][20]~q )))))

	.dataa(\reg0|xx[20][20]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][20]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~403_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~403 .lut_mask = 16'hEE30;
defparam \reg0|r2[20]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \reg0|r2[20]~404 (
// Equation(s):
// \reg0|r2[20]~404_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[20]~403_combout  & ((\reg0|xx[28][20]~q ))) # (!\reg0|r2[20]~403_combout  & (\reg0|xx[24][20]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[20]~403_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[24][20]~q ),
	.datac(\reg0|xx[28][20]~q ),
	.datad(\reg0|r2[20]~403_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~404_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~404 .lut_mask = 16'hF588;
defparam \reg0|r2[20]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \reg0|r2[20]~401 (
// Equation(s):
// \reg0|r2[20]~401_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[25][20]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[17][20]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[25][20]~q ),
	.datac(\reg0|xx[17][20]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~401_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~401 .lut_mask = 16'hAAD8;
defparam \reg0|r2[20]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \reg0|r2[20]~402 (
// Equation(s):
// \reg0|r2[20]~402_combout  = (\reg0|r2[20]~401_combout  & (((\reg0|xx[29][20]~q ) # (!\mem0|q[22]~8_combout )))) # (!\reg0|r2[20]~401_combout  & (\reg0|xx[21][20]~q  & ((\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[21][20]~q ),
	.datab(\reg0|r2[20]~401_combout ),
	.datac(\reg0|xx[29][20]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~402_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~402 .lut_mask = 16'hE2CC;
defparam \reg0|r2[20]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \reg0|r2[20]~405 (
// Equation(s):
// \reg0|r2[20]~405_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout ) # (\reg0|r2[20]~402_combout )))) # (!\mem0|q[20]~3_combout  & (\reg0|r2[20]~404_combout  & (!\mem0|q[21]~9_combout )))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\reg0|r2[20]~404_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[20]~402_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~405_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~405 .lut_mask = 16'hAEA4;
defparam \reg0|r2[20]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \reg0|r2[20]~408 (
// Equation(s):
// \reg0|r2[20]~408_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[20]~405_combout  & (\reg0|r2[20]~407_combout )) # (!\reg0|r2[20]~405_combout  & ((\reg0|r2[20]~400_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[20]~405_combout ))))

	.dataa(\reg0|r2[20]~407_combout ),
	.datab(\reg0|r2[20]~400_combout ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\reg0|r2[20]~405_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~408_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~408 .lut_mask = 16'hAFC0;
defparam \reg0|r2[20]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \reg0|r2[20]~419 (
// Equation(s):
// \reg0|r2[20]~419_combout  = (\reg0|WideOr1~combout  & ((\mem0|q[24]~10_combout  & ((\reg0|r2[20]~408_combout ))) # (!\mem0|q[24]~10_combout  & (\reg0|r2[20]~418_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[20]~418_combout ),
	.datad(\reg0|r2[20]~408_combout ),
	.cin(gnd),
	.combout(\reg0|r2[20]~419_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[20]~419 .lut_mask = 16'hC840;
defparam \reg0|r2[20]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \id_reg_r2[20] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\reg0|r2[20]~419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[20] .is_wysiwyg = "true";
defparam \id_reg_r2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \mem0|store_data[20]~5 (
// Equation(s):
// \mem0|store_data[20]~5_combout  = (\mem0|Equal4~0_combout  & ((\mem0|store_byte[23]~1_combout  & (id_reg_r2[4])) # (!\mem0|store_byte[23]~1_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [20])))))

	.dataa(id_reg_r2[4]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [20]),
	.datad(\mem0|store_byte[23]~1_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[20]~5 .lut_mask = 16'h88C0;
defparam \mem0|store_data[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \mem0|store_data[20]~6 (
// Equation(s):
// \mem0|store_data[20]~6_combout  = (\mem0|store_data[20]~5_combout ) # ((id_reg_r2[20] & !\mem0|Equal4~0_combout ))

	.dataa(id_reg_r2[20]),
	.datab(gnd),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[20]~5_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[20]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[20]~6 .lut_mask = 16'hFF0A;
defparam \mem0|store_data[20]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \mem0|q[20]~3 (
// Equation(s):
// \mem0|q[20]~3_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [20]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [20]),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|q[20]~2_combout ),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mem0|q[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[20]~3 .lut_mask = 16'hC088;
defparam \mem0|q[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \reg0|WideOr1~0 (
// Equation(s):
// \reg0|WideOr1~0_combout  = (\mem0|buffer_sig_load~q  & ((\id_imm[23]~3_combout ) # ((\id_imm[22]~2_combout ) # (\id_imm[21]~1_combout ))))

	.dataa(\id_imm[23]~3_combout ),
	.datab(\id_imm[22]~2_combout ),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\id_imm[21]~1_combout ),
	.cin(gnd),
	.combout(\reg0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideOr1~0 .lut_mask = 16'hF0E0;
defparam \reg0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \reg0|WideOr1 (
// Equation(s):
// \reg0|WideOr1~combout  = (\mem0|q[20]~3_combout ) # ((\reg0|WideOr1~0_combout ) # ((\mem0|buffer_sig_load~q  & \id_imm[24]~4_combout )))

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(\id_imm[24]~4_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\reg0|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideOr1 .lut_mask = 16'hFFF8;
defparam \reg0|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \reg0|r2[7]~63 (
// Equation(s):
// \reg0|r2[7]~63_combout  = (\mem0|q[22]~8_combout  & (((\mem0|q[23]~7_combout )))) # (!\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout  & (\reg0|xx[26][7]~q )) # (!\mem0|q[23]~7_combout  & ((\reg0|xx[18][7]~q )))))

	.dataa(\reg0|xx[26][7]~q ),
	.datab(\reg0|xx[18][7]~q ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~63 .lut_mask = 16'hFA0C;
defparam \reg0|r2[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \reg0|r2[7]~64 (
// Equation(s):
// \reg0|r2[7]~64_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[7]~63_combout  & ((\reg0|xx[30][7]~q ))) # (!\reg0|r2[7]~63_combout  & (\reg0|xx[22][7]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[7]~63_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[22][7]~q ),
	.datac(\reg0|xx[30][7]~q ),
	.datad(\reg0|r2[7]~63_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~64 .lut_mask = 16'hF588;
defparam \reg0|r2[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \reg0|r2[7]~70 (
// Equation(s):
// \reg0|r2[7]~70_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[23][7]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[19][7]~q )))))

	.dataa(\reg0|xx[23][7]~q ),
	.datab(\reg0|xx[19][7]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~70 .lut_mask = 16'hFA0C;
defparam \reg0|r2[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \reg0|r2[7]~71 (
// Equation(s):
// \reg0|r2[7]~71_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[7]~70_combout  & ((\reg0|xx[31][7]~q ))) # (!\reg0|r2[7]~70_combout  & (\reg0|xx[27][7]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[7]~70_combout ))))

	.dataa(\reg0|xx[27][7]~q ),
	.datab(\reg0|xx[31][7]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\reg0|r2[7]~70_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~71 .lut_mask = 16'hCFA0;
defparam \reg0|r2[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \reg0|r2[7]~65 (
// Equation(s):
// \reg0|r2[7]~65_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[21][7]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[17][7]~q ))))

	.dataa(\reg0|xx[17][7]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[21][7]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~65 .lut_mask = 16'hFC22;
defparam \reg0|r2[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \reg0|r2[7]~66 (
// Equation(s):
// \reg0|r2[7]~66_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[7]~65_combout  & ((\reg0|xx[29][7]~q ))) # (!\reg0|r2[7]~65_combout  & (\reg0|xx[25][7]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[7]~65_combout ))))

	.dataa(\reg0|xx[25][7]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[29][7]~q ),
	.datad(\reg0|r2[7]~65_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~66 .lut_mask = 16'hF388;
defparam \reg0|r2[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \reg0|r2[7]~67 (
// Equation(s):
// \reg0|r2[7]~67_combout  = (\mem0|q[23]~7_combout  & ((\reg0|xx[24][7]~q ) # ((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|xx[16][7]~q  & !\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[24][7]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[16][7]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~67 .lut_mask = 16'hCCB8;
defparam \reg0|r2[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \reg0|r2[7]~68 (
// Equation(s):
// \reg0|r2[7]~68_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[7]~67_combout  & ((\reg0|xx[28][7]~q ))) # (!\reg0|r2[7]~67_combout  & (\reg0|xx[20][7]~q )))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[7]~67_combout ))))

	.dataa(\reg0|xx[20][7]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[28][7]~q ),
	.datad(\reg0|r2[7]~67_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~68 .lut_mask = 16'hF388;
defparam \reg0|r2[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \reg0|r2[7]~69 (
// Equation(s):
// \reg0|r2[7]~69_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|r2[7]~66_combout )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|r2[7]~68_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[7]~66_combout ),
	.datad(\reg0|r2[7]~68_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~69 .lut_mask = 16'hB9A8;
defparam \reg0|r2[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \reg0|r2[7]~72 (
// Equation(s):
// \reg0|r2[7]~72_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[7]~69_combout  & ((\reg0|r2[7]~71_combout ))) # (!\reg0|r2[7]~69_combout  & (\reg0|r2[7]~64_combout )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[7]~69_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[7]~64_combout ),
	.datac(\reg0|r2[7]~71_combout ),
	.datad(\reg0|r2[7]~69_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~72 .lut_mask = 16'hF588;
defparam \reg0|r2[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \reg0|r2[7]~73 (
// Equation(s):
// \reg0|r2[7]~73_combout  = (\mem0|q[21]~9_combout  & (((\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & ((\mem0|q[20]~3_combout  & ((\reg0|xx[9][7]~q ))) # (!\mem0|q[20]~3_combout  & (\reg0|xx[8][7]~q ))))

	.dataa(\reg0|xx[8][7]~q ),
	.datab(\reg0|xx[9][7]~q ),
	.datac(\mem0|q[21]~9_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~73 .lut_mask = 16'hFC0A;
defparam \reg0|r2[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \reg0|r2[7]~74 (
// Equation(s):
// \reg0|r2[7]~74_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[7]~73_combout  & ((\reg0|xx[11][7]~q ))) # (!\reg0|r2[7]~73_combout  & (\reg0|xx[10][7]~q )))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[7]~73_combout ))))

	.dataa(\reg0|xx[10][7]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[11][7]~q ),
	.datad(\reg0|r2[7]~73_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~74 .lut_mask = 16'hF388;
defparam \reg0|r2[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \reg0|r2[7]~80 (
// Equation(s):
// \reg0|r2[7]~80_combout  = (\mem0|q[21]~9_combout  & (((\reg0|xx[14][7]~q ) # (\mem0|q[20]~3_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][7]~q  & ((!\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[12][7]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[14][7]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~80 .lut_mask = 16'hCCE2;
defparam \reg0|r2[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \reg0|r2[7]~81 (
// Equation(s):
// \reg0|r2[7]~81_combout  = (\reg0|r2[7]~80_combout  & (((\reg0|xx[15][7]~q ) # (!\mem0|q[20]~3_combout )))) # (!\reg0|r2[7]~80_combout  & (\reg0|xx[13][7]~q  & ((\mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[13][7]~q ),
	.datab(\reg0|r2[7]~80_combout ),
	.datac(\reg0|xx[15][7]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~81 .lut_mask = 16'hE2CC;
defparam \reg0|r2[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \reg0|r2[7]~77 (
// Equation(s):
// \reg0|r2[7]~77_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[20]~18_combout  & ((\reg0|xx[3][7]~q ))) # (!\mem0|q[20]~18_combout  & (\reg0|xx[2][7]~q )))) # (!\mem0|buffer_sig_load~q  & (\reg0|xx[2][7]~q ))

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(\reg0|xx[2][7]~q ),
	.datac(\reg0|xx[3][7]~q ),
	.datad(\mem0|q[20]~18_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~77 .lut_mask = 16'hE4CC;
defparam \reg0|r2[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \reg0|r2[7]~78 (
// Equation(s):
// \reg0|r2[7]~78_combout  = (\mem0|q[21]~9_combout  & (((\reg0|r2[7]~77_combout )))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[1][7]~q  & (\mem0|q[20]~3_combout )))

	.dataa(\reg0|xx[1][7]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|r2[7]~77_combout ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~78 .lut_mask = 16'hF088;
defparam \reg0|r2[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneive_lcell_comb \reg0|r2[7]~75 (
// Equation(s):
// \reg0|r2[7]~75_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & (\reg0|xx[6][7]~q )) # (!\mem0|q[21]~9_combout  & ((\reg0|xx[4][7]~q )))))

	.dataa(\reg0|xx[6][7]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[4][7]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~75 .lut_mask = 16'hEE30;
defparam \reg0|r2[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneive_lcell_comb \reg0|r2[7]~76 (
// Equation(s):
// \reg0|r2[7]~76_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[7]~75_combout  & ((\reg0|xx[7][7]~q ))) # (!\reg0|r2[7]~75_combout  & (\reg0|xx[5][7]~q )))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[7]~75_combout ))))

	.dataa(\reg0|xx[5][7]~q ),
	.datab(\reg0|xx[7][7]~q ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\reg0|r2[7]~75_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~76 .lut_mask = 16'hCFA0;
defparam \reg0|r2[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \reg0|r2[7]~79 (
// Equation(s):
// \reg0|r2[7]~79_combout  = (\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout ) # ((\reg0|r2[7]~76_combout )))) # (!\mem0|q[22]~8_combout  & (!\mem0|q[23]~7_combout  & (\reg0|r2[7]~78_combout )))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[7]~78_combout ),
	.datad(\reg0|r2[7]~76_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~79 .lut_mask = 16'hBA98;
defparam \reg0|r2[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \reg0|r2[7]~82 (
// Equation(s):
// \reg0|r2[7]~82_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[7]~79_combout  & ((\reg0|r2[7]~81_combout ))) # (!\reg0|r2[7]~79_combout  & (\reg0|r2[7]~74_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[7]~79_combout ))))

	.dataa(\reg0|r2[7]~74_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[7]~81_combout ),
	.datad(\reg0|r2[7]~79_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~82 .lut_mask = 16'hF388;
defparam \reg0|r2[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \reg0|r2[7]~83 (
// Equation(s):
// \reg0|r2[7]~83_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[7]~72_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & ((\reg0|r2[7]~82_combout ))))

	.dataa(\reg0|WideOr1~combout ),
	.datab(\mem0|q[24]~10_combout ),
	.datac(\reg0|r2[7]~72_combout ),
	.datad(\reg0|r2[7]~82_combout ),
	.cin(gnd),
	.combout(\reg0|r2[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[7]~83 .lut_mask = 16'hE2C0;
defparam \reg0|r2[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \id_reg_r2[7] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|r2[7]~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[7] .is_wysiwyg = "true";
defparam \id_reg_r2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \mem0|store_data[7]~1 (
// Equation(s):
// \mem0|store_data[7]~1_combout  = (\mem0|store_data[3]~0_combout  & (id_reg_r2[7])) # (!\mem0|store_data[3]~0_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [7])))

	.dataa(id_reg_r2[7]),
	.datab(\mem0|store_data[3]~0_combout ),
	.datac(gnd),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\mem0|store_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[7]~1 .lut_mask = 16'hBB88;
defparam \mem0|store_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \mem0|q[20]~0 (
// Equation(s):
// \mem0|q[20]~0_combout  = (!id_inst[14] & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [15]) # ((id_inst[13]) # (!id_inst[12]))))

	.dataa(id_inst[14]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [15]),
	.datac(id_inst[13]),
	.datad(id_inst[12]),
	.cin(gnd),
	.combout(\mem0|q[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[20]~0 .lut_mask = 16'h5455;
defparam \mem0|q[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \mem0|q[20]~1 (
// Equation(s):
// \mem0|q[20]~1_combout  = (\mem0|q[20]~0_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [7]) # ((id_inst[12] & !id_inst[13]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [7]),
	.datab(id_inst[12]),
	.datac(id_inst[13]),
	.datad(\mem0|q[20]~0_combout ),
	.cin(gnd),
	.combout(\mem0|q[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[20]~1 .lut_mask = 16'hAE00;
defparam \mem0|q[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \mem0|q[20]~2 (
// Equation(s):
// \mem0|q[20]~2_combout  = (state[1] & (((\mem0|q[20]~1_combout )))) # (!state[1] & ((state[2] & ((\mem0|q[20]~1_combout ))) # (!state[2] & (\mem0|ram0|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\mem0|ram0|altsyncram_component|auto_generated|q_b [7]),
	.datab(\mem0|q[20]~1_combout ),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\mem0|q[20]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[20]~2 .lut_mask = 16'hCCCA;
defparam \mem0|q[20]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \id_imm[24]~4 (
// Equation(s):
// \id_imm[24]~4_combout  = (\mem0|Equal4~0_combout  & (\mem0|q[20]~2_combout )) # (!\mem0|Equal4~0_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [24])))

	.dataa(\mem0|q[20]~2_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_imm[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[24]~4 .lut_mask = 16'hAACC;
defparam \id_imm[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \mem0|q[24]~10 (
// Equation(s):
// \mem0|q[24]~10_combout  = (\mem0|buffer_sig_load~q  & \id_imm[24]~4_combout )

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(gnd),
	.datac(\id_imm[24]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|q[24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[24]~10 .lut_mask = 16'hA0A0;
defparam \mem0|q[24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \reg0|r2[2]~133 (
// Equation(s):
// \reg0|r2[2]~133_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & ((\reg0|xx[23][2]~q ))) # (!\mem0|q[22]~8_combout  & (\reg0|xx[19][2]~q ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[19][2]~q ),
	.datac(\reg0|xx[23][2]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~133_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~133 .lut_mask = 16'hFA44;
defparam \reg0|r2[2]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \reg0|r2[2]~134 (
// Equation(s):
// \reg0|r2[2]~134_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[2]~133_combout  & (\reg0|xx[31][2]~q )) # (!\reg0|r2[2]~133_combout  & ((\reg0|xx[27][2]~q ))))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[2]~133_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[31][2]~q ),
	.datac(\reg0|xx[27][2]~q ),
	.datad(\reg0|r2[2]~133_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~134_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~134 .lut_mask = 16'hDDA0;
defparam \reg0|r2[2]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \reg0|r2[2]~126 (
// Equation(s):
// \reg0|r2[2]~126_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[26][2]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[18][2]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[18][2]~q ),
	.datab(\reg0|xx[26][2]~q ),
	.datac(\mem0|q[23]~7_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~126_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~126 .lut_mask = 16'hF0CA;
defparam \reg0|r2[2]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \reg0|r2[2]~127 (
// Equation(s):
// \reg0|r2[2]~127_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[2]~126_combout  & (\reg0|xx[30][2]~q )) # (!\reg0|r2[2]~126_combout  & ((\reg0|xx[22][2]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[2]~126_combout ))))

	.dataa(\reg0|xx[30][2]~q ),
	.datab(\mem0|q[22]~8_combout ),
	.datac(\reg0|xx[22][2]~q ),
	.datad(\reg0|r2[2]~126_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~127 .lut_mask = 16'hBBC0;
defparam \reg0|r2[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \reg0|r2[2]~128 (
// Equation(s):
// \reg0|r2[2]~128_combout  = (\mem0|q[23]~7_combout  & (((\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & ((\mem0|q[22]~8_combout  & (\reg0|xx[21][2]~q )) # (!\mem0|q[22]~8_combout  & ((\reg0|xx[17][2]~q )))))

	.dataa(\reg0|xx[21][2]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[17][2]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~128_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~128 .lut_mask = 16'hEE30;
defparam \reg0|r2[2]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \reg0|r2[2]~129 (
// Equation(s):
// \reg0|r2[2]~129_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[2]~128_combout  & ((\reg0|xx[29][2]~q ))) # (!\reg0|r2[2]~128_combout  & (\reg0|xx[25][2]~q )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[2]~128_combout ))))

	.dataa(\mem0|q[23]~7_combout ),
	.datab(\reg0|xx[25][2]~q ),
	.datac(\reg0|xx[29][2]~q ),
	.datad(\reg0|r2[2]~128_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~129_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~129 .lut_mask = 16'hF588;
defparam \reg0|r2[2]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \reg0|r2[2]~130 (
// Equation(s):
// \reg0|r2[2]~130_combout  = (\mem0|q[23]~7_combout  & (((\reg0|xx[24][2]~q ) # (\mem0|q[22]~8_combout )))) # (!\mem0|q[23]~7_combout  & (\reg0|xx[16][2]~q  & ((!\mem0|q[22]~8_combout ))))

	.dataa(\reg0|xx[16][2]~q ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|xx[24][2]~q ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~130_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~130 .lut_mask = 16'hCCE2;
defparam \reg0|r2[2]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \reg0|r2[2]~131 (
// Equation(s):
// \reg0|r2[2]~131_combout  = (\mem0|q[22]~8_combout  & ((\reg0|r2[2]~130_combout  & (\reg0|xx[28][2]~q )) # (!\reg0|r2[2]~130_combout  & ((\reg0|xx[20][2]~q ))))) # (!\mem0|q[22]~8_combout  & (((\reg0|r2[2]~130_combout ))))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\reg0|xx[28][2]~q ),
	.datac(\reg0|xx[20][2]~q ),
	.datad(\reg0|r2[2]~130_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~131_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~131 .lut_mask = 16'hDDA0;
defparam \reg0|r2[2]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \reg0|r2[2]~132 (
// Equation(s):
// \reg0|r2[2]~132_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|r2[2]~129_combout )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|r2[2]~131_combout ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|r2[2]~129_combout ),
	.datad(\reg0|r2[2]~131_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~132_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~132 .lut_mask = 16'hB9A8;
defparam \reg0|r2[2]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneive_lcell_comb \reg0|r2[2]~135 (
// Equation(s):
// \reg0|r2[2]~135_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[2]~132_combout  & (\reg0|r2[2]~134_combout )) # (!\reg0|r2[2]~132_combout  & ((\reg0|r2[2]~127_combout ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[2]~132_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r2[2]~134_combout ),
	.datac(\reg0|r2[2]~127_combout ),
	.datad(\reg0|r2[2]~132_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~135_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~135 .lut_mask = 16'hDDA0;
defparam \reg0|r2[2]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \reg0|r2[2]~136 (
// Equation(s):
// \reg0|r2[2]~136_combout  = (\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout ) # ((\reg0|xx[9][2]~q )))) # (!\mem0|q[20]~3_combout  & (!\mem0|q[21]~9_combout  & ((\reg0|xx[8][2]~q ))))

	.dataa(\mem0|q[20]~3_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[9][2]~q ),
	.datad(\reg0|xx[8][2]~q ),
	.cin(gnd),
	.combout(\reg0|r2[2]~136_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~136 .lut_mask = 16'hB9A8;
defparam \reg0|r2[2]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \reg0|r2[2]~137 (
// Equation(s):
// \reg0|r2[2]~137_combout  = (\mem0|q[21]~9_combout  & ((\reg0|r2[2]~136_combout  & (\reg0|xx[11][2]~q )) # (!\reg0|r2[2]~136_combout  & ((\reg0|xx[10][2]~q ))))) # (!\mem0|q[21]~9_combout  & (((\reg0|r2[2]~136_combout ))))

	.dataa(\reg0|xx[11][2]~q ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[10][2]~q ),
	.datad(\reg0|r2[2]~136_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~137_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~137 .lut_mask = 16'hBBC0;
defparam \reg0|r2[2]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \reg0|r2[2]~143 (
// Equation(s):
// \reg0|r2[2]~143_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[14][2]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[12][2]~q ))))

	.dataa(\reg0|xx[12][2]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[14][2]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~143_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~143 .lut_mask = 16'hFC22;
defparam \reg0|r2[2]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \reg0|r2[2]~144 (
// Equation(s):
// \reg0|r2[2]~144_combout  = (\reg0|r2[2]~143_combout  & ((\reg0|xx[15][2]~q ) # ((!\mem0|q[20]~3_combout )))) # (!\reg0|r2[2]~143_combout  & (((\reg0|xx[13][2]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|xx[15][2]~q ),
	.datab(\reg0|xx[13][2]~q ),
	.datac(\reg0|r2[2]~143_combout ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~144_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~144 .lut_mask = 16'hACF0;
defparam \reg0|r2[2]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \reg0|r2[2]~140 (
// Equation(s):
// \reg0|r2[2]~140_combout  = (\mem0|q[20]~18_combout  & ((\mem0|buffer_sig_load~q  & (\reg0|xx[3][2]~q )) # (!\mem0|buffer_sig_load~q  & ((\reg0|xx[2][2]~q ))))) # (!\mem0|q[20]~18_combout  & (((\reg0|xx[2][2]~q ))))

	.dataa(\mem0|q[20]~18_combout ),
	.datab(\reg0|xx[3][2]~q ),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\reg0|xx[2][2]~q ),
	.cin(gnd),
	.combout(\reg0|r2[2]~140_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~140 .lut_mask = 16'hDF80;
defparam \reg0|r2[2]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneive_lcell_comb \reg0|r2[2]~141 (
// Equation(s):
// \reg0|r2[2]~141_combout  = (\mem0|q[21]~9_combout  & (\reg0|r2[2]~140_combout )) # (!\mem0|q[21]~9_combout  & (((\reg0|xx[1][2]~q  & \mem0|q[20]~3_combout ))))

	.dataa(\reg0|r2[2]~140_combout ),
	.datab(\mem0|q[21]~9_combout ),
	.datac(\reg0|xx[1][2]~q ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~141_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~141 .lut_mask = 16'hB888;
defparam \reg0|r2[2]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
cycloneive_lcell_comb \reg0|r2[2]~138 (
// Equation(s):
// \reg0|r2[2]~138_combout  = (\mem0|q[20]~3_combout  & (((\mem0|q[21]~9_combout )))) # (!\mem0|q[20]~3_combout  & ((\mem0|q[21]~9_combout  & ((\reg0|xx[6][2]~q ))) # (!\mem0|q[21]~9_combout  & (\reg0|xx[4][2]~q ))))

	.dataa(\reg0|xx[4][2]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[6][2]~q ),
	.datad(\mem0|q[21]~9_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~138_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~138 .lut_mask = 16'hFC22;
defparam \reg0|r2[2]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
cycloneive_lcell_comb \reg0|r2[2]~139 (
// Equation(s):
// \reg0|r2[2]~139_combout  = (\mem0|q[20]~3_combout  & ((\reg0|r2[2]~138_combout  & (\reg0|xx[7][2]~q )) # (!\reg0|r2[2]~138_combout  & ((\reg0|xx[5][2]~q ))))) # (!\mem0|q[20]~3_combout  & (((\reg0|r2[2]~138_combout ))))

	.dataa(\reg0|xx[7][2]~q ),
	.datab(\mem0|q[20]~3_combout ),
	.datac(\reg0|xx[5][2]~q ),
	.datad(\reg0|r2[2]~138_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~139_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~139 .lut_mask = 16'hBBC0;
defparam \reg0|r2[2]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \reg0|r2[2]~142 (
// Equation(s):
// \reg0|r2[2]~142_combout  = (\mem0|q[22]~8_combout  & ((\mem0|q[23]~7_combout ) # ((\reg0|r2[2]~139_combout )))) # (!\mem0|q[22]~8_combout  & (!\mem0|q[23]~7_combout  & (\reg0|r2[2]~141_combout )))

	.dataa(\mem0|q[22]~8_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[2]~141_combout ),
	.datad(\reg0|r2[2]~139_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~142_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~142 .lut_mask = 16'hBA98;
defparam \reg0|r2[2]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \reg0|r2[2]~145 (
// Equation(s):
// \reg0|r2[2]~145_combout  = (\mem0|q[23]~7_combout  & ((\reg0|r2[2]~142_combout  & ((\reg0|r2[2]~144_combout ))) # (!\reg0|r2[2]~142_combout  & (\reg0|r2[2]~137_combout )))) # (!\mem0|q[23]~7_combout  & (((\reg0|r2[2]~142_combout ))))

	.dataa(\reg0|r2[2]~137_combout ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r2[2]~144_combout ),
	.datad(\reg0|r2[2]~142_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~145_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~145 .lut_mask = 16'hF388;
defparam \reg0|r2[2]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneive_lcell_comb \reg0|r2[2]~146 (
// Equation(s):
// \reg0|r2[2]~146_combout  = (\mem0|q[24]~10_combout  & (((\reg0|r2[2]~135_combout )))) # (!\mem0|q[24]~10_combout  & (\reg0|WideOr1~combout  & ((\reg0|r2[2]~145_combout ))))

	.dataa(\mem0|q[24]~10_combout ),
	.datab(\reg0|WideOr1~combout ),
	.datac(\reg0|r2[2]~135_combout ),
	.datad(\reg0|r2[2]~145_combout ),
	.cin(gnd),
	.combout(\reg0|r2[2]~146_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|r2[2]~146 .lut_mask = 16'hE4A0;
defparam \reg0|r2[2]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \id_reg_r2[2]~feeder (
// Equation(s):
// \id_reg_r2[2]~feeder_combout  = \reg0|r2[2]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|r2[2]~146_combout ),
	.cin(gnd),
	.combout(\id_reg_r2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_reg_r2[2]~feeder .lut_mask = 16'hFF00;
defparam \id_reg_r2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N25
dffeas \id_reg_r2[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_reg_r2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_reg_r2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_reg_r2[2] .is_wysiwyg = "true";
defparam \id_reg_r2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \mem0|store_data[2]~29 (
// Equation(s):
// \mem0|store_data[2]~29_combout  = (\mem0|store_data[3]~0_combout  & (id_reg_r2[2])) # (!\mem0|store_data[3]~0_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [2])))

	.dataa(id_reg_r2[2]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(\mem0|store_data[3]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[2]~29 .lut_mask = 16'hAACC;
defparam \mem0|store_data[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \mem0|q[2]~22 (
// Equation(s):
// \mem0|q[2]~22_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [2])

	.dataa(gnd),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|q[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[2]~22 .lut_mask = 16'hC0C0;
defparam \mem0|q[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \id_immc|imm32[7]~8 (
// Equation(s):
// \id_immc|imm32[7]~8_combout  = (\mem0|q[2]~22_combout  & (\mem0|q[3]~23_combout  & (\id_imm[4]~20_combout  & \id_immc|Equal4~17_combout )))

	.dataa(\mem0|q[2]~22_combout ),
	.datab(\mem0|q[3]~23_combout ),
	.datac(\id_imm[4]~20_combout ),
	.datad(\id_immc|Equal4~17_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[7]~8 .lut_mask = 16'h8000;
defparam \id_immc|imm32[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \id_imm[4]~19 (
// Equation(s):
// \id_imm[4]~19_combout  = (\id_immc|Itype~1_combout ) # ((\id_immc|imm32[7]~8_combout  & !\id_immc|Equal3~0_combout ))

	.dataa(\id_immc|imm32[7]~8_combout ),
	.datab(gnd),
	.datac(\id_immc|Equal3~0_combout ),
	.datad(\id_immc|Itype~1_combout ),
	.cin(gnd),
	.combout(\id_imm[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[4]~19 .lut_mask = 16'hFF0A;
defparam \id_imm[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \id_immc|imm32[2]~15 (
// Equation(s):
// \id_immc|imm32[2]~15_combout  = (\id_imm[4]~19_combout  & ((\mem0|q[22]~8_combout ) # ((\mem0|q[9]~29_combout  & \id_immc|imm32[1]~12_combout )))) # (!\id_imm[4]~19_combout  & (\mem0|q[9]~29_combout  & ((\id_immc|imm32[1]~12_combout ))))

	.dataa(\id_imm[4]~19_combout ),
	.datab(\mem0|q[9]~29_combout ),
	.datac(\mem0|q[22]~8_combout ),
	.datad(\id_immc|imm32[1]~12_combout ),
	.cin(gnd),
	.combout(\id_immc|imm32[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|imm32[2]~15 .lut_mask = 16'hECA0;
defparam \id_immc|imm32[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \id_imm[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|imm32[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[2] .is_wysiwyg = "true";
defparam \id_imm[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \ex_imm[2]~feeder (
// Equation(s):
// \ex_imm[2]~feeder_combout  = id_imm[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(id_imm[2]),
	.cin(gnd),
	.combout(\ex_imm[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_imm[2]~feeder .lut_mask = 16'hFF00;
defparam \ex_imm[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \ex_imm[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\ex_imm[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[2] .is_wysiwyg = "true";
defparam \ex_imm[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \mem_pc_new[2]~2 (
// Equation(s):
// \mem_pc_new[2]~2_combout  = (\ex_sig_jump~q  & (\Add3~4_combout )) # (!\ex_sig_jump~q  & ((!ex_pc[2])))

	.dataa(\Add3~4_combout ),
	.datab(\ex_sig_jump~q ),
	.datac(gnd),
	.datad(ex_pc[2]),
	.cin(gnd),
	.combout(\mem_pc_new[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_pc_new[2]~2 .lut_mask = 16'h88BB;
defparam \mem_pc_new[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \mem_pc_new[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_pc_new[2]~2_combout ),
	.asdata(\Add4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_wire_pc_new~11_combout ),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_pc_new[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_pc_new[2] .is_wysiwyg = "true";
defparam \mem_pc_new[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \pcreg0|pcnter~7 (
// Equation(s):
// \pcreg0|pcnter~7_combout  = (mem_pc_new[2] & (!\button_in[0]~input_o  & \pcreg0|always0~0_combout ))

	.dataa(mem_pc_new[2]),
	.datab(\button_in[0]~input_o ),
	.datac(gnd),
	.datad(\pcreg0|always0~0_combout ),
	.cin(gnd),
	.combout(\pcreg0|pcnter~7_combout ),
	.cout());
// synopsys translate_off
defparam \pcreg0|pcnter~7 .lut_mask = 16'h2200;
defparam \pcreg0|pcnter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \pcreg0|pcnter[2] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\pcreg0|pcnter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcreg0|pcnter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg0|pcnter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg0|pcnter[2] .is_wysiwyg = "true";
defparam \pcreg0|pcnter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (state[1] & (((\Add2~5_combout )))) # (!state[1] & ((state[2] & ((\Add2~5_combout ))) # (!state[2] & (\pcreg0|pcnter [2]))))

	.dataa(\pcreg0|pcnter [2]),
	.datab(state[1]),
	.datac(\Add2~5_combout ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'hF0E2;
defparam \Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \mem0|store_data[4]~27 (
// Equation(s):
// \mem0|store_data[4]~27_combout  = (\mem0|store_data[3]~0_combout  & ((id_reg_r2[4]))) # (!\mem0|store_data[3]~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [4]))

	.dataa(gnd),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [4]),
	.datac(id_reg_r2[4]),
	.datad(\mem0|store_data[3]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[4]~27 .lut_mask = 16'hF0CC;
defparam \mem0|store_data[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[4]~27_combout ,\mem0|store_data[1]~28_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000075F55D77F77755DDD5D7775D75D77;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneive_lcell_comb \mem0|store_data[1]~28 (
// Equation(s):
// \mem0|store_data[1]~28_combout  = (\mem0|store_data[3]~0_combout  & ((id_reg_r2[1]))) # (!\mem0|store_data[3]~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [1]))

	.dataa(gnd),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [1]),
	.datac(id_reg_r2[1]),
	.datad(\mem0|store_data[3]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[1]~28 .lut_mask = 16'hF0CC;
defparam \mem0|store_data[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \mem0|q[4]~20 (
// Equation(s):
// \mem0|q[4]~20_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [4])

	.dataa(gnd),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(gnd),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\mem0|q[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[4]~20 .lut_mask = 16'hCC00;
defparam \mem0|q[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \id_immc|Equal3~0 (
// Equation(s):
// \id_immc|Equal3~0_combout  = (\mem0|q[5]~16_combout  & (!\mem0|q[4]~20_combout  & (!\mem0|q[2]~22_combout  & \id_immc|Equal1~0_combout )))

	.dataa(\mem0|q[5]~16_combout ),
	.datab(\mem0|q[4]~20_combout ),
	.datac(\mem0|q[2]~22_combout ),
	.datad(\id_immc|Equal1~0_combout ),
	.cin(gnd),
	.combout(\id_immc|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Equal3~0 .lut_mask = 16'h0200;
defparam \id_immc|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas id_sig_store(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_sig_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam id_sig_store.is_wysiwyg = "true";
defparam id_sig_store.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \mem0|readen~0 (
// Equation(s):
// \mem0|readen~0_combout  = (\mem0|Equal4~0_combout  & (\id_sig_store~q  & (!\mem0|write_stall~q  & \Equal1~2_combout )))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(\id_sig_store~q ),
	.datac(\mem0|write_stall~q ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\mem0|readen~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|readen~0 .lut_mask = 16'h0800;
defparam \mem0|readen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \mem0|write_stall (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem0|readen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|write_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|write_stall .is_wysiwyg = "true";
defparam \mem0|write_stall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \state[2]~1 (
// Equation(s):
// \state[2]~1_combout  = (\pcreg0|pcnter [6] & (\pcreg0|pcnter [7] & (\pcreg0|pcnter [4] & \pcreg0|pcnter [5])))

	.dataa(\pcreg0|pcnter [6]),
	.datab(\pcreg0|pcnter [7]),
	.datac(\pcreg0|pcnter [4]),
	.datad(\pcreg0|pcnter [5]),
	.cin(gnd),
	.combout(\state[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~1 .lut_mask = 16'h8000;
defparam \state[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \state[2]~0 (
// Equation(s):
// \state[2]~0_combout  = (\pcreg0|pcnter [0] & (\pcreg0|pcnter [3] & (\pcreg0|pcnter [1] & \pcreg0|pcnter [2])))

	.dataa(\pcreg0|pcnter [0]),
	.datab(\pcreg0|pcnter [3]),
	.datac(\pcreg0|pcnter [1]),
	.datad(\pcreg0|pcnter [2]),
	.cin(gnd),
	.combout(\state[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~0 .lut_mask = 16'h8000;
defparam \state[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \state[2]~2 (
// Equation(s):
// \state[2]~2_combout  = (\pcreg0|pcnter [9] & (\pcreg0|pcnter [8] & (\pcreg0|pcnter [11] & \pcreg0|pcnter [10])))

	.dataa(\pcreg0|pcnter [9]),
	.datab(\pcreg0|pcnter [8]),
	.datac(\pcreg0|pcnter [11]),
	.datad(\pcreg0|pcnter [10]),
	.cin(gnd),
	.combout(\state[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~2 .lut_mask = 16'h8000;
defparam \state[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \state[2]~3 (
// Equation(s):
// \state[2]~3_combout  = (\pcreg0|pcnter [13] & (\pcreg0|pcnter [14] & (\pcreg0|pcnter [15] & \pcreg0|pcnter [12])))

	.dataa(\pcreg0|pcnter [13]),
	.datab(\pcreg0|pcnter [14]),
	.datac(\pcreg0|pcnter [15]),
	.datad(\pcreg0|pcnter [12]),
	.cin(gnd),
	.combout(\state[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~3 .lut_mask = 16'h8000;
defparam \state[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \state[2]~4 (
// Equation(s):
// \state[2]~4_combout  = (\state[2]~1_combout  & (\state[2]~0_combout  & (\state[2]~2_combout  & \state[2]~3_combout )))

	.dataa(\state[2]~1_combout ),
	.datab(\state[2]~0_combout ),
	.datac(\state[2]~2_combout ),
	.datad(\state[2]~3_combout ),
	.cin(gnd),
	.combout(\state[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~4 .lut_mask = 16'h8000;
defparam \state[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \state[2]~5 (
// Equation(s):
// \state[2]~5_combout  = (\pcreg0|pcnter [16] & (\pcreg0|pcnter [17] & (\pcreg0|pcnter [19] & \pcreg0|pcnter [18])))

	.dataa(\pcreg0|pcnter [16]),
	.datab(\pcreg0|pcnter [17]),
	.datac(\pcreg0|pcnter [19]),
	.datad(\pcreg0|pcnter [18]),
	.cin(gnd),
	.combout(\state[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~5 .lut_mask = 16'h8000;
defparam \state[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \state[2]~8 (
// Equation(s):
// \state[2]~8_combout  = (\pcreg0|pcnter [29] & (\pcreg0|pcnter [30] & (\pcreg0|pcnter [31] & \pcreg0|pcnter [28])))

	.dataa(\pcreg0|pcnter [29]),
	.datab(\pcreg0|pcnter [30]),
	.datac(\pcreg0|pcnter [31]),
	.datad(\pcreg0|pcnter [28]),
	.cin(gnd),
	.combout(\state[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~8 .lut_mask = 16'h8000;
defparam \state[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \state[2]~7 (
// Equation(s):
// \state[2]~7_combout  = (\pcreg0|pcnter [24] & (\pcreg0|pcnter [25] & (\pcreg0|pcnter [27] & \pcreg0|pcnter [26])))

	.dataa(\pcreg0|pcnter [24]),
	.datab(\pcreg0|pcnter [25]),
	.datac(\pcreg0|pcnter [27]),
	.datad(\pcreg0|pcnter [26]),
	.cin(gnd),
	.combout(\state[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~7 .lut_mask = 16'h8000;
defparam \state[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \state[2]~6 (
// Equation(s):
// \state[2]~6_combout  = (\pcreg0|pcnter [22] & (\pcreg0|pcnter [21] & (\pcreg0|pcnter [20] & \pcreg0|pcnter [23])))

	.dataa(\pcreg0|pcnter [22]),
	.datab(\pcreg0|pcnter [21]),
	.datac(\pcreg0|pcnter [20]),
	.datad(\pcreg0|pcnter [23]),
	.cin(gnd),
	.combout(\state[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~6 .lut_mask = 16'h8000;
defparam \state[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \state[2]~9 (
// Equation(s):
// \state[2]~9_combout  = (\state[2]~5_combout  & (\state[2]~8_combout  & (\state[2]~7_combout  & \state[2]~6_combout )))

	.dataa(\state[2]~5_combout ),
	.datab(\state[2]~8_combout ),
	.datac(\state[2]~7_combout ),
	.datad(\state[2]~6_combout ),
	.cin(gnd),
	.combout(\state[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~9 .lut_mask = 16'h8000;
defparam \state[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \state[2]~10 (
// Equation(s):
// \state[2]~10_combout  = (\button_in[0]~input_o ) # ((!\mem0|write_stall~q  & ((!\state[2]~9_combout ) # (!\state[2]~4_combout ))))

	.dataa(\button_in[0]~input_o ),
	.datab(\mem0|write_stall~q ),
	.datac(\state[2]~4_combout ),
	.datad(\state[2]~9_combout ),
	.cin(gnd),
	.combout(\state[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \state[2]~10 .lut_mask = 16'hABBB;
defparam \state[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \state[2] (
	.clk(!\clock32[5]~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[66]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_in[0]~input_o ),
	.sload(gnd),
	.ena(\state[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (state[2] & (state[0] & state[1]))

	.dataa(state[2]),
	.datab(gnd),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'hA000;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~4_combout  = (\Mod0|auto_generated|divider|divider|op_6~4_combout  & !\Mod0|auto_generated|divider|divider|op_6~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_6~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~11_combout  = (state[1] & (state[0] & (state[2] & \Mod0|auto_generated|divider|divider|op_6~8_combout )))

	.dataa(state[1]),
	.datab(state[0]),
	.datac(state[2]),
	.datad(\Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~11 .lut_mask = 16'h8000;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_7~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[62]~11_combout  & !\Mod0|auto_generated|divider|divider|op_7~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[62]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_7~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|op_7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|op_7~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~8_combout  = \Mod0|auto_generated|divider|divider|op_7~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|op_7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|op_7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[64]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[64]~8_combout  = state[0] $ (\Mod0|auto_generated|divider|divider|op_7~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\Mod0|auto_generated|divider|divider|op_7~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~8 .lut_mask = 16'h0FF0;
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \state[0] (
	.clk(!\clock32[5]~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_in[0]~input_o ),
	.sload(gnd),
	.ena(\state[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~6_combout  = (\Mod0|auto_generated|divider|divider|op_6~8_combout  & (state[1] $ (state[0])))

	.dataa(state[1]),
	.datab(gnd),
	.datac(state[0]),
	.datad(\Mod0|auto_generated|divider|divider|op_6~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .lut_mask = 16'h5A00;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[65]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[65]~9_combout  = (\Mod0|auto_generated|divider|divider|op_7~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[60]~7_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_7~8_combout  & (((\Mod0|auto_generated|divider|divider|op_7~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_7~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[60]~7_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_7~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[65]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~9 .lut_mask = 16'hFACC;
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \state[1] (
	.clk(!\clock32[5]~clkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[65]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\button_in[0]~input_o ),
	.sload(gnd),
	.ena(\state[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \mem0|readen (
// Equation(s):
// \mem0|readen~combout  = (\mem0|readen~0_combout ) # ((\id_sig_load~q ) # ((!state[1] & !state[2])))

	.dataa(state[1]),
	.datab(\mem0|readen~0_combout ),
	.datac(\id_sig_load~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\mem0|readen~combout ),
	.cout());
// synopsys translate_off
defparam \mem0|readen .lut_mask = 16'hFCFD;
defparam \mem0|readen .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneive_lcell_comb \mem0|q[5]~16 (
// Equation(s):
// \mem0|q[5]~16_combout  = (\mem0|buffer_sig_load~q  & \mem0|ram0|altsyncram_component|auto_generated|q_b [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|buffer_sig_load~q ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\mem0|q[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[5]~16 .lut_mask = 16'hF000;
defparam \mem0|q[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \id_immc|Equal1~1 (
// Equation(s):
// \id_immc|Equal1~1_combout  = (!\mem0|q[5]~16_combout  & (!\mem0|q[2]~22_combout  & (!\mem0|q[4]~20_combout  & \id_immc|Equal1~0_combout )))

	.dataa(\mem0|q[5]~16_combout ),
	.datab(\mem0|q[2]~22_combout ),
	.datac(\mem0|q[4]~20_combout ),
	.datad(\id_immc|Equal1~0_combout ),
	.cin(gnd),
	.combout(\id_immc|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_immc|Equal1~1 .lut_mask = 16'h0100;
defparam \id_immc|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas id_sig_load(
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_immc|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_sig_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam id_sig_load.is_wysiwyg = "true";
defparam id_sig_load.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \mem_load~0 (
// Equation(s):
// \mem_load~0_combout  = (\id_sig_load~q ) # ((!state[2] & !state[1]))

	.dataa(gnd),
	.datab(\id_sig_load~q ),
	.datac(state[2]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\mem_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_load~0 .lut_mask = 16'hCCCF;
defparam \mem_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \mem0|buffer_sig_load (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_load~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|buffer_sig_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|buffer_sig_load .is_wysiwyg = "true";
defparam \mem0|buffer_sig_load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \mem0|store_data[12]~33 (
// Equation(s):
// \mem0|store_data[12]~33_combout  = (\mem0|store_byte[15]~0_combout  & (id_reg_r2[4] & ((\mem0|Equal5~0_combout )))) # (!\mem0|store_byte[15]~0_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [12]))))

	.dataa(id_reg_r2[4]),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [12]),
	.datac(\mem0|Equal5~0_combout ),
	.datad(\mem0|store_byte[15]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[12]~33 .lut_mask = 16'hA0CC;
defparam \mem0|store_data[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \mem0|store_data[12]~34 (
// Equation(s):
// \mem0|store_data[12]~34_combout  = (id_reg_r2[12] & ((\mem0|store_data[12]~2_combout ) # ((\mem0|Equal4~0_combout  & \mem0|store_data[12]~33_combout )))) # (!id_reg_r2[12] & (\mem0|Equal4~0_combout  & (\mem0|store_data[12]~33_combout )))

	.dataa(id_reg_r2[12]),
	.datab(\mem0|Equal4~0_combout ),
	.datac(\mem0|store_data[12]~33_combout ),
	.datad(\mem0|store_data[12]~2_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[12]~34 .lut_mask = 16'hEAC0;
defparam \mem0|store_data[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\mem0|writeen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|readen~combout ),
	.portbaddrstall(gnd),
	.clk0(\clock32[5]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem0|store_data[13]~32_combout ,\mem0|store_data[12]~34_combout }),
	.portaaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add2~41_combout ,\Add2~38_combout ,\Add2~35_combout ,\Add2~32_combout ,\Add2~29_combout ,\Add2~26_combout ,\Add2~19_combout ,\Add2~16_combout ,\Add2~13_combout ,\Add2~20_combout ,\Add2~23_combout ,\Add2~22_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|ram0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "memory_init.hex";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory:mem0|ram:ram0|altsyncram:altsyncram_component|altsyncram_7st1:auto_generated|ALTSYNCRAM";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 4096;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem0|ram0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FAA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A02A208CC082422222808A209288;
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \mem0|store_data[13]~31 (
// Equation(s):
// \mem0|store_data[13]~31_combout  = (\mem0|store_byte[15]~0_combout  & (\mem0|Equal5~0_combout  & ((id_reg_r2[5])))) # (!\mem0|store_byte[15]~0_combout  & (((\mem0|ram0|altsyncram_component|auto_generated|q_b [13]))))

	.dataa(\mem0|Equal5~0_combout ),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [13]),
	.datac(id_reg_r2[5]),
	.datad(\mem0|store_byte[15]~0_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[13]~31 .lut_mask = 16'hA0CC;
defparam \mem0|store_data[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \mem0|store_data[13]~32 (
// Equation(s):
// \mem0|store_data[13]~32_combout  = (id_reg_r2[13] & ((\mem0|store_data[12]~2_combout ) # ((\mem0|Equal4~0_combout  & \mem0|store_data[13]~31_combout )))) # (!id_reg_r2[13] & (((\mem0|Equal4~0_combout  & \mem0|store_data[13]~31_combout ))))

	.dataa(id_reg_r2[13]),
	.datab(\mem0|store_data[12]~2_combout ),
	.datac(\mem0|Equal4~0_combout ),
	.datad(\mem0|store_data[13]~31_combout ),
	.cin(gnd),
	.combout(\mem0|store_data[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|store_data[13]~32 .lut_mask = 16'hF888;
defparam \mem0|store_data[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \mem0|q[12]~25 (
// Equation(s):
// \mem0|q[12]~25_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [12]))) # (!\mem0|q[22]~5_combout  & (\mem0|q[15]~4_combout ))))

	.dataa(\mem0|q[22]~5_combout ),
	.datab(\mem0|buffer_sig_load~q ),
	.datac(\mem0|q[15]~4_combout ),
	.datad(\mem0|ram0|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\mem0|q[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[12]~25 .lut_mask = 16'hC840;
defparam \mem0|q[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \id_inst[12]~feeder (
// Equation(s):
// \id_inst[12]~feeder_combout  = \mem0|q[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|q[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_inst[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_inst[12]~feeder .lut_mask = 16'hF0F0;
defparam \id_inst[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \id_inst[12] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_inst[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[12] .is_wysiwyg = "true";
defparam \id_inst[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \mem0|q[22]~5 (
// Equation(s):
// \mem0|q[22]~5_combout  = (state[2] & (id_inst[13] $ ((id_inst[12])))) # (!state[2] & ((id_inst[13] $ (id_inst[12])) # (!state[1])))

	.dataa(id_inst[13]),
	.datab(id_inst[12]),
	.datac(state[2]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\mem0|q[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[22]~5 .lut_mask = 16'h666F;
defparam \mem0|q[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \mem0|q[13]~24 (
// Equation(s):
// \mem0|q[13]~24_combout  = (\mem0|buffer_sig_load~q  & ((\mem0|q[22]~5_combout  & ((\mem0|ram0|altsyncram_component|auto_generated|q_b [13]))) # (!\mem0|q[22]~5_combout  & (\mem0|q[15]~4_combout ))))

	.dataa(\mem0|q[22]~5_combout ),
	.datab(\mem0|q[15]~4_combout ),
	.datac(\mem0|ram0|altsyncram_component|auto_generated|q_b [13]),
	.datad(\mem0|buffer_sig_load~q ),
	.cin(gnd),
	.combout(\mem0|q[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[13]~24 .lut_mask = 16'hE400;
defparam \mem0|q[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \id_inst[13] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|q[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_inst[13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_inst[13] .is_wysiwyg = "true";
defparam \id_inst[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \mem0|Equal4~0 (
// Equation(s):
// \mem0|Equal4~0_combout  = (id_inst[13] & (id_inst[12] & ((state[1]) # (state[2])))) # (!id_inst[13] & (((state[1]) # (state[2]))))

	.dataa(id_inst[13]),
	.datab(id_inst[12]),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\mem0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|Equal4~0 .lut_mask = 16'hDDD0;
defparam \mem0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \mem0|writeen~0 (
// Equation(s):
// \mem0|writeen~0_combout  = (\id_sig_store~q  & (\Equal1~2_combout  & ((\mem0|write_stall~q ) # (!\mem0|Equal4~0_combout ))))

	.dataa(\mem0|Equal4~0_combout ),
	.datab(\id_sig_store~q ),
	.datac(\mem0|write_stall~q ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\mem0|writeen~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|writeen~0 .lut_mask = 16'hC400;
defparam \mem0|writeen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \id_imm[28]~8 (
// Equation(s):
// \id_imm[28]~8_combout  = (\mem0|Equal4~0_combout  & ((\mem0|q[20]~2_combout ))) # (!\mem0|Equal4~0_combout  & (\mem0|ram0|altsyncram_component|auto_generated|q_b [28]))

	.dataa(gnd),
	.datab(\mem0|ram0|altsyncram_component|auto_generated|q_b [28]),
	.datac(\mem0|q[20]~2_combout ),
	.datad(\mem0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_imm[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[28]~8 .lut_mask = 16'hF0CC;
defparam \id_imm[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \id_imm[28]~feeder (
// Equation(s):
// \id_imm[28]~feeder_combout  = \id_imm[28]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_imm[28]~8_combout ),
	.cin(gnd),
	.combout(\id_imm[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_imm[28]~feeder .lut_mask = 16'hFF00;
defparam \id_imm[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \id_imm[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\id_imm[28]~feeder_combout ),
	.asdata(\id_imm[20]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\id_immc|imm32[30]~20_combout ),
	.sload(!\id_immc|imm32[30]~21_combout ),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(id_imm[28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_imm[28] .is_wysiwyg = "true";
defparam \id_imm[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \ex_imm[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(id_imm[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ex_imm[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_imm[28] .is_wysiwyg = "true";
defparam \ex_imm[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \mem0|q[28]~34 (
// Equation(s):
// \mem0|q[28]~34_combout  = (\mem0|buffer_sig_load~q  & \id_imm[28]~8_combout )

	.dataa(\mem0|buffer_sig_load~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_imm[28]~8_combout ),
	.cin(gnd),
	.combout(\mem0|q[28]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|q[28]~34 .lut_mask = 16'hAA00;
defparam \mem0|q[28]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \mem_wire_reg_wb[28]~84 (
// Equation(s):
// \mem_wire_reg_wb[28]~84_combout  = (\mem_reg_wb[26]~1_combout  & (\mem_reg_wb[26]~0_combout )) # (!\mem_reg_wb[26]~1_combout  & ((\mem_reg_wb[26]~0_combout  & (\mem0|q[28]~34_combout )) # (!\mem_reg_wb[26]~0_combout  & ((ex_alu_res[28])))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\mem_reg_wb[26]~0_combout ),
	.datac(\mem0|q[28]~34_combout ),
	.datad(ex_alu_res[28]),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[28]~84 .lut_mask = 16'hD9C8;
defparam \mem_wire_reg_wb[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \mem_wire_reg_wb[28]~85 (
// Equation(s):
// \mem_wire_reg_wb[28]~85_combout  = (\mem_reg_wb[26]~1_combout  & ((\mem_wire_reg_wb[28]~84_combout  & (\Add4~56_combout )) # (!\mem_wire_reg_wb[28]~84_combout  & ((ex_pc_4[28]))))) # (!\mem_reg_wb[26]~1_combout  & (((\mem_wire_reg_wb[28]~84_combout ))))

	.dataa(\mem_reg_wb[26]~1_combout ),
	.datab(\Add4~56_combout ),
	.datac(ex_pc_4[28]),
	.datad(\mem_wire_reg_wb[28]~84_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[28]~85 .lut_mask = 16'hDDA0;
defparam \mem_wire_reg_wb[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \mem_wire_reg_wb[28]~86 (
// Equation(s):
// \mem_wire_reg_wb[28]~86_combout  = (\Equal6~1_combout  & (ex_imm[28])) # (!\Equal6~1_combout  & ((\mem_wire_reg_wb[28]~85_combout )))

	.dataa(ex_imm[28]),
	.datab(\mem_wire_reg_wb[28]~85_combout ),
	.datac(gnd),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\mem_wire_reg_wb[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wire_reg_wb[28]~86 .lut_mask = 16'hAACC;
defparam \mem_wire_reg_wb[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \mem_reg_wb[28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(\mem_wire_reg_wb[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_reg_wb[28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_reg_wb[28] .is_wysiwyg = "true";
defparam \mem_reg_wb[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \reg0|xx~54 (
// Equation(s):
// \reg0|xx~54_combout  = (!\button_in[0]~input_o  & mem_reg_wb[28])

	.dataa(\button_in[0]~input_o ),
	.datab(mem_reg_wb[28]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|xx~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|xx~54 .lut_mask = 16'h4444;
defparam \reg0|xx~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \reg0|xx[7][28] (
	.clk(\clock32[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg0|xx~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg0|xx[7][2]~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|xx[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|xx[7][28] .is_wysiwyg = "true";
defparam \reg0|xx[7][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N12
cycloneive_lcell_comb \reg0|WideNor8~9 (
// Equation(s):
// \reg0|WideNor8~9_combout  = (\reg0|xx[7][28]~q ) # ((\reg0|xx[7][31]~q ) # ((\reg0|xx[7][30]~q ) # (\reg0|xx[7][29]~q )))

	.dataa(\reg0|xx[7][28]~q ),
	.datab(\reg0|xx[7][31]~q ),
	.datac(\reg0|xx[7][30]~q ),
	.datad(\reg0|xx[7][29]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneive_lcell_comb \reg0|WideNor8~6 (
// Equation(s):
// \reg0|WideNor8~6_combout  = (\reg0|xx[7][21]~q ) # (\reg0|xx[7][20]~q )

	.dataa(\reg0|xx[7][21]~q ),
	.datab(gnd),
	.datac(\reg0|xx[7][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|WideNor8~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~6 .lut_mask = 16'hFAFA;
defparam \reg0|WideNor8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \reg0|WideNor8~5 (
// Equation(s):
// \reg0|WideNor8~5_combout  = (\reg0|xx[7][17]~q ) # ((\reg0|xx[7][16]~q ) # ((\reg0|xx[7][18]~q ) # (\reg0|xx[7][19]~q )))

	.dataa(\reg0|xx[7][17]~q ),
	.datab(\reg0|xx[7][16]~q ),
	.datac(\reg0|xx[7][18]~q ),
	.datad(\reg0|xx[7][19]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N28
cycloneive_lcell_comb \reg0|WideNor8~7 (
// Equation(s):
// \reg0|WideNor8~7_combout  = (\reg0|WideNor8~6_combout ) # ((\reg0|xx[7][22]~q ) # ((\reg0|WideNor8~5_combout ) # (\reg0|xx[7][23]~q )))

	.dataa(\reg0|WideNor8~6_combout ),
	.datab(\reg0|xx[7][22]~q ),
	.datac(\reg0|WideNor8~5_combout ),
	.datad(\reg0|xx[7][23]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N22
cycloneive_lcell_comb \reg0|WideNor8~8 (
// Equation(s):
// \reg0|WideNor8~8_combout  = (\reg0|xx[7][27]~q ) # ((\reg0|xx[7][25]~q ) # ((\reg0|xx[7][24]~q ) # (\reg0|xx[7][26]~q )))

	.dataa(\reg0|xx[7][27]~q ),
	.datab(\reg0|xx[7][25]~q ),
	.datac(\reg0|xx[7][24]~q ),
	.datad(\reg0|xx[7][26]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N12
cycloneive_lcell_comb \reg0|WideNor8~3 (
// Equation(s):
// \reg0|WideNor8~3_combout  = (\reg0|xx[7][12]~q ) # ((\reg0|xx[7][13]~q ) # ((\reg0|xx[7][14]~q ) # (\reg0|xx[7][15]~q )))

	.dataa(\reg0|xx[7][12]~q ),
	.datab(\reg0|xx[7][13]~q ),
	.datac(\reg0|xx[7][14]~q ),
	.datad(\reg0|xx[7][15]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N28
cycloneive_lcell_comb \reg0|WideNor8~0 (
// Equation(s):
// \reg0|WideNor8~0_combout  = (\reg0|xx[7][0]~q ) # ((\reg0|xx[7][1]~q ) # ((\reg0|xx[7][3]~q ) # (\reg0|xx[7][2]~q )))

	.dataa(\reg0|xx[7][0]~q ),
	.datab(\reg0|xx[7][1]~q ),
	.datac(\reg0|xx[7][3]~q ),
	.datad(\reg0|xx[7][2]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_lcell_comb \reg0|WideNor8~2 (
// Equation(s):
// \reg0|WideNor8~2_combout  = (\reg0|xx[7][11]~q ) # ((\reg0|xx[7][8]~q ) # ((\reg0|xx[7][9]~q ) # (\reg0|xx[7][10]~q )))

	.dataa(\reg0|xx[7][11]~q ),
	.datab(\reg0|xx[7][8]~q ),
	.datac(\reg0|xx[7][9]~q ),
	.datad(\reg0|xx[7][10]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \reg0|WideNor8~1 (
// Equation(s):
// \reg0|WideNor8~1_combout  = (\reg0|xx[7][7]~q ) # ((\reg0|xx[7][5]~q ) # ((\reg0|xx[7][6]~q ) # (\reg0|xx[7][4]~q )))

	.dataa(\reg0|xx[7][7]~q ),
	.datab(\reg0|xx[7][5]~q ),
	.datac(\reg0|xx[7][6]~q ),
	.datad(\reg0|xx[7][4]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor8~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N2
cycloneive_lcell_comb \reg0|WideNor8~4 (
// Equation(s):
// \reg0|WideNor8~4_combout  = (\reg0|WideNor8~3_combout ) # ((\reg0|WideNor8~0_combout ) # ((\reg0|WideNor8~2_combout ) # (\reg0|WideNor8~1_combout )))

	.dataa(\reg0|WideNor8~3_combout ),
	.datab(\reg0|WideNor8~0_combout ),
	.datac(\reg0|WideNor8~2_combout ),
	.datad(\reg0|WideNor8~1_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor8~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N6
cycloneive_lcell_comb \reg0|WideNor8 (
// Equation(s):
// \reg0|WideNor8~combout  = (\reg0|WideNor8~9_combout ) # ((\reg0|WideNor8~7_combout ) # ((\reg0|WideNor8~8_combout ) # (\reg0|WideNor8~4_combout )))

	.dataa(\reg0|WideNor8~9_combout ),
	.datab(\reg0|WideNor8~7_combout ),
	.datac(\reg0|WideNor8~8_combout ),
	.datad(\reg0|WideNor8~4_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor8~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N20
cycloneive_lcell_comb \reg0|WideNor7~8 (
// Equation(s):
// \reg0|WideNor7~8_combout  = (\reg0|xx[6][24]~q ) # ((\reg0|xx[6][27]~q ) # ((\reg0|xx[6][26]~q ) # (\reg0|xx[6][25]~q )))

	.dataa(\reg0|xx[6][24]~q ),
	.datab(\reg0|xx[6][27]~q ),
	.datac(\reg0|xx[6][26]~q ),
	.datad(\reg0|xx[6][25]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N0
cycloneive_lcell_comb \reg0|WideNor7~9 (
// Equation(s):
// \reg0|WideNor7~9_combout  = (\reg0|xx[6][28]~q ) # ((\reg0|xx[6][29]~q ) # ((\reg0|xx[6][31]~q ) # (\reg0|xx[6][30]~q )))

	.dataa(\reg0|xx[6][28]~q ),
	.datab(\reg0|xx[6][29]~q ),
	.datac(\reg0|xx[6][31]~q ),
	.datad(\reg0|xx[6][30]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
cycloneive_lcell_comb \reg0|WideNor7~0 (
// Equation(s):
// \reg0|WideNor7~0_combout  = (\reg0|xx[6][1]~q ) # ((\reg0|xx[6][2]~q ) # ((\reg0|xx[6][0]~q ) # (\reg0|xx[6][3]~q )))

	.dataa(\reg0|xx[6][1]~q ),
	.datab(\reg0|xx[6][2]~q ),
	.datac(\reg0|xx[6][0]~q ),
	.datad(\reg0|xx[6][3]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N14
cycloneive_lcell_comb \reg0|WideNor7~2 (
// Equation(s):
// \reg0|WideNor7~2_combout  = (\reg0|xx[6][8]~q ) # ((\reg0|xx[6][11]~q ) # ((\reg0|xx[6][10]~q ) # (\reg0|xx[6][9]~q )))

	.dataa(\reg0|xx[6][8]~q ),
	.datab(\reg0|xx[6][11]~q ),
	.datac(\reg0|xx[6][10]~q ),
	.datad(\reg0|xx[6][9]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \reg0|WideNor7~1 (
// Equation(s):
// \reg0|WideNor7~1_combout  = (\reg0|xx[6][7]~q ) # ((\reg0|xx[6][5]~q ) # ((\reg0|xx[6][4]~q ) # (\reg0|xx[6][6]~q )))

	.dataa(\reg0|xx[6][7]~q ),
	.datab(\reg0|xx[6][5]~q ),
	.datac(\reg0|xx[6][4]~q ),
	.datad(\reg0|xx[6][6]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N8
cycloneive_lcell_comb \reg0|WideNor7~3 (
// Equation(s):
// \reg0|WideNor7~3_combout  = (\reg0|xx[6][12]~q ) # ((\reg0|xx[6][13]~q ) # ((\reg0|xx[6][15]~q ) # (\reg0|xx[6][14]~q )))

	.dataa(\reg0|xx[6][12]~q ),
	.datab(\reg0|xx[6][13]~q ),
	.datac(\reg0|xx[6][15]~q ),
	.datad(\reg0|xx[6][14]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N26
cycloneive_lcell_comb \reg0|WideNor7~4 (
// Equation(s):
// \reg0|WideNor7~4_combout  = (\reg0|WideNor7~0_combout ) # ((\reg0|WideNor7~2_combout ) # ((\reg0|WideNor7~1_combout ) # (\reg0|WideNor7~3_combout )))

	.dataa(\reg0|WideNor7~0_combout ),
	.datab(\reg0|WideNor7~2_combout ),
	.datac(\reg0|WideNor7~1_combout ),
	.datad(\reg0|WideNor7~3_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor7~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \reg0|WideNor7~5 (
// Equation(s):
// \reg0|WideNor7~5_combout  = (\reg0|xx[6][17]~q ) # ((\reg0|xx[6][16]~q ) # ((\reg0|xx[6][18]~q ) # (\reg0|xx[6][19]~q )))

	.dataa(\reg0|xx[6][17]~q ),
	.datab(\reg0|xx[6][16]~q ),
	.datac(\reg0|xx[6][18]~q ),
	.datad(\reg0|xx[6][19]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneive_lcell_comb \reg0|WideNor7~6 (
// Equation(s):
// \reg0|WideNor7~6_combout  = (\reg0|xx[6][21]~q ) # (\reg0|xx[6][20]~q )

	.dataa(gnd),
	.datab(\reg0|xx[6][21]~q ),
	.datac(gnd),
	.datad(\reg0|xx[6][20]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor7~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~6 .lut_mask = 16'hFFCC;
defparam \reg0|WideNor7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneive_lcell_comb \reg0|WideNor7~7 (
// Equation(s):
// \reg0|WideNor7~7_combout  = (\reg0|xx[6][22]~q ) # ((\reg0|xx[6][23]~q ) # ((\reg0|WideNor7~5_combout ) # (\reg0|WideNor7~6_combout )))

	.dataa(\reg0|xx[6][22]~q ),
	.datab(\reg0|xx[6][23]~q ),
	.datac(\reg0|WideNor7~5_combout ),
	.datad(\reg0|WideNor7~6_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor7~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7~7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N18
cycloneive_lcell_comb \reg0|WideNor7 (
// Equation(s):
// \reg0|WideNor7~combout  = (\reg0|WideNor7~8_combout ) # ((\reg0|WideNor7~9_combout ) # ((\reg0|WideNor7~4_combout ) # (\reg0|WideNor7~7_combout )))

	.dataa(\reg0|WideNor7~8_combout ),
	.datab(\reg0|WideNor7~9_combout ),
	.datac(\reg0|WideNor7~4_combout ),
	.datad(\reg0|WideNor7~7_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor7~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneive_lcell_comb \reg0|WideNor6~5 (
// Equation(s):
// \reg0|WideNor6~5_combout  = (\reg0|xx[5][16]~q ) # ((\reg0|xx[5][18]~q ) # ((\reg0|xx[5][19]~q ) # (\reg0|xx[5][17]~q )))

	.dataa(\reg0|xx[5][16]~q ),
	.datab(\reg0|xx[5][18]~q ),
	.datac(\reg0|xx[5][19]~q ),
	.datad(\reg0|xx[5][17]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \reg0|WideNor6~6 (
// Equation(s):
// \reg0|WideNor6~6_combout  = (\reg0|xx[5][22]~q ) # ((\reg0|xx[5][23]~q ) # ((\reg0|xx[5][21]~q ) # (\reg0|xx[5][20]~q )))

	.dataa(\reg0|xx[5][22]~q ),
	.datab(\reg0|xx[5][23]~q ),
	.datac(\reg0|xx[5][21]~q ),
	.datad(\reg0|xx[5][20]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~6 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N16
cycloneive_lcell_comb \reg0|WideNor6~7 (
// Equation(s):
// \reg0|WideNor6~7_combout  = (\reg0|WideNor6~5_combout ) # (\reg0|WideNor6~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|WideNor6~5_combout ),
	.datad(\reg0|WideNor6~6_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor6~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~7 .lut_mask = 16'hFFF0;
defparam \reg0|WideNor6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N22
cycloneive_lcell_comb \reg0|WideNor6~3 (
// Equation(s):
// \reg0|WideNor6~3_combout  = (\reg0|xx[5][12]~q ) # ((\reg0|xx[5][15]~q ) # ((\reg0|xx[5][14]~q ) # (\reg0|xx[5][13]~q )))

	.dataa(\reg0|xx[5][12]~q ),
	.datab(\reg0|xx[5][15]~q ),
	.datac(\reg0|xx[5][14]~q ),
	.datad(\reg0|xx[5][13]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
cycloneive_lcell_comb \reg0|WideNor6~0 (
// Equation(s):
// \reg0|WideNor6~0_combout  = (\reg0|xx[5][3]~q ) # ((\reg0|xx[5][0]~q ) # ((\reg0|xx[5][2]~q ) # (\reg0|xx[5][1]~q )))

	.dataa(\reg0|xx[5][3]~q ),
	.datab(\reg0|xx[5][0]~q ),
	.datac(\reg0|xx[5][2]~q ),
	.datad(\reg0|xx[5][1]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneive_lcell_comb \reg0|WideNor6~2 (
// Equation(s):
// \reg0|WideNor6~2_combout  = (\reg0|xx[5][11]~q ) # ((\reg0|xx[5][8]~q ) # ((\reg0|xx[5][9]~q ) # (\reg0|xx[5][10]~q )))

	.dataa(\reg0|xx[5][11]~q ),
	.datab(\reg0|xx[5][8]~q ),
	.datac(\reg0|xx[5][9]~q ),
	.datad(\reg0|xx[5][10]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \reg0|WideNor6~1 (
// Equation(s):
// \reg0|WideNor6~1_combout  = (\reg0|xx[5][4]~q ) # ((\reg0|xx[5][7]~q ) # ((\reg0|xx[5][5]~q ) # (\reg0|xx[5][6]~q )))

	.dataa(\reg0|xx[5][4]~q ),
	.datab(\reg0|xx[5][7]~q ),
	.datac(\reg0|xx[5][5]~q ),
	.datad(\reg0|xx[5][6]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N4
cycloneive_lcell_comb \reg0|WideNor6~4 (
// Equation(s):
// \reg0|WideNor6~4_combout  = (\reg0|WideNor6~3_combout ) # ((\reg0|WideNor6~0_combout ) # ((\reg0|WideNor6~2_combout ) # (\reg0|WideNor6~1_combout )))

	.dataa(\reg0|WideNor6~3_combout ),
	.datab(\reg0|WideNor6~0_combout ),
	.datac(\reg0|WideNor6~2_combout ),
	.datad(\reg0|WideNor6~1_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor6~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N30
cycloneive_lcell_comb \reg0|WideNor6~9 (
// Equation(s):
// \reg0|WideNor6~9_combout  = (\reg0|xx[5][30]~q ) # ((\reg0|xx[5][28]~q ) # ((\reg0|xx[5][31]~q ) # (\reg0|xx[5][29]~q )))

	.dataa(\reg0|xx[5][30]~q ),
	.datab(\reg0|xx[5][28]~q ),
	.datac(\reg0|xx[5][31]~q ),
	.datad(\reg0|xx[5][29]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
cycloneive_lcell_comb \reg0|WideNor6~8 (
// Equation(s):
// \reg0|WideNor6~8_combout  = (\reg0|xx[5][27]~q ) # ((\reg0|xx[5][26]~q ) # ((\reg0|xx[5][24]~q ) # (\reg0|xx[5][25]~q )))

	.dataa(\reg0|xx[5][27]~q ),
	.datab(\reg0|xx[5][26]~q ),
	.datac(\reg0|xx[5][24]~q ),
	.datad(\reg0|xx[5][25]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor6~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N20
cycloneive_lcell_comb \reg0|WideNor6 (
// Equation(s):
// \reg0|WideNor6~combout  = (\reg0|WideNor6~7_combout ) # ((\reg0|WideNor6~4_combout ) # ((\reg0|WideNor6~9_combout ) # (\reg0|WideNor6~8_combout )))

	.dataa(\reg0|WideNor6~7_combout ),
	.datab(\reg0|WideNor6~4_combout ),
	.datac(\reg0|WideNor6~9_combout ),
	.datad(\reg0|WideNor6~8_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor6~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor6 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N22
cycloneive_lcell_comb \reg0|WideNor5~6 (
// Equation(s):
// \reg0|WideNor5~6_combout  = (\reg0|xx[4][21]~q ) # ((\reg0|xx[4][20]~q ) # ((\reg0|xx[4][22]~q ) # (\reg0|xx[4][23]~q )))

	.dataa(\reg0|xx[4][21]~q ),
	.datab(\reg0|xx[4][20]~q ),
	.datac(\reg0|xx[4][22]~q ),
	.datad(\reg0|xx[4][23]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~6 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \reg0|WideNor5~5 (
// Equation(s):
// \reg0|WideNor5~5_combout  = (\reg0|xx[4][18]~q ) # ((\reg0|xx[4][16]~q ) # ((\reg0|xx[4][17]~q ) # (\reg0|xx[4][19]~q )))

	.dataa(\reg0|xx[4][18]~q ),
	.datab(\reg0|xx[4][16]~q ),
	.datac(\reg0|xx[4][17]~q ),
	.datad(\reg0|xx[4][19]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
cycloneive_lcell_comb \reg0|WideNor5~7 (
// Equation(s):
// \reg0|WideNor5~7_combout  = (\reg0|xx[4][24]~q ) # (\reg0|xx[4][25]~q )

	.dataa(\reg0|xx[4][24]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx[4][25]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~7 .lut_mask = 16'hFFAA;
defparam \reg0|WideNor5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N16
cycloneive_lcell_comb \reg0|WideNor5~8 (
// Equation(s):
// \reg0|WideNor5~8_combout  = (\reg0|xx[4][30]~q ) # ((\reg0|xx[4][31]~q ) # ((\reg0|xx[4][29]~q ) # (\reg0|xx[4][28]~q )))

	.dataa(\reg0|xx[4][30]~q ),
	.datab(\reg0|xx[4][31]~q ),
	.datac(\reg0|xx[4][29]~q ),
	.datad(\reg0|xx[4][28]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N0
cycloneive_lcell_comb \reg0|WideNor5~9 (
// Equation(s):
// \reg0|WideNor5~9_combout  = (\reg0|WideNor5~7_combout ) # ((\reg0|xx[4][26]~q ) # ((\reg0|WideNor5~8_combout ) # (\reg0|xx[4][27]~q )))

	.dataa(\reg0|WideNor5~7_combout ),
	.datab(\reg0|xx[4][26]~q ),
	.datac(\reg0|WideNor5~8_combout ),
	.datad(\reg0|xx[4][27]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
cycloneive_lcell_comb \reg0|WideNor5~0 (
// Equation(s):
// \reg0|WideNor5~0_combout  = (\reg0|xx[4][3]~q ) # ((\reg0|xx[4][2]~q ) # ((\reg0|xx[4][1]~q ) # (\reg0|xx[4][0]~q )))

	.dataa(\reg0|xx[4][3]~q ),
	.datab(\reg0|xx[4][2]~q ),
	.datac(\reg0|xx[4][1]~q ),
	.datad(\reg0|xx[4][0]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneive_lcell_comb \reg0|WideNor5~2 (
// Equation(s):
// \reg0|WideNor5~2_combout  = (\reg0|xx[4][8]~q ) # ((\reg0|xx[4][11]~q ) # ((\reg0|xx[4][10]~q ) # (\reg0|xx[4][9]~q )))

	.dataa(\reg0|xx[4][8]~q ),
	.datab(\reg0|xx[4][11]~q ),
	.datac(\reg0|xx[4][10]~q ),
	.datad(\reg0|xx[4][9]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N4
cycloneive_lcell_comb \reg0|WideNor5~3 (
// Equation(s):
// \reg0|WideNor5~3_combout  = (\reg0|xx[4][14]~q ) # ((\reg0|xx[4][12]~q ) # ((\reg0|xx[4][13]~q ) # (\reg0|xx[4][15]~q )))

	.dataa(\reg0|xx[4][14]~q ),
	.datab(\reg0|xx[4][12]~q ),
	.datac(\reg0|xx[4][13]~q ),
	.datad(\reg0|xx[4][15]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \reg0|WideNor5~1 (
// Equation(s):
// \reg0|WideNor5~1_combout  = (\reg0|xx[4][5]~q ) # ((\reg0|xx[4][7]~q ) # ((\reg0|xx[4][6]~q ) # (\reg0|xx[4][4]~q )))

	.dataa(\reg0|xx[4][5]~q ),
	.datab(\reg0|xx[4][7]~q ),
	.datac(\reg0|xx[4][6]~q ),
	.datad(\reg0|xx[4][4]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor5~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N30
cycloneive_lcell_comb \reg0|WideNor5~4 (
// Equation(s):
// \reg0|WideNor5~4_combout  = (\reg0|WideNor5~0_combout ) # ((\reg0|WideNor5~2_combout ) # ((\reg0|WideNor5~3_combout ) # (\reg0|WideNor5~1_combout )))

	.dataa(\reg0|WideNor5~0_combout ),
	.datab(\reg0|WideNor5~2_combout ),
	.datac(\reg0|WideNor5~3_combout ),
	.datad(\reg0|WideNor5~1_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor5~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \reg0|WideNor5 (
// Equation(s):
// \reg0|WideNor5~combout  = (\reg0|WideNor5~6_combout ) # ((\reg0|WideNor5~5_combout ) # ((\reg0|WideNor5~9_combout ) # (\reg0|WideNor5~4_combout )))

	.dataa(\reg0|WideNor5~6_combout ),
	.datab(\reg0|WideNor5~5_combout ),
	.datac(\reg0|WideNor5~9_combout ),
	.datad(\reg0|WideNor5~4_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor5~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneive_lcell_comb \reg0|WideNor4~9 (
// Equation(s):
// \reg0|WideNor4~9_combout  = (\reg0|xx[3][29]~q ) # ((\reg0|xx[3][31]~q ) # ((\reg0|xx[3][28]~q ) # (\reg0|xx[3][30]~q )))

	.dataa(\reg0|xx[3][29]~q ),
	.datab(\reg0|xx[3][31]~q ),
	.datac(\reg0|xx[3][28]~q ),
	.datad(\reg0|xx[3][30]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
cycloneive_lcell_comb \reg0|WideNor4~3 (
// Equation(s):
// \reg0|WideNor4~3_combout  = (\reg0|xx[3][15]~q ) # ((\reg0|xx[3][12]~q ) # ((\reg0|xx[3][13]~q ) # (\reg0|xx[3][14]~q )))

	.dataa(\reg0|xx[3][15]~q ),
	.datab(\reg0|xx[3][12]~q ),
	.datac(\reg0|xx[3][13]~q ),
	.datad(\reg0|xx[3][14]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \reg0|WideNor4~0 (
// Equation(s):
// \reg0|WideNor4~0_combout  = (\reg0|xx[3][0]~q ) # ((\reg0|xx[3][3]~q ) # ((\reg0|xx[3][1]~q ) # (\reg0|xx[3][2]~q )))

	.dataa(\reg0|xx[3][0]~q ),
	.datab(\reg0|xx[3][3]~q ),
	.datac(\reg0|xx[3][1]~q ),
	.datad(\reg0|xx[3][2]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N28
cycloneive_lcell_comb \reg0|WideNor4~2 (
// Equation(s):
// \reg0|WideNor4~2_combout  = (\reg0|xx[3][11]~q ) # ((\reg0|xx[3][10]~q ) # ((\reg0|xx[3][8]~q ) # (\reg0|xx[3][9]~q )))

	.dataa(\reg0|xx[3][11]~q ),
	.datab(\reg0|xx[3][10]~q ),
	.datac(\reg0|xx[3][8]~q ),
	.datad(\reg0|xx[3][9]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \reg0|WideNor4~1 (
// Equation(s):
// \reg0|WideNor4~1_combout  = (\reg0|xx[3][6]~q ) # ((\reg0|xx[3][7]~q ) # ((\reg0|xx[3][4]~q ) # (\reg0|xx[3][5]~q )))

	.dataa(\reg0|xx[3][6]~q ),
	.datab(\reg0|xx[3][7]~q ),
	.datac(\reg0|xx[3][4]~q ),
	.datad(\reg0|xx[3][5]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_lcell_comb \reg0|WideNor4~4 (
// Equation(s):
// \reg0|WideNor4~4_combout  = (\reg0|WideNor4~3_combout ) # ((\reg0|WideNor4~0_combout ) # ((\reg0|WideNor4~2_combout ) # (\reg0|WideNor4~1_combout )))

	.dataa(\reg0|WideNor4~3_combout ),
	.datab(\reg0|WideNor4~0_combout ),
	.datac(\reg0|WideNor4~2_combout ),
	.datad(\reg0|WideNor4~1_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor4~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneive_lcell_comb \reg0|WideNor4~6 (
// Equation(s):
// \reg0|WideNor4~6_combout  = (\reg0|xx[3][20]~q ) # (\reg0|xx[3][21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|xx[3][20]~q ),
	.datad(\reg0|xx[3][21]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~6 .lut_mask = 16'hFFF0;
defparam \reg0|WideNor4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \reg0|WideNor4~5 (
// Equation(s):
// \reg0|WideNor4~5_combout  = (\reg0|xx[3][17]~q ) # ((\reg0|xx[3][16]~q ) # ((\reg0|xx[3][18]~q ) # (\reg0|xx[3][19]~q )))

	.dataa(\reg0|xx[3][17]~q ),
	.datab(\reg0|xx[3][16]~q ),
	.datac(\reg0|xx[3][18]~q ),
	.datad(\reg0|xx[3][19]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \reg0|WideNor4~7 (
// Equation(s):
// \reg0|WideNor4~7_combout  = (\reg0|WideNor4~6_combout ) # ((\reg0|xx[3][23]~q ) # ((\reg0|xx[3][22]~q ) # (\reg0|WideNor4~5_combout )))

	.dataa(\reg0|WideNor4~6_combout ),
	.datab(\reg0|xx[3][23]~q ),
	.datac(\reg0|xx[3][22]~q ),
	.datad(\reg0|WideNor4~5_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor4~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cycloneive_lcell_comb \reg0|WideNor4~8 (
// Equation(s):
// \reg0|WideNor4~8_combout  = (\reg0|xx[3][24]~q ) # ((\reg0|xx[3][26]~q ) # ((\reg0|xx[3][27]~q ) # (\reg0|xx[3][25]~q )))

	.dataa(\reg0|xx[3][24]~q ),
	.datab(\reg0|xx[3][26]~q ),
	.datac(\reg0|xx[3][27]~q ),
	.datad(\reg0|xx[3][25]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor4~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N16
cycloneive_lcell_comb \reg0|WideNor4 (
// Equation(s):
// \reg0|WideNor4~combout  = (\reg0|WideNor4~9_combout ) # ((\reg0|WideNor4~4_combout ) # ((\reg0|WideNor4~7_combout ) # (\reg0|WideNor4~8_combout )))

	.dataa(\reg0|WideNor4~9_combout ),
	.datab(\reg0|WideNor4~4_combout ),
	.datac(\reg0|WideNor4~7_combout ),
	.datad(\reg0|WideNor4~8_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor4~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneive_lcell_comb \reg0|WideNor3~5 (
// Equation(s):
// \reg0|WideNor3~5_combout  = (\reg0|xx[15][19]~q ) # ((\reg0|xx[15][18]~q ) # ((\reg0|xx[15][16]~q ) # (\reg0|xx[15][17]~q )))

	.dataa(\reg0|xx[15][19]~q ),
	.datab(\reg0|xx[15][18]~q ),
	.datac(\reg0|xx[15][16]~q ),
	.datad(\reg0|xx[15][17]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \reg0|WideNor3~6 (
// Equation(s):
// \reg0|WideNor3~6_combout  = (\reg0|xx[15][23]~q ) # ((\reg0|xx[15][20]~q ) # ((\reg0|xx[15][22]~q ) # (\reg0|xx[15][21]~q )))

	.dataa(\reg0|xx[15][23]~q ),
	.datab(\reg0|xx[15][20]~q ),
	.datac(\reg0|xx[15][22]~q ),
	.datad(\reg0|xx[15][21]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~6 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \reg0|WideNor3~3 (
// Equation(s):
// \reg0|WideNor3~3_combout  = (\reg0|xx[15][14]~q ) # ((\reg0|xx[15][13]~q ) # ((\reg0|xx[15][15]~q ) # (\reg0|xx[15][12]~q )))

	.dataa(\reg0|xx[15][14]~q ),
	.datab(\reg0|xx[15][13]~q ),
	.datac(\reg0|xx[15][15]~q ),
	.datad(\reg0|xx[15][12]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \reg0|WideNor3~1 (
// Equation(s):
// \reg0|WideNor3~1_combout  = (\reg0|xx[15][6]~q ) # ((\reg0|xx[15][7]~q ) # ((\reg0|xx[15][4]~q ) # (\reg0|xx[15][5]~q )))

	.dataa(\reg0|xx[15][6]~q ),
	.datab(\reg0|xx[15][7]~q ),
	.datac(\reg0|xx[15][4]~q ),
	.datad(\reg0|xx[15][5]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N14
cycloneive_lcell_comb \reg0|WideNor3~2 (
// Equation(s):
// \reg0|WideNor3~2_combout  = (\reg0|xx[15][10]~q ) # ((\reg0|xx[15][8]~q ) # ((\reg0|xx[15][11]~q ) # (\reg0|xx[15][9]~q )))

	.dataa(\reg0|xx[15][10]~q ),
	.datab(\reg0|xx[15][8]~q ),
	.datac(\reg0|xx[15][11]~q ),
	.datad(\reg0|xx[15][9]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
cycloneive_lcell_comb \reg0|WideNor3~0 (
// Equation(s):
// \reg0|WideNor3~0_combout  = (\reg0|xx[15][3]~q ) # ((\reg0|xx[15][1]~q ) # ((\reg0|xx[15][0]~q ) # (\reg0|xx[15][2]~q )))

	.dataa(\reg0|xx[15][3]~q ),
	.datab(\reg0|xx[15][1]~q ),
	.datac(\reg0|xx[15][0]~q ),
	.datad(\reg0|xx[15][2]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \reg0|WideNor3~4 (
// Equation(s):
// \reg0|WideNor3~4_combout  = (\reg0|WideNor3~3_combout ) # ((\reg0|WideNor3~1_combout ) # ((\reg0|WideNor3~2_combout ) # (\reg0|WideNor3~0_combout )))

	.dataa(\reg0|WideNor3~3_combout ),
	.datab(\reg0|WideNor3~1_combout ),
	.datac(\reg0|WideNor3~2_combout ),
	.datad(\reg0|WideNor3~0_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor3~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \reg0|WideNor3~7 (
// Equation(s):
// \reg0|WideNor3~7_combout  = (\reg0|xx[15][27]~q ) # ((\reg0|xx[15][25]~q ) # ((\reg0|xx[15][26]~q ) # (\reg0|xx[15][24]~q )))

	.dataa(\reg0|xx[15][27]~q ),
	.datab(\reg0|xx[15][25]~q ),
	.datac(\reg0|xx[15][26]~q ),
	.datad(\reg0|xx[15][24]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \reg0|WideNor3~8 (
// Equation(s):
// \reg0|WideNor3~8_combout  = (\reg0|xx[15][28]~q ) # ((\reg0|xx[15][31]~q ) # ((\reg0|xx[15][29]~q ) # (\reg0|xx[15][30]~q )))

	.dataa(\reg0|xx[15][28]~q ),
	.datab(\reg0|xx[15][31]~q ),
	.datac(\reg0|xx[15][29]~q ),
	.datad(\reg0|xx[15][30]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor3~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \reg0|WideNor3~9 (
// Equation(s):
// \reg0|WideNor3~9_combout  = (\reg0|WideNor3~7_combout ) # (\reg0|WideNor3~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg0|WideNor3~7_combout ),
	.datad(\reg0|WideNor3~8_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor3~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3~9 .lut_mask = 16'hFFF0;
defparam \reg0|WideNor3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \reg0|WideNor3 (
// Equation(s):
// \reg0|WideNor3~combout  = (\reg0|WideNor3~5_combout ) # ((\reg0|WideNor3~6_combout ) # ((\reg0|WideNor3~4_combout ) # (\reg0|WideNor3~9_combout )))

	.dataa(\reg0|WideNor3~5_combout ),
	.datab(\reg0|WideNor3~6_combout ),
	.datac(\reg0|WideNor3~4_combout ),
	.datad(\reg0|WideNor3~9_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor3~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
cycloneive_lcell_comb \reg0|WideNor2~9 (
// Equation(s):
// \reg0|WideNor2~9_combout  = (\reg0|xx[14][28]~q ) # ((\reg0|xx[14][30]~q ) # ((\reg0|xx[14][31]~q ) # (\reg0|xx[14][29]~q )))

	.dataa(\reg0|xx[14][28]~q ),
	.datab(\reg0|xx[14][30]~q ),
	.datac(\reg0|xx[14][31]~q ),
	.datad(\reg0|xx[14][29]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneive_lcell_comb \reg0|WideNor2~5 (
// Equation(s):
// \reg0|WideNor2~5_combout  = (\reg0|xx[14][18]~q ) # (\reg0|xx[14][19]~q )

	.dataa(gnd),
	.datab(\reg0|xx[14][18]~q ),
	.datac(gnd),
	.datad(\reg0|xx[14][19]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~5 .lut_mask = 16'hFFCC;
defparam \reg0|WideNor2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \reg0|WideNor2~6 (
// Equation(s):
// \reg0|WideNor2~6_combout  = (\reg0|xx[14][23]~q ) # ((\reg0|xx[14][20]~q ) # ((\reg0|xx[14][21]~q ) # (\reg0|xx[14][22]~q )))

	.dataa(\reg0|xx[14][23]~q ),
	.datab(\reg0|xx[14][20]~q ),
	.datac(\reg0|xx[14][21]~q ),
	.datad(\reg0|xx[14][22]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~6 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneive_lcell_comb \reg0|WideNor2~7 (
// Equation(s):
// \reg0|WideNor2~7_combout  = (\reg0|WideNor2~5_combout ) # ((\reg0|xx[14][17]~q ) # ((\reg0|WideNor2~6_combout ) # (\reg0|xx[14][16]~q )))

	.dataa(\reg0|WideNor2~5_combout ),
	.datab(\reg0|xx[14][17]~q ),
	.datac(\reg0|WideNor2~6_combout ),
	.datad(\reg0|xx[14][16]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \reg0|WideNor2~1 (
// Equation(s):
// \reg0|WideNor2~1_combout  = (\reg0|xx[14][5]~q ) # ((\reg0|xx[14][6]~q ) # ((\reg0|xx[14][7]~q ) # (\reg0|xx[14][4]~q )))

	.dataa(\reg0|xx[14][5]~q ),
	.datab(\reg0|xx[14][6]~q ),
	.datac(\reg0|xx[14][7]~q ),
	.datad(\reg0|xx[14][4]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
cycloneive_lcell_comb \reg0|WideNor2~0 (
// Equation(s):
// \reg0|WideNor2~0_combout  = (\reg0|xx[14][0]~q ) # ((\reg0|xx[14][2]~q ) # ((\reg0|xx[14][1]~q ) # (\reg0|xx[14][3]~q )))

	.dataa(\reg0|xx[14][0]~q ),
	.datab(\reg0|xx[14][2]~q ),
	.datac(\reg0|xx[14][1]~q ),
	.datad(\reg0|xx[14][3]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N30
cycloneive_lcell_comb \reg0|WideNor2~2 (
// Equation(s):
// \reg0|WideNor2~2_combout  = (\reg0|xx[14][8]~q ) # ((\reg0|xx[14][11]~q ) # ((\reg0|xx[14][10]~q ) # (\reg0|xx[14][9]~q )))

	.dataa(\reg0|xx[14][8]~q ),
	.datab(\reg0|xx[14][11]~q ),
	.datac(\reg0|xx[14][10]~q ),
	.datad(\reg0|xx[14][9]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \reg0|WideNor2~3 (
// Equation(s):
// \reg0|WideNor2~3_combout  = (\reg0|xx[14][12]~q ) # ((\reg0|xx[14][14]~q ) # ((\reg0|xx[14][15]~q ) # (\reg0|xx[14][13]~q )))

	.dataa(\reg0|xx[14][12]~q ),
	.datab(\reg0|xx[14][14]~q ),
	.datac(\reg0|xx[14][15]~q ),
	.datad(\reg0|xx[14][13]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N4
cycloneive_lcell_comb \reg0|WideNor2~4 (
// Equation(s):
// \reg0|WideNor2~4_combout  = (\reg0|WideNor2~1_combout ) # ((\reg0|WideNor2~0_combout ) # ((\reg0|WideNor2~2_combout ) # (\reg0|WideNor2~3_combout )))

	.dataa(\reg0|WideNor2~1_combout ),
	.datab(\reg0|WideNor2~0_combout ),
	.datac(\reg0|WideNor2~2_combout ),
	.datad(\reg0|WideNor2~3_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor2~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
cycloneive_lcell_comb \reg0|WideNor2~8 (
// Equation(s):
// \reg0|WideNor2~8_combout  = (\reg0|xx[14][24]~q ) # ((\reg0|xx[14][27]~q ) # ((\reg0|xx[14][26]~q ) # (\reg0|xx[14][25]~q )))

	.dataa(\reg0|xx[14][24]~q ),
	.datab(\reg0|xx[14][27]~q ),
	.datac(\reg0|xx[14][26]~q ),
	.datad(\reg0|xx[14][25]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor2~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneive_lcell_comb \reg0|WideNor2 (
// Equation(s):
// \reg0|WideNor2~combout  = (\reg0|WideNor2~9_combout ) # ((\reg0|WideNor2~7_combout ) # ((\reg0|WideNor2~4_combout ) # (\reg0|WideNor2~8_combout )))

	.dataa(\reg0|WideNor2~9_combout ),
	.datab(\reg0|WideNor2~7_combout ),
	.datac(\reg0|WideNor2~4_combout ),
	.datad(\reg0|WideNor2~8_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor2~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \reg0|WideNor1~9 (
// Equation(s):
// \reg0|WideNor1~9_combout  = (\reg0|xx[8][30]~q ) # ((\reg0|xx[8][28]~q ) # ((\reg0|xx[8][29]~q ) # (\reg0|xx[8][31]~q )))

	.dataa(\reg0|xx[8][30]~q ),
	.datab(\reg0|xx[8][28]~q ),
	.datac(\reg0|xx[8][29]~q ),
	.datad(\reg0|xx[8][31]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor1~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \reg0|WideNor1~8 (
// Equation(s):
// \reg0|WideNor1~8_combout  = (\reg0|xx[8][27]~q ) # ((\reg0|xx[8][26]~q ) # ((\reg0|xx[8][24]~q ) # (\reg0|xx[8][25]~q )))

	.dataa(\reg0|xx[8][27]~q ),
	.datab(\reg0|xx[8][26]~q ),
	.datac(\reg0|xx[8][24]~q ),
	.datad(\reg0|xx[8][25]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor1~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \reg0|WideNor1~3 (
// Equation(s):
// \reg0|WideNor1~3_combout  = (\reg0|xx[8][13]~q ) # ((\reg0|xx[8][12]~q ) # ((\reg0|xx[8][15]~q ) # (\reg0|xx[8][14]~q )))

	.dataa(\reg0|xx[8][13]~q ),
	.datab(\reg0|xx[8][12]~q ),
	.datac(\reg0|xx[8][15]~q ),
	.datad(\reg0|xx[8][14]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor1~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N12
cycloneive_lcell_comb \reg0|WideNor1~2 (
// Equation(s):
// \reg0|WideNor1~2_combout  = (\reg0|xx[8][11]~q ) # ((\reg0|xx[8][8]~q ) # ((\reg0|xx[8][9]~q ) # (\reg0|xx[8][10]~q )))

	.dataa(\reg0|xx[8][11]~q ),
	.datab(\reg0|xx[8][8]~q ),
	.datac(\reg0|xx[8][9]~q ),
	.datad(\reg0|xx[8][10]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \reg0|WideNor1~1 (
// Equation(s):
// \reg0|WideNor1~1_combout  = (\reg0|xx[8][7]~q ) # ((\reg0|xx[8][4]~q ) # ((\reg0|xx[8][6]~q ) # (\reg0|xx[8][5]~q )))

	.dataa(\reg0|xx[8][7]~q ),
	.datab(\reg0|xx[8][4]~q ),
	.datac(\reg0|xx[8][6]~q ),
	.datad(\reg0|xx[8][5]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneive_lcell_comb \reg0|WideNor1~0 (
// Equation(s):
// \reg0|WideNor1~0_combout  = (\reg0|xx[8][3]~q ) # ((\reg0|xx[8][2]~q ) # ((\reg0|xx[8][1]~q ) # (\reg0|xx[8][0]~q )))

	.dataa(\reg0|xx[8][3]~q ),
	.datab(\reg0|xx[8][2]~q ),
	.datac(\reg0|xx[8][1]~q ),
	.datad(\reg0|xx[8][0]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \reg0|WideNor1~4 (
// Equation(s):
// \reg0|WideNor1~4_combout  = (\reg0|WideNor1~3_combout ) # ((\reg0|WideNor1~2_combout ) # ((\reg0|WideNor1~1_combout ) # (\reg0|WideNor1~0_combout )))

	.dataa(\reg0|WideNor1~3_combout ),
	.datab(\reg0|WideNor1~2_combout ),
	.datac(\reg0|WideNor1~1_combout ),
	.datad(\reg0|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor1~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \reg0|WideNor1~5 (
// Equation(s):
// \reg0|WideNor1~5_combout  = (\reg0|xx[8][19]~q ) # ((\reg0|xx[8][16]~q ) # ((\reg0|xx[8][17]~q ) # (\reg0|xx[8][18]~q )))

	.dataa(\reg0|xx[8][19]~q ),
	.datab(\reg0|xx[8][16]~q ),
	.datac(\reg0|xx[8][17]~q ),
	.datad(\reg0|xx[8][18]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor1~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \reg0|WideNor1~6 (
// Equation(s):
// \reg0|WideNor1~6_combout  = (\reg0|xx[8][20]~q ) # (\reg0|xx[8][21]~q )

	.dataa(\reg0|xx[8][20]~q ),
	.datab(gnd),
	.datac(\reg0|xx[8][21]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|WideNor1~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~6 .lut_mask = 16'hFAFA;
defparam \reg0|WideNor1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \reg0|WideNor1~7 (
// Equation(s):
// \reg0|WideNor1~7_combout  = (\reg0|WideNor1~5_combout ) # ((\reg0|xx[8][22]~q ) # ((\reg0|xx[8][23]~q ) # (\reg0|WideNor1~6_combout )))

	.dataa(\reg0|WideNor1~5_combout ),
	.datab(\reg0|xx[8][22]~q ),
	.datac(\reg0|xx[8][23]~q ),
	.datad(\reg0|WideNor1~6_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor1~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1~7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \reg0|WideNor1 (
// Equation(s):
// \reg0|WideNor1~combout  = (\reg0|WideNor1~9_combout ) # ((\reg0|WideNor1~8_combout ) # ((\reg0|WideNor1~4_combout ) # (\reg0|WideNor1~7_combout )))

	.dataa(\reg0|WideNor1~9_combout ),
	.datab(\reg0|WideNor1~8_combout ),
	.datac(\reg0|WideNor1~4_combout ),
	.datad(\reg0|WideNor1~7_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
cycloneive_lcell_comb \reg0|WideNor0~6 (
// Equation(s):
// \reg0|WideNor0~6_combout  = (\reg0|xx[2][20]~q ) # (\reg0|xx[2][21]~q )

	.dataa(\reg0|xx[2][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg0|xx[2][21]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~6 .lut_mask = 16'hFFAA;
defparam \reg0|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \reg0|WideNor0~5 (
// Equation(s):
// \reg0|WideNor0~5_combout  = (\reg0|xx[2][17]~q ) # ((\reg0|xx[2][18]~q ) # ((\reg0|xx[2][16]~q ) # (\reg0|xx[2][19]~q )))

	.dataa(\reg0|xx[2][17]~q ),
	.datab(\reg0|xx[2][18]~q ),
	.datac(\reg0|xx[2][16]~q ),
	.datad(\reg0|xx[2][19]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~5 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \reg0|WideNor0~7 (
// Equation(s):
// \reg0|WideNor0~7_combout  = (\reg0|xx[2][23]~q ) # ((\reg0|WideNor0~6_combout ) # ((\reg0|WideNor0~5_combout ) # (\reg0|xx[2][22]~q )))

	.dataa(\reg0|xx[2][23]~q ),
	.datab(\reg0|WideNor0~6_combout ),
	.datac(\reg0|WideNor0~5_combout ),
	.datad(\reg0|xx[2][22]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~7 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
cycloneive_lcell_comb \reg0|WideNor0~8 (
// Equation(s):
// \reg0|WideNor0~8_combout  = (\reg0|xx[2][25]~q ) # ((\reg0|xx[2][26]~q ) # ((\reg0|xx[2][27]~q ) # (\reg0|xx[2][24]~q )))

	.dataa(\reg0|xx[2][25]~q ),
	.datab(\reg0|xx[2][26]~q ),
	.datac(\reg0|xx[2][27]~q ),
	.datad(\reg0|xx[2][24]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~8 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \reg0|WideNor0~1 (
// Equation(s):
// \reg0|WideNor0~1_combout  = (\reg0|xx[2][6]~q ) # ((\reg0|xx[2][7]~q ) # ((\reg0|xx[2][5]~q ) # (\reg0|xx[2][4]~q )))

	.dataa(\reg0|xx[2][6]~q ),
	.datab(\reg0|xx[2][7]~q ),
	.datac(\reg0|xx[2][5]~q ),
	.datad(\reg0|xx[2][4]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \reg0|WideNor0~0 (
// Equation(s):
// \reg0|WideNor0~0_combout  = (\reg0|xx[2][0]~q ) # ((\reg0|xx[2][1]~q ) # ((\reg0|xx[2][3]~q ) # (\reg0|xx[2][2]~q )))

	.dataa(\reg0|xx[2][0]~q ),
	.datab(\reg0|xx[2][1]~q ),
	.datac(\reg0|xx[2][3]~q ),
	.datad(\reg0|xx[2][2]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N10
cycloneive_lcell_comb \reg0|WideNor0~2 (
// Equation(s):
// \reg0|WideNor0~2_combout  = (\reg0|xx[2][10]~q ) # ((\reg0|xx[2][8]~q ) # ((\reg0|xx[2][9]~q ) # (\reg0|xx[2][11]~q )))

	.dataa(\reg0|xx[2][10]~q ),
	.datab(\reg0|xx[2][8]~q ),
	.datac(\reg0|xx[2][9]~q ),
	.datad(\reg0|xx[2][11]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~2 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
cycloneive_lcell_comb \reg0|WideNor0~3 (
// Equation(s):
// \reg0|WideNor0~3_combout  = (\reg0|xx[2][14]~q ) # ((\reg0|xx[2][12]~q ) # ((\reg0|xx[2][13]~q ) # (\reg0|xx[2][15]~q )))

	.dataa(\reg0|xx[2][14]~q ),
	.datab(\reg0|xx[2][12]~q ),
	.datac(\reg0|xx[2][13]~q ),
	.datad(\reg0|xx[2][15]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~3 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneive_lcell_comb \reg0|WideNor0~4 (
// Equation(s):
// \reg0|WideNor0~4_combout  = (\reg0|WideNor0~1_combout ) # ((\reg0|WideNor0~0_combout ) # ((\reg0|WideNor0~2_combout ) # (\reg0|WideNor0~3_combout )))

	.dataa(\reg0|WideNor0~1_combout ),
	.datab(\reg0|WideNor0~0_combout ),
	.datac(\reg0|WideNor0~2_combout ),
	.datad(\reg0|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~4 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneive_lcell_comb \reg0|WideNor0~9 (
// Equation(s):
// \reg0|WideNor0~9_combout  = (\reg0|xx[2][31]~q ) # ((\reg0|xx[2][29]~q ) # ((\reg0|xx[2][28]~q ) # (\reg0|xx[2][30]~q )))

	.dataa(\reg0|xx[2][31]~q ),
	.datab(\reg0|xx[2][29]~q ),
	.datac(\reg0|xx[2][28]~q ),
	.datad(\reg0|xx[2][30]~q ),
	.cin(gnd),
	.combout(\reg0|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0~9 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneive_lcell_comb \reg0|WideNor0 (
// Equation(s):
// \reg0|WideNor0~combout  = (\reg0|WideNor0~7_combout ) # ((\reg0|WideNor0~8_combout ) # ((\reg0|WideNor0~4_combout ) # (\reg0|WideNor0~9_combout )))

	.dataa(\reg0|WideNor0~7_combout ),
	.datab(\reg0|WideNor0~8_combout ),
	.datac(\reg0|WideNor0~4_combout ),
	.datad(\reg0|WideNor0~9_combout ),
	.cin(gnd),
	.combout(\reg0|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \reg0|WideNor0 .lut_mask = 16'hFFFE;
defparam \reg0|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \out_number|control[1]~feeder (
// Equation(s):
// \out_number|control[1]~feeder_combout  = \out_number|control [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_number|control [0]),
	.cin(gnd),
	.combout(\out_number|control[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|control[1]~feeder .lut_mask = 16'hFF00;
defparam \out_number|control[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \out_number|clk_cnt[0]~32 (
// Equation(s):
// \out_number|clk_cnt[0]~32_combout  = \out_number|clk_cnt [0] $ (VCC)
// \out_number|clk_cnt[0]~33  = CARRY(\out_number|clk_cnt [0])

	.dataa(gnd),
	.datab(\out_number|clk_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\out_number|clk_cnt[0]~32_combout ),
	.cout(\out_number|clk_cnt[0]~33 ));
// synopsys translate_off
defparam \out_number|clk_cnt[0]~32 .lut_mask = 16'h33CC;
defparam \out_number|clk_cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \out_number|clk_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[0] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \out_number|clk_cnt[1]~34 (
// Equation(s):
// \out_number|clk_cnt[1]~34_combout  = (\out_number|clk_cnt [1] & (!\out_number|clk_cnt[0]~33 )) # (!\out_number|clk_cnt [1] & ((\out_number|clk_cnt[0]~33 ) # (GND)))
// \out_number|clk_cnt[1]~35  = CARRY((!\out_number|clk_cnt[0]~33 ) # (!\out_number|clk_cnt [1]))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[0]~33 ),
	.combout(\out_number|clk_cnt[1]~34_combout ),
	.cout(\out_number|clk_cnt[1]~35 ));
// synopsys translate_off
defparam \out_number|clk_cnt[1]~34 .lut_mask = 16'h3C3F;
defparam \out_number|clk_cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \out_number|clk_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[1] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \out_number|clk_cnt[2]~36 (
// Equation(s):
// \out_number|clk_cnt[2]~36_combout  = (\out_number|clk_cnt [2] & (\out_number|clk_cnt[1]~35  $ (GND))) # (!\out_number|clk_cnt [2] & (!\out_number|clk_cnt[1]~35  & VCC))
// \out_number|clk_cnt[2]~37  = CARRY((\out_number|clk_cnt [2] & !\out_number|clk_cnt[1]~35 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[1]~35 ),
	.combout(\out_number|clk_cnt[2]~36_combout ),
	.cout(\out_number|clk_cnt[2]~37 ));
// synopsys translate_off
defparam \out_number|clk_cnt[2]~36 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \out_number|clk_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[2] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \out_number|clk_cnt[3]~38 (
// Equation(s):
// \out_number|clk_cnt[3]~38_combout  = (\out_number|clk_cnt [3] & (!\out_number|clk_cnt[2]~37 )) # (!\out_number|clk_cnt [3] & ((\out_number|clk_cnt[2]~37 ) # (GND)))
// \out_number|clk_cnt[3]~39  = CARRY((!\out_number|clk_cnt[2]~37 ) # (!\out_number|clk_cnt [3]))

	.dataa(\out_number|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[2]~37 ),
	.combout(\out_number|clk_cnt[3]~38_combout ),
	.cout(\out_number|clk_cnt[3]~39 ));
// synopsys translate_off
defparam \out_number|clk_cnt[3]~38 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \out_number|clk_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[3] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \out_number|clk_cnt[4]~40 (
// Equation(s):
// \out_number|clk_cnt[4]~40_combout  = (\out_number|clk_cnt [4] & (\out_number|clk_cnt[3]~39  $ (GND))) # (!\out_number|clk_cnt [4] & (!\out_number|clk_cnt[3]~39  & VCC))
// \out_number|clk_cnt[4]~41  = CARRY((\out_number|clk_cnt [4] & !\out_number|clk_cnt[3]~39 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[3]~39 ),
	.combout(\out_number|clk_cnt[4]~40_combout ),
	.cout(\out_number|clk_cnt[4]~41 ));
// synopsys translate_off
defparam \out_number|clk_cnt[4]~40 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N9
dffeas \out_number|clk_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[4] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \out_number|clk_cnt[5]~42 (
// Equation(s):
// \out_number|clk_cnt[5]~42_combout  = (\out_number|clk_cnt [5] & (!\out_number|clk_cnt[4]~41 )) # (!\out_number|clk_cnt [5] & ((\out_number|clk_cnt[4]~41 ) # (GND)))
// \out_number|clk_cnt[5]~43  = CARRY((!\out_number|clk_cnt[4]~41 ) # (!\out_number|clk_cnt [5]))

	.dataa(\out_number|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[4]~41 ),
	.combout(\out_number|clk_cnt[5]~42_combout ),
	.cout(\out_number|clk_cnt[5]~43 ));
// synopsys translate_off
defparam \out_number|clk_cnt[5]~42 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \out_number|clk_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[5] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \out_number|clk_cnt[6]~44 (
// Equation(s):
// \out_number|clk_cnt[6]~44_combout  = (\out_number|clk_cnt [6] & (\out_number|clk_cnt[5]~43  $ (GND))) # (!\out_number|clk_cnt [6] & (!\out_number|clk_cnt[5]~43  & VCC))
// \out_number|clk_cnt[6]~45  = CARRY((\out_number|clk_cnt [6] & !\out_number|clk_cnt[5]~43 ))

	.dataa(\out_number|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[5]~43 ),
	.combout(\out_number|clk_cnt[6]~44_combout ),
	.cout(\out_number|clk_cnt[6]~45 ));
// synopsys translate_off
defparam \out_number|clk_cnt[6]~44 .lut_mask = 16'hA50A;
defparam \out_number|clk_cnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \out_number|clk_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[6] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \out_number|clk_cnt[7]~46 (
// Equation(s):
// \out_number|clk_cnt[7]~46_combout  = (\out_number|clk_cnt [7] & (!\out_number|clk_cnt[6]~45 )) # (!\out_number|clk_cnt [7] & ((\out_number|clk_cnt[6]~45 ) # (GND)))
// \out_number|clk_cnt[7]~47  = CARRY((!\out_number|clk_cnt[6]~45 ) # (!\out_number|clk_cnt [7]))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[6]~45 ),
	.combout(\out_number|clk_cnt[7]~46_combout ),
	.cout(\out_number|clk_cnt[7]~47 ));
// synopsys translate_off
defparam \out_number|clk_cnt[7]~46 .lut_mask = 16'h3C3F;
defparam \out_number|clk_cnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N15
dffeas \out_number|clk_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[7] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \out_number|clk_cnt[8]~48 (
// Equation(s):
// \out_number|clk_cnt[8]~48_combout  = (\out_number|clk_cnt [8] & (\out_number|clk_cnt[7]~47  $ (GND))) # (!\out_number|clk_cnt [8] & (!\out_number|clk_cnt[7]~47  & VCC))
// \out_number|clk_cnt[8]~49  = CARRY((\out_number|clk_cnt [8] & !\out_number|clk_cnt[7]~47 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[7]~47 ),
	.combout(\out_number|clk_cnt[8]~48_combout ),
	.cout(\out_number|clk_cnt[8]~49 ));
// synopsys translate_off
defparam \out_number|clk_cnt[8]~48 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \out_number|clk_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[8] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \out_number|clk_cnt[9]~50 (
// Equation(s):
// \out_number|clk_cnt[9]~50_combout  = (\out_number|clk_cnt [9] & (!\out_number|clk_cnt[8]~49 )) # (!\out_number|clk_cnt [9] & ((\out_number|clk_cnt[8]~49 ) # (GND)))
// \out_number|clk_cnt[9]~51  = CARRY((!\out_number|clk_cnt[8]~49 ) # (!\out_number|clk_cnt [9]))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[8]~49 ),
	.combout(\out_number|clk_cnt[9]~50_combout ),
	.cout(\out_number|clk_cnt[9]~51 ));
// synopsys translate_off
defparam \out_number|clk_cnt[9]~50 .lut_mask = 16'h3C3F;
defparam \out_number|clk_cnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \out_number|clk_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[9] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \out_number|clk_cnt[10]~52 (
// Equation(s):
// \out_number|clk_cnt[10]~52_combout  = (\out_number|clk_cnt [10] & (\out_number|clk_cnt[9]~51  $ (GND))) # (!\out_number|clk_cnt [10] & (!\out_number|clk_cnt[9]~51  & VCC))
// \out_number|clk_cnt[10]~53  = CARRY((\out_number|clk_cnt [10] & !\out_number|clk_cnt[9]~51 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[9]~51 ),
	.combout(\out_number|clk_cnt[10]~52_combout ),
	.cout(\out_number|clk_cnt[10]~53 ));
// synopsys translate_off
defparam \out_number|clk_cnt[10]~52 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \out_number|clk_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[10] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \out_number|clk_cnt[11]~54 (
// Equation(s):
// \out_number|clk_cnt[11]~54_combout  = (\out_number|clk_cnt [11] & (!\out_number|clk_cnt[10]~53 )) # (!\out_number|clk_cnt [11] & ((\out_number|clk_cnt[10]~53 ) # (GND)))
// \out_number|clk_cnt[11]~55  = CARRY((!\out_number|clk_cnt[10]~53 ) # (!\out_number|clk_cnt [11]))

	.dataa(\out_number|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[10]~53 ),
	.combout(\out_number|clk_cnt[11]~54_combout ),
	.cout(\out_number|clk_cnt[11]~55 ));
// synopsys translate_off
defparam \out_number|clk_cnt[11]~54 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \out_number|clk_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[11] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \out_number|clk_cnt[12]~56 (
// Equation(s):
// \out_number|clk_cnt[12]~56_combout  = (\out_number|clk_cnt [12] & (\out_number|clk_cnt[11]~55  $ (GND))) # (!\out_number|clk_cnt [12] & (!\out_number|clk_cnt[11]~55  & VCC))
// \out_number|clk_cnt[12]~57  = CARRY((\out_number|clk_cnt [12] & !\out_number|clk_cnt[11]~55 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[11]~55 ),
	.combout(\out_number|clk_cnt[12]~56_combout ),
	.cout(\out_number|clk_cnt[12]~57 ));
// synopsys translate_off
defparam \out_number|clk_cnt[12]~56 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N25
dffeas \out_number|clk_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[12] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \out_number|clk_cnt[13]~58 (
// Equation(s):
// \out_number|clk_cnt[13]~58_combout  = (\out_number|clk_cnt [13] & (!\out_number|clk_cnt[12]~57 )) # (!\out_number|clk_cnt [13] & ((\out_number|clk_cnt[12]~57 ) # (GND)))
// \out_number|clk_cnt[13]~59  = CARRY((!\out_number|clk_cnt[12]~57 ) # (!\out_number|clk_cnt [13]))

	.dataa(\out_number|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[12]~57 ),
	.combout(\out_number|clk_cnt[13]~58_combout ),
	.cout(\out_number|clk_cnt[13]~59 ));
// synopsys translate_off
defparam \out_number|clk_cnt[13]~58 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N27
dffeas \out_number|clk_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[13] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \out_number|clk_cnt[14]~60 (
// Equation(s):
// \out_number|clk_cnt[14]~60_combout  = (\out_number|clk_cnt [14] & (\out_number|clk_cnt[13]~59  $ (GND))) # (!\out_number|clk_cnt [14] & (!\out_number|clk_cnt[13]~59  & VCC))
// \out_number|clk_cnt[14]~61  = CARRY((\out_number|clk_cnt [14] & !\out_number|clk_cnt[13]~59 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[13]~59 ),
	.combout(\out_number|clk_cnt[14]~60_combout ),
	.cout(\out_number|clk_cnt[14]~61 ));
// synopsys translate_off
defparam \out_number|clk_cnt[14]~60 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \out_number|clk_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[14] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \out_number|clk_cnt[15]~62 (
// Equation(s):
// \out_number|clk_cnt[15]~62_combout  = (\out_number|clk_cnt [15] & (!\out_number|clk_cnt[14]~61 )) # (!\out_number|clk_cnt [15] & ((\out_number|clk_cnt[14]~61 ) # (GND)))
// \out_number|clk_cnt[15]~63  = CARRY((!\out_number|clk_cnt[14]~61 ) # (!\out_number|clk_cnt [15]))

	.dataa(\out_number|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[14]~61 ),
	.combout(\out_number|clk_cnt[15]~62_combout ),
	.cout(\out_number|clk_cnt[15]~63 ));
// synopsys translate_off
defparam \out_number|clk_cnt[15]~62 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \out_number|clk_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[15] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \out_number|clk_cnt[16]~64 (
// Equation(s):
// \out_number|clk_cnt[16]~64_combout  = (\out_number|clk_cnt [16] & (\out_number|clk_cnt[15]~63  $ (GND))) # (!\out_number|clk_cnt [16] & (!\out_number|clk_cnt[15]~63  & VCC))
// \out_number|clk_cnt[16]~65  = CARRY((\out_number|clk_cnt [16] & !\out_number|clk_cnt[15]~63 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[15]~63 ),
	.combout(\out_number|clk_cnt[16]~64_combout ),
	.cout(\out_number|clk_cnt[16]~65 ));
// synopsys translate_off
defparam \out_number|clk_cnt[16]~64 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \out_number|clk_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[16] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \out_number|clk_cnt[17]~66 (
// Equation(s):
// \out_number|clk_cnt[17]~66_combout  = (\out_number|clk_cnt [17] & (!\out_number|clk_cnt[16]~65 )) # (!\out_number|clk_cnt [17] & ((\out_number|clk_cnt[16]~65 ) # (GND)))
// \out_number|clk_cnt[17]~67  = CARRY((!\out_number|clk_cnt[16]~65 ) # (!\out_number|clk_cnt [17]))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[16]~65 ),
	.combout(\out_number|clk_cnt[17]~66_combout ),
	.cout(\out_number|clk_cnt[17]~67 ));
// synopsys translate_off
defparam \out_number|clk_cnt[17]~66 .lut_mask = 16'h3C3F;
defparam \out_number|clk_cnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \out_number|clk_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[17] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \out_number|clk_cnt[18]~68 (
// Equation(s):
// \out_number|clk_cnt[18]~68_combout  = (\out_number|clk_cnt [18] & (\out_number|clk_cnt[17]~67  $ (GND))) # (!\out_number|clk_cnt [18] & (!\out_number|clk_cnt[17]~67  & VCC))
// \out_number|clk_cnt[18]~69  = CARRY((\out_number|clk_cnt [18] & !\out_number|clk_cnt[17]~67 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[17]~67 ),
	.combout(\out_number|clk_cnt[18]~68_combout ),
	.cout(\out_number|clk_cnt[18]~69 ));
// synopsys translate_off
defparam \out_number|clk_cnt[18]~68 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \out_number|clk_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[18] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \out_number|clk_cnt[19]~70 (
// Equation(s):
// \out_number|clk_cnt[19]~70_combout  = (\out_number|clk_cnt [19] & (!\out_number|clk_cnt[18]~69 )) # (!\out_number|clk_cnt [19] & ((\out_number|clk_cnt[18]~69 ) # (GND)))
// \out_number|clk_cnt[19]~71  = CARRY((!\out_number|clk_cnt[18]~69 ) # (!\out_number|clk_cnt [19]))

	.dataa(\out_number|clk_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[18]~69 ),
	.combout(\out_number|clk_cnt[19]~70_combout ),
	.cout(\out_number|clk_cnt[19]~71 ));
// synopsys translate_off
defparam \out_number|clk_cnt[19]~70 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \out_number|clk_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[19] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \out_number|clk_cnt[20]~72 (
// Equation(s):
// \out_number|clk_cnt[20]~72_combout  = (\out_number|clk_cnt [20] & (\out_number|clk_cnt[19]~71  $ (GND))) # (!\out_number|clk_cnt [20] & (!\out_number|clk_cnt[19]~71  & VCC))
// \out_number|clk_cnt[20]~73  = CARRY((\out_number|clk_cnt [20] & !\out_number|clk_cnt[19]~71 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[19]~71 ),
	.combout(\out_number|clk_cnt[20]~72_combout ),
	.cout(\out_number|clk_cnt[20]~73 ));
// synopsys translate_off
defparam \out_number|clk_cnt[20]~72 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \out_number|clk_cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[20] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \out_number|clk_cnt[21]~74 (
// Equation(s):
// \out_number|clk_cnt[21]~74_combout  = (\out_number|clk_cnt [21] & (!\out_number|clk_cnt[20]~73 )) # (!\out_number|clk_cnt [21] & ((\out_number|clk_cnt[20]~73 ) # (GND)))
// \out_number|clk_cnt[21]~75  = CARRY((!\out_number|clk_cnt[20]~73 ) # (!\out_number|clk_cnt [21]))

	.dataa(\out_number|clk_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[20]~73 ),
	.combout(\out_number|clk_cnt[21]~74_combout ),
	.cout(\out_number|clk_cnt[21]~75 ));
// synopsys translate_off
defparam \out_number|clk_cnt[21]~74 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \out_number|clk_cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[21] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \out_number|clk_cnt[22]~76 (
// Equation(s):
// \out_number|clk_cnt[22]~76_combout  = (\out_number|clk_cnt [22] & (\out_number|clk_cnt[21]~75  $ (GND))) # (!\out_number|clk_cnt [22] & (!\out_number|clk_cnt[21]~75  & VCC))
// \out_number|clk_cnt[22]~77  = CARRY((\out_number|clk_cnt [22] & !\out_number|clk_cnt[21]~75 ))

	.dataa(\out_number|clk_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[21]~75 ),
	.combout(\out_number|clk_cnt[22]~76_combout ),
	.cout(\out_number|clk_cnt[22]~77 ));
// synopsys translate_off
defparam \out_number|clk_cnt[22]~76 .lut_mask = 16'hA50A;
defparam \out_number|clk_cnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \out_number|clk_cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[22] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \out_number|clk_cnt[23]~78 (
// Equation(s):
// \out_number|clk_cnt[23]~78_combout  = (\out_number|clk_cnt [23] & (!\out_number|clk_cnt[22]~77 )) # (!\out_number|clk_cnt [23] & ((\out_number|clk_cnt[22]~77 ) # (GND)))
// \out_number|clk_cnt[23]~79  = CARRY((!\out_number|clk_cnt[22]~77 ) # (!\out_number|clk_cnt [23]))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[22]~77 ),
	.combout(\out_number|clk_cnt[23]~78_combout ),
	.cout(\out_number|clk_cnt[23]~79 ));
// synopsys translate_off
defparam \out_number|clk_cnt[23]~78 .lut_mask = 16'h3C3F;
defparam \out_number|clk_cnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \out_number|clk_cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[23] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \out_number|clk_cnt[24]~80 (
// Equation(s):
// \out_number|clk_cnt[24]~80_combout  = (\out_number|clk_cnt [24] & (\out_number|clk_cnt[23]~79  $ (GND))) # (!\out_number|clk_cnt [24] & (!\out_number|clk_cnt[23]~79  & VCC))
// \out_number|clk_cnt[24]~81  = CARRY((\out_number|clk_cnt [24] & !\out_number|clk_cnt[23]~79 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[23]~79 ),
	.combout(\out_number|clk_cnt[24]~80_combout ),
	.cout(\out_number|clk_cnt[24]~81 ));
// synopsys translate_off
defparam \out_number|clk_cnt[24]~80 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \out_number|clk_cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[24] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \out_number|clk_cnt[25]~82 (
// Equation(s):
// \out_number|clk_cnt[25]~82_combout  = (\out_number|clk_cnt [25] & (!\out_number|clk_cnt[24]~81 )) # (!\out_number|clk_cnt [25] & ((\out_number|clk_cnt[24]~81 ) # (GND)))
// \out_number|clk_cnt[25]~83  = CARRY((!\out_number|clk_cnt[24]~81 ) # (!\out_number|clk_cnt [25]))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[24]~81 ),
	.combout(\out_number|clk_cnt[25]~82_combout ),
	.cout(\out_number|clk_cnt[25]~83 ));
// synopsys translate_off
defparam \out_number|clk_cnt[25]~82 .lut_mask = 16'h3C3F;
defparam \out_number|clk_cnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \out_number|clk_cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[25] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \out_number|clk_cnt[26]~84 (
// Equation(s):
// \out_number|clk_cnt[26]~84_combout  = (\out_number|clk_cnt [26] & (\out_number|clk_cnt[25]~83  $ (GND))) # (!\out_number|clk_cnt [26] & (!\out_number|clk_cnt[25]~83  & VCC))
// \out_number|clk_cnt[26]~85  = CARRY((\out_number|clk_cnt [26] & !\out_number|clk_cnt[25]~83 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[25]~83 ),
	.combout(\out_number|clk_cnt[26]~84_combout ),
	.cout(\out_number|clk_cnt[26]~85 ));
// synopsys translate_off
defparam \out_number|clk_cnt[26]~84 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \out_number|clk_cnt[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[26] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \out_number|clk_cnt[27]~86 (
// Equation(s):
// \out_number|clk_cnt[27]~86_combout  = (\out_number|clk_cnt [27] & (!\out_number|clk_cnt[26]~85 )) # (!\out_number|clk_cnt [27] & ((\out_number|clk_cnt[26]~85 ) # (GND)))
// \out_number|clk_cnt[27]~87  = CARRY((!\out_number|clk_cnt[26]~85 ) # (!\out_number|clk_cnt [27]))

	.dataa(\out_number|clk_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[26]~85 ),
	.combout(\out_number|clk_cnt[27]~86_combout ),
	.cout(\out_number|clk_cnt[27]~87 ));
// synopsys translate_off
defparam \out_number|clk_cnt[27]~86 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \out_number|clk_cnt[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[27] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \out_number|clk_cnt[28]~88 (
// Equation(s):
// \out_number|clk_cnt[28]~88_combout  = (\out_number|clk_cnt [28] & (\out_number|clk_cnt[27]~87  $ (GND))) # (!\out_number|clk_cnt [28] & (!\out_number|clk_cnt[27]~87  & VCC))
// \out_number|clk_cnt[28]~89  = CARRY((\out_number|clk_cnt [28] & !\out_number|clk_cnt[27]~87 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[27]~87 ),
	.combout(\out_number|clk_cnt[28]~88_combout ),
	.cout(\out_number|clk_cnt[28]~89 ));
// synopsys translate_off
defparam \out_number|clk_cnt[28]~88 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \out_number|clk_cnt[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[28] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \out_number|clk_cnt[29]~90 (
// Equation(s):
// \out_number|clk_cnt[29]~90_combout  = (\out_number|clk_cnt [29] & (!\out_number|clk_cnt[28]~89 )) # (!\out_number|clk_cnt [29] & ((\out_number|clk_cnt[28]~89 ) # (GND)))
// \out_number|clk_cnt[29]~91  = CARRY((!\out_number|clk_cnt[28]~89 ) # (!\out_number|clk_cnt [29]))

	.dataa(\out_number|clk_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[28]~89 ),
	.combout(\out_number|clk_cnt[29]~90_combout ),
	.cout(\out_number|clk_cnt[29]~91 ));
// synopsys translate_off
defparam \out_number|clk_cnt[29]~90 .lut_mask = 16'h5A5F;
defparam \out_number|clk_cnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \out_number|clk_cnt[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[29] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \out_number|clk_cnt[30]~92 (
// Equation(s):
// \out_number|clk_cnt[30]~92_combout  = (\out_number|clk_cnt [30] & (\out_number|clk_cnt[29]~91  $ (GND))) # (!\out_number|clk_cnt [30] & (!\out_number|clk_cnt[29]~91  & VCC))
// \out_number|clk_cnt[30]~93  = CARRY((\out_number|clk_cnt [30] & !\out_number|clk_cnt[29]~91 ))

	.dataa(gnd),
	.datab(\out_number|clk_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_number|clk_cnt[29]~91 ),
	.combout(\out_number|clk_cnt[30]~92_combout ),
	.cout(\out_number|clk_cnt[30]~93 ));
// synopsys translate_off
defparam \out_number|clk_cnt[30]~92 .lut_mask = 16'hC30C;
defparam \out_number|clk_cnt[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \out_number|clk_cnt[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[30] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \out_number|clk_cnt[31]~94 (
// Equation(s):
// \out_number|clk_cnt[31]~94_combout  = \out_number|clk_cnt [31] $ (\out_number|clk_cnt[30]~93 )

	.dataa(\out_number|clk_cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\out_number|clk_cnt[30]~93 ),
	.combout(\out_number|clk_cnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|clk_cnt[31]~94 .lut_mask = 16'h5A5A;
defparam \out_number|clk_cnt[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \out_number|clk_cnt[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|clk_cnt[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\out_number|LessThan4~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|clk_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|clk_cnt[31] .is_wysiwyg = "true";
defparam \out_number|clk_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \out_number|LessThan4~4 (
// Equation(s):
// \out_number|LessThan4~4_combout  = (!\out_number|clk_cnt [21] & (!\out_number|clk_cnt [19] & (!\out_number|clk_cnt [18] & !\out_number|clk_cnt [20])))

	.dataa(\out_number|clk_cnt [21]),
	.datab(\out_number|clk_cnt [19]),
	.datac(\out_number|clk_cnt [18]),
	.datad(\out_number|clk_cnt [20]),
	.cin(gnd),
	.combout(\out_number|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~4 .lut_mask = 16'h0001;
defparam \out_number|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \out_number|LessThan4~6 (
// Equation(s):
// \out_number|LessThan4~6_combout  = (!\out_number|clk_cnt [29] & (!\out_number|clk_cnt [27] & (!\out_number|clk_cnt [26] & !\out_number|clk_cnt [28])))

	.dataa(\out_number|clk_cnt [29]),
	.datab(\out_number|clk_cnt [27]),
	.datac(\out_number|clk_cnt [26]),
	.datad(\out_number|clk_cnt [28]),
	.cin(gnd),
	.combout(\out_number|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~6 .lut_mask = 16'h0001;
defparam \out_number|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \out_number|LessThan4~5 (
// Equation(s):
// \out_number|LessThan4~5_combout  = (!\out_number|clk_cnt [23] & (!\out_number|clk_cnt [22] & (!\out_number|clk_cnt [24] & !\out_number|clk_cnt [25])))

	.dataa(\out_number|clk_cnt [23]),
	.datab(\out_number|clk_cnt [22]),
	.datac(\out_number|clk_cnt [24]),
	.datad(\out_number|clk_cnt [25]),
	.cin(gnd),
	.combout(\out_number|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~5 .lut_mask = 16'h0001;
defparam \out_number|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N0
cycloneive_lcell_comb \out_number|LessThan4~3 (
// Equation(s):
// \out_number|LessThan4~3_combout  = (!\out_number|clk_cnt [15] & (!\out_number|clk_cnt [17] & (!\out_number|clk_cnt [16] & !\out_number|clk_cnt [14])))

	.dataa(\out_number|clk_cnt [15]),
	.datab(\out_number|clk_cnt [17]),
	.datac(\out_number|clk_cnt [16]),
	.datad(\out_number|clk_cnt [14]),
	.cin(gnd),
	.combout(\out_number|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~3 .lut_mask = 16'h0001;
defparam \out_number|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb \out_number|LessThan4~7 (
// Equation(s):
// \out_number|LessThan4~7_combout  = (\out_number|LessThan4~4_combout  & (\out_number|LessThan4~6_combout  & (\out_number|LessThan4~5_combout  & \out_number|LessThan4~3_combout )))

	.dataa(\out_number|LessThan4~4_combout ),
	.datab(\out_number|LessThan4~6_combout ),
	.datac(\out_number|LessThan4~5_combout ),
	.datad(\out_number|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\out_number|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~7 .lut_mask = 16'h8000;
defparam \out_number|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \out_number|LessThan4~0 (
// Equation(s):
// \out_number|LessThan4~0_combout  = (!\out_number|clk_cnt [7] & (!\out_number|clk_cnt [6] & (!\out_number|clk_cnt [4] & !\out_number|clk_cnt [5])))

	.dataa(\out_number|clk_cnt [7]),
	.datab(\out_number|clk_cnt [6]),
	.datac(\out_number|clk_cnt [4]),
	.datad(\out_number|clk_cnt [5]),
	.cin(gnd),
	.combout(\out_number|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~0 .lut_mask = 16'h0001;
defparam \out_number|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \out_number|LessThan4~1 (
// Equation(s):
// \out_number|LessThan4~1_combout  = (((\out_number|LessThan4~0_combout ) # (!\out_number|clk_cnt [10])) # (!\out_number|clk_cnt [8])) # (!\out_number|clk_cnt [9])

	.dataa(\out_number|clk_cnt [9]),
	.datab(\out_number|clk_cnt [8]),
	.datac(\out_number|clk_cnt [10]),
	.datad(\out_number|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\out_number|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~1 .lut_mask = 16'hFF7F;
defparam \out_number|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \out_number|LessThan4~2 (
// Equation(s):
// \out_number|LessThan4~2_combout  = ((!\out_number|clk_cnt [11] & (!\out_number|clk_cnt [12] & \out_number|LessThan4~1_combout ))) # (!\out_number|clk_cnt [13])

	.dataa(\out_number|clk_cnt [13]),
	.datab(\out_number|clk_cnt [11]),
	.datac(\out_number|clk_cnt [12]),
	.datad(\out_number|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\out_number|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~2 .lut_mask = 16'h5755;
defparam \out_number|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \out_number|LessThan4~8 (
// Equation(s):
// \out_number|LessThan4~8_combout  = (\out_number|clk_cnt [30]) # ((\out_number|clk_cnt [31]) # ((!\out_number|LessThan4~2_combout ) # (!\out_number|LessThan4~7_combout )))

	.dataa(\out_number|clk_cnt [30]),
	.datab(\out_number|clk_cnt [31]),
	.datac(\out_number|LessThan4~7_combout ),
	.datad(\out_number|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\out_number|LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|LessThan4~8 .lut_mask = 16'hEFFF;
defparam \out_number|LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \out_number|control[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|control[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_number|LessThan4~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|control[1] .is_wysiwyg = "true";
defparam \out_number|control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \out_number|oc[3]~2 (
// Equation(s):
// \out_number|oc[3]~2_combout  = (!\out_number|control [0] & \out_number|control [1])

	.dataa(gnd),
	.datab(\out_number|control [0]),
	.datac(\out_number|control [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_number|oc[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~2 .lut_mask = 16'h3030;
defparam \out_number|oc[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \out_number|control[2]~feeder (
// Equation(s):
// \out_number|control[2]~feeder_combout  = \out_number|oc[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_number|oc[3]~2_combout ),
	.cin(gnd),
	.combout(\out_number|control[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|control[2]~feeder .lut_mask = 16'hFF00;
defparam \out_number|control[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \out_number|control[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|control[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_number|LessThan4~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|control[2] .is_wysiwyg = "true";
defparam \out_number|control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \out_number|control_new[0]~0 (
// Equation(s):
// \out_number|control_new[0]~0_combout  = (!\out_number|control [1] & (!\out_number|control [0] & !\out_number|control [2]))

	.dataa(\out_number|control [1]),
	.datab(gnd),
	.datac(\out_number|control [0]),
	.datad(\out_number|control [2]),
	.cin(gnd),
	.combout(\out_number|control_new[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|control_new[0]~0 .lut_mask = 16'h0005;
defparam \out_number|control_new[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \out_number|control[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|control_new[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_number|LessThan4~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|control[0] .is_wysiwyg = "true";
defparam \out_number|control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \out_number|control_new[3]~1 (
// Equation(s):
// \out_number|control_new[3]~1_combout  = (!\out_number|control [0] & (!\out_number|control [1] & \out_number|control [2]))

	.dataa(gnd),
	.datab(\out_number|control [0]),
	.datac(\out_number|control [1]),
	.datad(\out_number|control [2]),
	.cin(gnd),
	.combout(\out_number|control_new[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|control_new[3]~1 .lut_mask = 16'h0300;
defparam \out_number|control_new[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N31
dffeas \out_number|control[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_number|control_new[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_number|LessThan4~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_number|control [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_number|control[3] .is_wysiwyg = "true";
defparam \out_number|control[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \switch_in[1]~input (
	.i(switch_in[1]),
	.ibar(gnd),
	.o(\switch_in[1]~input_o ));
// synopsys translate_off
defparam \switch_in[1]~input .bus_hold = "false";
defparam \switch_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \switch_in[0]~input (
	.i(switch_in[0]),
	.ibar(gnd),
	.o(\switch_in[0]~input_o ));
// synopsys translate_off
defparam \switch_in[0]~input .bus_hold = "false";
defparam \switch_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \switch_in[2]~input (
	.i(switch_in[2]),
	.ibar(gnd),
	.o(\switch_in[2]~input_o ));
// synopsys translate_off
defparam \switch_in[2]~input .bus_hold = "false";
defparam \switch_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cycloneive_lcell_comb \digit_write[2]~120 (
// Equation(s):
// \digit_write[2]~120_combout  = (\switch_in[0]~input_o  & (((\switch_in[2]~input_o )))) # (!\switch_in[0]~input_o  & ((\switch_in[2]~input_o  & (mem_reg_rd[2])) # (!\switch_in[2]~input_o  & ((\reg0|r2[2]~146_combout )))))

	.dataa(mem_reg_rd[2]),
	.datab(\switch_in[0]~input_o ),
	.datac(\reg0|r2[2]~146_combout ),
	.datad(\switch_in[2]~input_o ),
	.cin(gnd),
	.combout(\digit_write[2]~120_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~120 .lut_mask = 16'hEE30;
defparam \digit_write[2]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \digit_write[2]~121 (
// Equation(s):
// \digit_write[2]~121_combout  = (\digit_write[2]~120_combout  & (((\pcreg0|pcnter [2])) # (!\switch_in[0]~input_o ))) # (!\digit_write[2]~120_combout  & (\switch_in[0]~input_o  & (mem_reg_wb[2])))

	.dataa(\digit_write[2]~120_combout ),
	.datab(\switch_in[0]~input_o ),
	.datac(mem_reg_wb[2]),
	.datad(\pcreg0|pcnter [2]),
	.cin(gnd),
	.combout(\digit_write[2]~121_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~121 .lut_mask = 16'hEA62;
defparam \digit_write[2]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \digit_write[2]~124 (
// Equation(s):
// \digit_write[2]~124_combout  = (\switch_in[2]~input_o  & ((\mem0|q[17]~11_combout ) # ((\switch_in[0]~input_o )))) # (!\switch_in[2]~input_o  & (((id_inst[2] & !\switch_in[0]~input_o ))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\switch_in[2]~input_o ),
	.datac(id_inst[2]),
	.datad(\switch_in[0]~input_o ),
	.cin(gnd),
	.combout(\digit_write[2]~124_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~124 .lut_mask = 16'hCCB8;
defparam \digit_write[2]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \digit_write[2]~125 (
// Equation(s):
// \digit_write[2]~125_combout  = (\digit_write[2]~124_combout  & (((\mem0|q[22]~8_combout )) # (!\switch_in[0]~input_o ))) # (!\digit_write[2]~124_combout  & (\switch_in[0]~input_o  & (\reg0|r1[2]~146_combout )))

	.dataa(\digit_write[2]~124_combout ),
	.datab(\switch_in[0]~input_o ),
	.datac(\reg0|r1[2]~146_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\digit_write[2]~125_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~125 .lut_mask = 16'hEA62;
defparam \digit_write[2]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \switch_in[3]~input (
	.i(switch_in[3]),
	.ibar(gnd),
	.o(\switch_in[3]~input_o ));
// synopsys translate_off
defparam \switch_in[3]~input .bus_hold = "false";
defparam \switch_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneive_lcell_comb \digit_write[2]~122 (
// Equation(s):
// \digit_write[2]~122_combout  = (\switch_in[2]~input_o  & (((\switch_in[0]~input_o )))) # (!\switch_in[2]~input_o  & ((\switch_in[0]~input_o  & ((\ex_wire_alu_in2[2]~6_combout ))) # (!\switch_in[0]~input_o  & (id_reg_r1[2]))))

	.dataa(id_reg_r1[2]),
	.datab(\switch_in[2]~input_o ),
	.datac(\ex_wire_alu_in2[2]~6_combout ),
	.datad(\switch_in[0]~input_o ),
	.cin(gnd),
	.combout(\digit_write[2]~122_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~122 .lut_mask = 16'hFC22;
defparam \digit_write[2]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \digit_write[2]~123 (
// Equation(s):
// \digit_write[2]~123_combout  = (\switch_in[2]~input_o  & ((\digit_write[2]~122_combout  & ((\mem0|q[2]~22_combout ))) # (!\digit_write[2]~122_combout  & (id_reg_r2[2])))) # (!\switch_in[2]~input_o  & (((\digit_write[2]~122_combout ))))

	.dataa(id_reg_r2[2]),
	.datab(\switch_in[2]~input_o ),
	.datac(\mem0|q[2]~22_combout ),
	.datad(\digit_write[2]~122_combout ),
	.cin(gnd),
	.combout(\digit_write[2]~123_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~123 .lut_mask = 16'hF388;
defparam \digit_write[2]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \digit_write[2]~126 (
// Equation(s):
// \digit_write[2]~126_combout  = (\switch_in[1]~input_o  & (((\switch_in[3]~input_o )))) # (!\switch_in[1]~input_o  & ((\switch_in[3]~input_o  & ((\digit_write[2]~123_combout ))) # (!\switch_in[3]~input_o  & (\digit_write[2]~125_combout ))))

	.dataa(\switch_in[1]~input_o ),
	.datab(\digit_write[2]~125_combout ),
	.datac(\switch_in[3]~input_o ),
	.datad(\digit_write[2]~123_combout ),
	.cin(gnd),
	.combout(\digit_write[2]~126_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~126 .lut_mask = 16'hF4A4;
defparam \digit_write[2]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \digit_write[2]~127 (
// Equation(s):
// \digit_write[2]~127_combout  = (\switch_in[0]~input_o  & ((\switch_in[2]~input_o ) # ((\Add2~22_combout )))) # (!\switch_in[0]~input_o  & (!\switch_in[2]~input_o  & (ex_alu_res[2])))

	.dataa(\switch_in[0]~input_o ),
	.datab(\switch_in[2]~input_o ),
	.datac(ex_alu_res[2]),
	.datad(\Add2~22_combout ),
	.cin(gnd),
	.combout(\digit_write[2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~127 .lut_mask = 16'hBA98;
defparam \digit_write[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \digit_write[2]~128 (
// Equation(s):
// \digit_write[2]~128_combout  = (\switch_in[2]~input_o  & ((\digit_write[2]~127_combout  & ((ex_imm[2]))) # (!\digit_write[2]~127_combout  & (ex_inst[2])))) # (!\switch_in[2]~input_o  & (\digit_write[2]~127_combout ))

	.dataa(\switch_in[2]~input_o ),
	.datab(\digit_write[2]~127_combout ),
	.datac(ex_inst[2]),
	.datad(ex_imm[2]),
	.cin(gnd),
	.combout(\digit_write[2]~128_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~128 .lut_mask = 16'hEC64;
defparam \digit_write[2]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneive_lcell_comb \digit_write[2]~129 (
// Equation(s):
// \digit_write[2]~129_combout  = (\switch_in[1]~input_o  & ((\digit_write[2]~126_combout  & ((\digit_write[2]~128_combout ))) # (!\digit_write[2]~126_combout  & (\digit_write[2]~121_combout )))) # (!\switch_in[1]~input_o  & (((\digit_write[2]~126_combout 
// ))))

	.dataa(\switch_in[1]~input_o ),
	.datab(\digit_write[2]~121_combout ),
	.datac(\digit_write[2]~126_combout ),
	.datad(\digit_write[2]~128_combout ),
	.cin(gnd),
	.combout(\digit_write[2]~129_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[2]~129 .lut_mask = 16'hF858;
defparam \digit_write[2]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \digit_write[1]~132 (
// Equation(s):
// \digit_write[1]~132_combout  = (\switch_in[3]~input_o  & (((\switch_in[2]~input_o )))) # (!\switch_in[3]~input_o  & ((\switch_in[2]~input_o  & (\mem0|q[21]~9_combout )) # (!\switch_in[2]~input_o  & ((\reg0|r1[1]~125_combout )))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\reg0|r1[1]~125_combout ),
	.datac(\switch_in[3]~input_o ),
	.datad(\switch_in[2]~input_o ),
	.cin(gnd),
	.combout(\digit_write[1]~132_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~132 .lut_mask = 16'hFA0C;
defparam \digit_write[1]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \digit_write[1]~133 (
// Equation(s):
// \digit_write[1]~133_combout  = (\switch_in[3]~input_o  & ((\digit_write[1]~132_combout  & (\mem0|q[1]~21_combout )) # (!\digit_write[1]~132_combout  & ((\ex_wire_alu_in2[1]~5_combout ))))) # (!\switch_in[3]~input_o  & (((\digit_write[1]~132_combout ))))

	.dataa(\mem0|q[1]~21_combout ),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\switch_in[3]~input_o ),
	.datad(\digit_write[1]~132_combout ),
	.cin(gnd),
	.combout(\digit_write[1]~133_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~133 .lut_mask = 16'hAFC0;
defparam \digit_write[1]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \digit_write[1]~134 (
// Equation(s):
// \digit_write[1]~134_combout  = (\switch_in[3]~input_o  & (\switch_in[2]~input_o )) # (!\switch_in[3]~input_o  & ((\switch_in[2]~input_o  & (\mem0|q[16]~13_combout )) # (!\switch_in[2]~input_o  & ((id_inst[1])))))

	.dataa(\switch_in[3]~input_o ),
	.datab(\switch_in[2]~input_o ),
	.datac(\mem0|q[16]~13_combout ),
	.datad(id_inst[1]),
	.cin(gnd),
	.combout(\digit_write[1]~134_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~134 .lut_mask = 16'hD9C8;
defparam \digit_write[1]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \digit_write[1]~135 (
// Equation(s):
// \digit_write[1]~135_combout  = (\switch_in[3]~input_o  & ((\digit_write[1]~134_combout  & ((id_reg_r2[1]))) # (!\digit_write[1]~134_combout  & (id_reg_r1[1])))) # (!\switch_in[3]~input_o  & (((\digit_write[1]~134_combout ))))

	.dataa(id_reg_r1[1]),
	.datab(id_reg_r2[1]),
	.datac(\switch_in[3]~input_o ),
	.datad(\digit_write[1]~134_combout ),
	.cin(gnd),
	.combout(\digit_write[1]~135_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~135 .lut_mask = 16'hCFA0;
defparam \digit_write[1]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \digit_write[1]~136 (
// Equation(s):
// \digit_write[1]~136_combout  = (\switch_in[0]~input_o  & ((\switch_in[1]~input_o ) # ((\digit_write[1]~133_combout )))) # (!\switch_in[0]~input_o  & (!\switch_in[1]~input_o  & ((\digit_write[1]~135_combout ))))

	.dataa(\switch_in[0]~input_o ),
	.datab(\switch_in[1]~input_o ),
	.datac(\digit_write[1]~133_combout ),
	.datad(\digit_write[1]~135_combout ),
	.cin(gnd),
	.combout(\digit_write[1]~136_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~136 .lut_mask = 16'hB9A8;
defparam \digit_write[1]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \digit_write[1]~130 (
// Equation(s):
// \digit_write[1]~130_combout  = (\switch_in[3]~input_o  & (((\switch_in[2]~input_o )))) # (!\switch_in[3]~input_o  & ((\switch_in[2]~input_o  & ((mem_reg_rd[1]))) # (!\switch_in[2]~input_o  & (\reg0|r2[1]~125_combout ))))

	.dataa(\switch_in[3]~input_o ),
	.datab(\reg0|r2[1]~125_combout ),
	.datac(mem_reg_rd[1]),
	.datad(\switch_in[2]~input_o ),
	.cin(gnd),
	.combout(\digit_write[1]~130_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~130 .lut_mask = 16'hFA44;
defparam \digit_write[1]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \digit_write[1]~131 (
// Equation(s):
// \digit_write[1]~131_combout  = (\switch_in[3]~input_o  & ((\digit_write[1]~130_combout  & (ex_inst[1])) # (!\digit_write[1]~130_combout  & ((ex_alu_res[1]))))) # (!\switch_in[3]~input_o  & (((\digit_write[1]~130_combout ))))

	.dataa(\switch_in[3]~input_o ),
	.datab(ex_inst[1]),
	.datac(ex_alu_res[1]),
	.datad(\digit_write[1]~130_combout ),
	.cin(gnd),
	.combout(\digit_write[1]~131_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~131 .lut_mask = 16'hDDA0;
defparam \digit_write[1]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \digit_write[1]~137 (
// Equation(s):
// \digit_write[1]~137_combout  = (\switch_in[2]~input_o  & (((\switch_in[3]~input_o )))) # (!\switch_in[2]~input_o  & ((\switch_in[3]~input_o  & (\Add2~21_combout )) # (!\switch_in[3]~input_o  & ((mem_reg_wb[1])))))

	.dataa(\switch_in[2]~input_o ),
	.datab(\Add2~21_combout ),
	.datac(\switch_in[3]~input_o ),
	.datad(mem_reg_wb[1]),
	.cin(gnd),
	.combout(\digit_write[1]~137_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~137 .lut_mask = 16'hE5E0;
defparam \digit_write[1]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \digit_write[1]~138 (
// Equation(s):
// \digit_write[1]~138_combout  = (\switch_in[2]~input_o  & ((\digit_write[1]~137_combout  & (ex_imm[1])) # (!\digit_write[1]~137_combout  & ((\pcreg0|pcnter [1]))))) # (!\switch_in[2]~input_o  & (((\digit_write[1]~137_combout ))))

	.dataa(\switch_in[2]~input_o ),
	.datab(ex_imm[1]),
	.datac(\pcreg0|pcnter [1]),
	.datad(\digit_write[1]~137_combout ),
	.cin(gnd),
	.combout(\digit_write[1]~138_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~138 .lut_mask = 16'hDDA0;
defparam \digit_write[1]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \digit_write[1]~139 (
// Equation(s):
// \digit_write[1]~139_combout  = (\digit_write[1]~136_combout  & (((\digit_write[1]~138_combout )) # (!\switch_in[1]~input_o ))) # (!\digit_write[1]~136_combout  & (\switch_in[1]~input_o  & (\digit_write[1]~131_combout )))

	.dataa(\digit_write[1]~136_combout ),
	.datab(\switch_in[1]~input_o ),
	.datac(\digit_write[1]~131_combout ),
	.datad(\digit_write[1]~138_combout ),
	.cin(gnd),
	.combout(\digit_write[1]~139_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[1]~139 .lut_mask = 16'hEA62;
defparam \digit_write[1]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \digit_write[3]~147 (
// Equation(s):
// \digit_write[3]~147_combout  = (\switch_in[2]~input_o  & (((\switch_in[0]~input_o )))) # (!\switch_in[2]~input_o  & ((\switch_in[0]~input_o  & (\Add2~23_combout )) # (!\switch_in[0]~input_o  & ((ex_alu_res[3])))))

	.dataa(\switch_in[2]~input_o ),
	.datab(\Add2~23_combout ),
	.datac(\switch_in[0]~input_o ),
	.datad(ex_alu_res[3]),
	.cin(gnd),
	.combout(\digit_write[3]~147_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~147 .lut_mask = 16'hE5E0;
defparam \digit_write[3]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \digit_write[3]~148 (
// Equation(s):
// \digit_write[3]~148_combout  = (\digit_write[3]~147_combout  & (((ex_imm[3]) # (!\switch_in[2]~input_o )))) # (!\digit_write[3]~147_combout  & (ex_inst[3] & (\switch_in[2]~input_o )))

	.dataa(ex_inst[3]),
	.datab(\digit_write[3]~147_combout ),
	.datac(\switch_in[2]~input_o ),
	.datad(ex_imm[3]),
	.cin(gnd),
	.combout(\digit_write[3]~148_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~148 .lut_mask = 16'hEC2C;
defparam \digit_write[3]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \digit_write[3]~140 (
// Equation(s):
// \digit_write[3]~140_combout  = (\switch_in[2]~input_o  & (((\switch_in[0]~input_o )))) # (!\switch_in[2]~input_o  & ((\switch_in[0]~input_o  & ((\ex_wire_alu_in2[3]~7_combout ))) # (!\switch_in[0]~input_o  & (id_reg_r1[3]))))

	.dataa(id_reg_r1[3]),
	.datab(\switch_in[2]~input_o ),
	.datac(\switch_in[0]~input_o ),
	.datad(\ex_wire_alu_in2[3]~7_combout ),
	.cin(gnd),
	.combout(\digit_write[3]~140_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~140 .lut_mask = 16'hF2C2;
defparam \digit_write[3]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \digit_write[3]~141 (
// Equation(s):
// \digit_write[3]~141_combout  = (\switch_in[2]~input_o  & ((\digit_write[3]~140_combout  & ((\mem0|q[3]~23_combout ))) # (!\digit_write[3]~140_combout  & (id_reg_r2[3])))) # (!\switch_in[2]~input_o  & (((\digit_write[3]~140_combout ))))

	.dataa(id_reg_r2[3]),
	.datab(\switch_in[2]~input_o ),
	.datac(\digit_write[3]~140_combout ),
	.datad(\mem0|q[3]~23_combout ),
	.cin(gnd),
	.combout(\digit_write[3]~141_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~141 .lut_mask = 16'hF838;
defparam \digit_write[3]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \digit_write[3]~142 (
// Equation(s):
// \digit_write[3]~142_combout  = (\switch_in[2]~input_o  & (((\switch_in[0]~input_o ) # (mem_reg_rd[3])))) # (!\switch_in[2]~input_o  & (\reg0|r2[3]~167_combout  & (!\switch_in[0]~input_o )))

	.dataa(\reg0|r2[3]~167_combout ),
	.datab(\switch_in[2]~input_o ),
	.datac(\switch_in[0]~input_o ),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\digit_write[3]~142_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~142 .lut_mask = 16'hCEC2;
defparam \digit_write[3]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \digit_write[3]~143 (
// Equation(s):
// \digit_write[3]~143_combout  = (\switch_in[0]~input_o  & ((\digit_write[3]~142_combout  & ((\pcreg0|pcnter [3]))) # (!\digit_write[3]~142_combout  & (mem_reg_wb[3])))) # (!\switch_in[0]~input_o  & (((\digit_write[3]~142_combout ))))

	.dataa(\switch_in[0]~input_o ),
	.datab(mem_reg_wb[3]),
	.datac(\digit_write[3]~142_combout ),
	.datad(\pcreg0|pcnter [3]),
	.cin(gnd),
	.combout(\digit_write[3]~143_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~143 .lut_mask = 16'hF858;
defparam \digit_write[3]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \digit_write[3]~144 (
// Equation(s):
// \digit_write[3]~144_combout  = (\switch_in[2]~input_o  & (((\switch_in[0]~input_o ) # (\mem0|q[18]~12_combout )))) # (!\switch_in[2]~input_o  & (id_inst[3] & (!\switch_in[0]~input_o )))

	.dataa(\switch_in[2]~input_o ),
	.datab(id_inst[3]),
	.datac(\switch_in[0]~input_o ),
	.datad(\mem0|q[18]~12_combout ),
	.cin(gnd),
	.combout(\digit_write[3]~144_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~144 .lut_mask = 16'hAEA4;
defparam \digit_write[3]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \digit_write[3]~145 (
// Equation(s):
// \digit_write[3]~145_combout  = (\switch_in[0]~input_o  & ((\digit_write[3]~144_combout  & ((\mem0|q[23]~7_combout ))) # (!\digit_write[3]~144_combout  & (\reg0|r1[3]~167_combout )))) # (!\switch_in[0]~input_o  & (((\digit_write[3]~144_combout ))))

	.dataa(\switch_in[0]~input_o ),
	.datab(\reg0|r1[3]~167_combout ),
	.datac(\digit_write[3]~144_combout ),
	.datad(\mem0|q[23]~7_combout ),
	.cin(gnd),
	.combout(\digit_write[3]~145_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~145 .lut_mask = 16'hF858;
defparam \digit_write[3]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \digit_write[3]~146 (
// Equation(s):
// \digit_write[3]~146_combout  = (\switch_in[3]~input_o  & (((\switch_in[1]~input_o )))) # (!\switch_in[3]~input_o  & ((\switch_in[1]~input_o  & (\digit_write[3]~143_combout )) # (!\switch_in[1]~input_o  & ((\digit_write[3]~145_combout )))))

	.dataa(\switch_in[3]~input_o ),
	.datab(\digit_write[3]~143_combout ),
	.datac(\switch_in[1]~input_o ),
	.datad(\digit_write[3]~145_combout ),
	.cin(gnd),
	.combout(\digit_write[3]~146_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~146 .lut_mask = 16'hE5E0;
defparam \digit_write[3]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \digit_write[3]~149 (
// Equation(s):
// \digit_write[3]~149_combout  = (\switch_in[3]~input_o  & ((\digit_write[3]~146_combout  & (\digit_write[3]~148_combout )) # (!\digit_write[3]~146_combout  & ((\digit_write[3]~141_combout ))))) # (!\switch_in[3]~input_o  & (((\digit_write[3]~146_combout 
// ))))

	.dataa(\switch_in[3]~input_o ),
	.datab(\digit_write[3]~148_combout ),
	.datac(\digit_write[3]~141_combout ),
	.datad(\digit_write[3]~146_combout ),
	.cin(gnd),
	.combout(\digit_write[3]~149_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[3]~149 .lut_mask = 16'hDDA0;
defparam \digit_write[3]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N0
cycloneive_lcell_comb \out_number|oc[3]~9 (
// Equation(s):
// \out_number|oc[3]~9_combout  = (\out_number|control [0] & (((!\digit_write[2]~129_combout  & !\digit_write[1]~139_combout )) # (!\digit_write[3]~149_combout )))

	.dataa(\digit_write[2]~129_combout ),
	.datab(\digit_write[1]~139_combout ),
	.datac(\out_number|control [0]),
	.datad(\digit_write[3]~149_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~9 .lut_mask = 16'h10F0;
defparam \out_number|oc[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \digit_write[7]~29 (
// Equation(s):
// \digit_write[7]~29_combout  = (\switch_in[1]~input_o  & (((\switch_in[3]~input_o )))) # (!\switch_in[1]~input_o  & ((\switch_in[3]~input_o  & ((id_reg_r1[7]))) # (!\switch_in[3]~input_o  & (id_inst[7]))))

	.dataa(id_inst[7]),
	.datab(id_reg_r1[7]),
	.datac(\switch_in[1]~input_o ),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~29 .lut_mask = 16'hFC0A;
defparam \digit_write[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \digit_write[7]~30 (
// Equation(s):
// \digit_write[7]~30_combout  = (\switch_in[1]~input_o  & ((\digit_write[7]~29_combout  & (ex_alu_res[7])) # (!\digit_write[7]~29_combout  & ((\reg0|r2[7]~83_combout ))))) # (!\switch_in[1]~input_o  & (((\digit_write[7]~29_combout ))))

	.dataa(\switch_in[1]~input_o ),
	.datab(ex_alu_res[7]),
	.datac(\reg0|r2[7]~83_combout ),
	.datad(\digit_write[7]~29_combout ),
	.cin(gnd),
	.combout(\digit_write[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~30 .lut_mask = 16'hDDA0;
defparam \digit_write[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \digit_write[7]~27 (
// Equation(s):
// \digit_write[7]~27_combout  = (\switch_in[3]~input_o  & (\switch_in[1]~input_o )) # (!\switch_in[3]~input_o  & ((\switch_in[1]~input_o  & (mem_reg_wb[7])) # (!\switch_in[1]~input_o  & ((\reg0|r1[7]~83_combout )))))

	.dataa(\switch_in[3]~input_o ),
	.datab(\switch_in[1]~input_o ),
	.datac(mem_reg_wb[7]),
	.datad(\reg0|r1[7]~83_combout ),
	.cin(gnd),
	.combout(\digit_write[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~27 .lut_mask = 16'hD9C8;
defparam \digit_write[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \digit_write[7]~28 (
// Equation(s):
// \digit_write[7]~28_combout  = (\switch_in[3]~input_o  & ((\digit_write[7]~27_combout  & ((\Add2~19_combout ))) # (!\digit_write[7]~27_combout  & (\ex_wire_alu_in2[7]~3_combout )))) # (!\switch_in[3]~input_o  & (((\digit_write[7]~27_combout ))))

	.dataa(\switch_in[3]~input_o ),
	.datab(\ex_wire_alu_in2[7]~3_combout ),
	.datac(\Add2~19_combout ),
	.datad(\digit_write[7]~27_combout ),
	.cin(gnd),
	.combout(\digit_write[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~28 .lut_mask = 16'hF588;
defparam \digit_write[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \digit_write[7]~31 (
// Equation(s):
// \digit_write[7]~31_combout  = (\switch_in[2]~input_o  & (((\switch_in[0]~input_o )))) # (!\switch_in[2]~input_o  & ((\switch_in[0]~input_o  & ((\digit_write[7]~28_combout ))) # (!\switch_in[0]~input_o  & (\digit_write[7]~30_combout ))))

	.dataa(\digit_write[7]~30_combout ),
	.datab(\switch_in[2]~input_o ),
	.datac(\switch_in[0]~input_o ),
	.datad(\digit_write[7]~28_combout ),
	.cin(gnd),
	.combout(\digit_write[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~31 .lut_mask = 16'hF2C2;
defparam \digit_write[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \digit_write[7]~26 (
// Equation(s):
// \digit_write[7]~26_combout  = (!\switch_in[1]~input_o  & (id_reg_r2[7] & \switch_in[3]~input_o ))

	.dataa(gnd),
	.datab(\switch_in[1]~input_o ),
	.datac(id_reg_r2[7]),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~26 .lut_mask = 16'h3000;
defparam \digit_write[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \digit_write[7]~32 (
// Equation(s):
// \digit_write[7]~32_combout  = (\switch_in[1]~input_o  & ((\switch_in[3]~input_o  & (ex_imm[7])) # (!\switch_in[3]~input_o  & ((\pcreg0|pcnter [7])))))

	.dataa(\switch_in[3]~input_o ),
	.datab(\switch_in[1]~input_o ),
	.datac(ex_imm[7]),
	.datad(\pcreg0|pcnter [7]),
	.cin(gnd),
	.combout(\digit_write[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~32 .lut_mask = 16'hC480;
defparam \digit_write[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \digit_write[7]~33 (
// Equation(s):
// \digit_write[7]~33_combout  = (\digit_write[7]~32_combout ) # ((\switch_in[3]~input_o  & (!\switch_in[1]~input_o  & \mem0|q[7]~19_combout )))

	.dataa(\switch_in[3]~input_o ),
	.datab(\switch_in[1]~input_o ),
	.datac(\mem0|q[7]~19_combout ),
	.datad(\digit_write[7]~32_combout ),
	.cin(gnd),
	.combout(\digit_write[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~33 .lut_mask = 16'hFF20;
defparam \digit_write[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \digit_write[7]~34 (
// Equation(s):
// \digit_write[7]~34_combout  = (\digit_write[7]~31_combout  & (((\digit_write[7]~33_combout )) # (!\switch_in[2]~input_o ))) # (!\digit_write[7]~31_combout  & (\switch_in[2]~input_o  & (\digit_write[7]~26_combout )))

	.dataa(\digit_write[7]~31_combout ),
	.datab(\switch_in[2]~input_o ),
	.datac(\digit_write[7]~26_combout ),
	.datad(\digit_write[7]~33_combout ),
	.cin(gnd),
	.combout(\digit_write[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[7]~34 .lut_mask = 16'hEA62;
defparam \digit_write[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \switch_in[6]~input (
	.i(switch_in[6]),
	.ibar(gnd),
	.o(\switch_in[6]~input_o ));
// synopsys translate_off
defparam \switch_in[6]~input .bus_hold = "false";
defparam \switch_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \switch_in[7]~input (
	.i(switch_in[7]),
	.ibar(gnd),
	.o(\switch_in[7]~input_o ));
// synopsys translate_off
defparam \switch_in[7]~input .bus_hold = "false";
defparam \switch_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \switch_in[5]~input (
	.i(switch_in[5]),
	.ibar(gnd),
	.o(\switch_in[5]~input_o ));
// synopsys translate_off
defparam \switch_in[5]~input .bus_hold = "false";
defparam \switch_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \digit_write[15]~112 (
// Equation(s):
// \digit_write[15]~112_combout  = (\switch_in[7]~input_o  & (\switch_in[5]~input_o )) # (!\switch_in[7]~input_o  & ((\switch_in[5]~input_o  & (mem_reg_wb[7])) # (!\switch_in[5]~input_o  & ((\reg0|r1[7]~83_combout )))))

	.dataa(\switch_in[7]~input_o ),
	.datab(\switch_in[5]~input_o ),
	.datac(mem_reg_wb[7]),
	.datad(\reg0|r1[7]~83_combout ),
	.cin(gnd),
	.combout(\digit_write[15]~112_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~112 .lut_mask = 16'hD9C8;
defparam \digit_write[15]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \digit_write[15]~113 (
// Equation(s):
// \digit_write[15]~113_combout  = (\switch_in[7]~input_o  & ((\digit_write[15]~112_combout  & (\Add2~19_combout )) # (!\digit_write[15]~112_combout  & ((\ex_wire_alu_in2[7]~3_combout ))))) # (!\switch_in[7]~input_o  & (((\digit_write[15]~112_combout ))))

	.dataa(\Add2~19_combout ),
	.datab(\ex_wire_alu_in2[7]~3_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(\digit_write[15]~112_combout ),
	.cin(gnd),
	.combout(\digit_write[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~113 .lut_mask = 16'hAFC0;
defparam \digit_write[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \digit_write[15]~114 (
// Equation(s):
// \digit_write[15]~114_combout  = (\switch_in[5]~input_o  & (((\switch_in[7]~input_o )))) # (!\switch_in[5]~input_o  & ((\switch_in[7]~input_o  & ((id_reg_r1[7]))) # (!\switch_in[7]~input_o  & (id_inst[7]))))

	.dataa(id_inst[7]),
	.datab(\switch_in[5]~input_o ),
	.datac(id_reg_r1[7]),
	.datad(\switch_in[7]~input_o ),
	.cin(gnd),
	.combout(\digit_write[15]~114_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~114 .lut_mask = 16'hFC22;
defparam \digit_write[15]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \digit_write[15]~115 (
// Equation(s):
// \digit_write[15]~115_combout  = (\digit_write[15]~114_combout  & (((ex_alu_res[7]) # (!\switch_in[5]~input_o )))) # (!\digit_write[15]~114_combout  & (\reg0|r2[7]~83_combout  & (\switch_in[5]~input_o )))

	.dataa(\digit_write[15]~114_combout ),
	.datab(\reg0|r2[7]~83_combout ),
	.datac(\switch_in[5]~input_o ),
	.datad(ex_alu_res[7]),
	.cin(gnd),
	.combout(\digit_write[15]~115_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~115 .lut_mask = 16'hEA4A;
defparam \digit_write[15]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \switch_in[4]~input (
	.i(switch_in[4]),
	.ibar(gnd),
	.o(\switch_in[4]~input_o ));
// synopsys translate_off
defparam \switch_in[4]~input .bus_hold = "false";
defparam \switch_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \digit_write[15]~116 (
// Equation(s):
// \digit_write[15]~116_combout  = (\switch_in[4]~input_o  & ((\digit_write[15]~113_combout ) # ((\switch_in[6]~input_o )))) # (!\switch_in[4]~input_o  & (((\digit_write[15]~115_combout  & !\switch_in[6]~input_o ))))

	.dataa(\digit_write[15]~113_combout ),
	.datab(\digit_write[15]~115_combout ),
	.datac(\switch_in[4]~input_o ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[15]~116_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~116 .lut_mask = 16'hF0AC;
defparam \digit_write[15]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \digit_write[15]~111 (
// Equation(s):
// \digit_write[15]~111_combout  = (\switch_in[7]~input_o  & (id_reg_r2[7] & !\switch_in[5]~input_o ))

	.dataa(\switch_in[7]~input_o ),
	.datab(gnd),
	.datac(id_reg_r2[7]),
	.datad(\switch_in[5]~input_o ),
	.cin(gnd),
	.combout(\digit_write[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~111 .lut_mask = 16'h00A0;
defparam \digit_write[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \digit_write[15]~117 (
// Equation(s):
// \digit_write[15]~117_combout  = (\switch_in[5]~input_o  & ((\switch_in[7]~input_o  & (ex_imm[7])) # (!\switch_in[7]~input_o  & ((\pcreg0|pcnter [7])))))

	.dataa(\switch_in[7]~input_o ),
	.datab(\switch_in[5]~input_o ),
	.datac(ex_imm[7]),
	.datad(\pcreg0|pcnter [7]),
	.cin(gnd),
	.combout(\digit_write[15]~117_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~117 .lut_mask = 16'hC480;
defparam \digit_write[15]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \digit_write[15]~118 (
// Equation(s):
// \digit_write[15]~118_combout  = (\digit_write[15]~117_combout ) # ((\switch_in[7]~input_o  & (!\switch_in[5]~input_o  & \mem0|q[7]~19_combout )))

	.dataa(\switch_in[7]~input_o ),
	.datab(\switch_in[5]~input_o ),
	.datac(\mem0|q[7]~19_combout ),
	.datad(\digit_write[15]~117_combout ),
	.cin(gnd),
	.combout(\digit_write[15]~118_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~118 .lut_mask = 16'hFF20;
defparam \digit_write[15]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \digit_write[15]~119 (
// Equation(s):
// \digit_write[15]~119_combout  = (\switch_in[6]~input_o  & ((\digit_write[15]~116_combout  & ((\digit_write[15]~118_combout ))) # (!\digit_write[15]~116_combout  & (\digit_write[15]~111_combout )))) # (!\switch_in[6]~input_o  & 
// (\digit_write[15]~116_combout ))

	.dataa(\switch_in[6]~input_o ),
	.datab(\digit_write[15]~116_combout ),
	.datac(\digit_write[15]~111_combout ),
	.datad(\digit_write[15]~118_combout ),
	.cin(gnd),
	.combout(\digit_write[15]~119_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[15]~119 .lut_mask = 16'hEC64;
defparam \digit_write[15]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \digit_write[13]~98 (
// Equation(s):
// \digit_write[13]~98_combout  = (\switch_in[5]~input_o  & (((\reg0|r2[5]~41_combout ) # (\switch_in[7]~input_o )))) # (!\switch_in[5]~input_o  & (id_inst[5] & ((!\switch_in[7]~input_o ))))

	.dataa(\switch_in[5]~input_o ),
	.datab(id_inst[5]),
	.datac(\reg0|r2[5]~41_combout ),
	.datad(\switch_in[7]~input_o ),
	.cin(gnd),
	.combout(\digit_write[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~98 .lut_mask = 16'hAAE4;
defparam \digit_write[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \digit_write[13]~99 (
// Equation(s):
// \digit_write[13]~99_combout  = (\digit_write[13]~98_combout  & (((ex_alu_res[5]) # (!\switch_in[7]~input_o )))) # (!\digit_write[13]~98_combout  & (id_reg_r1[5] & (\switch_in[7]~input_o )))

	.dataa(id_reg_r1[5]),
	.datab(\digit_write[13]~98_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(ex_alu_res[5]),
	.cin(gnd),
	.combout(\digit_write[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~99 .lut_mask = 16'hEC2C;
defparam \digit_write[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \digit_write[13]~102 (
// Equation(s):
// \digit_write[13]~102_combout  = (\switch_in[6]~input_o  & (\switch_in[7]~input_o )) # (!\switch_in[6]~input_o  & ((\switch_in[4]~input_o )))

	.dataa(\switch_in[7]~input_o ),
	.datab(\switch_in[4]~input_o ),
	.datac(gnd),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~102 .lut_mask = 16'hAACC;
defparam \digit_write[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \digit_write[13]~100 (
// Equation(s):
// \digit_write[13]~100_combout  = (\switch_in[5]~input_o  & (((\switch_in[7]~input_o )))) # (!\switch_in[5]~input_o  & ((\switch_in[7]~input_o  & ((\ex_wire_alu_in2[5]~1_combout ))) # (!\switch_in[7]~input_o  & (\reg0|r1[5]~41_combout ))))

	.dataa(\switch_in[5]~input_o ),
	.datab(\reg0|r1[5]~41_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(\ex_wire_alu_in2[5]~1_combout ),
	.cin(gnd),
	.combout(\digit_write[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~100 .lut_mask = 16'hF4A4;
defparam \digit_write[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \digit_write[13]~101 (
// Equation(s):
// \digit_write[13]~101_combout  = (\switch_in[5]~input_o  & ((\digit_write[13]~100_combout  & (\Add2~13_combout )) # (!\digit_write[13]~100_combout  & ((mem_reg_wb[5]))))) # (!\switch_in[5]~input_o  & (((\digit_write[13]~100_combout ))))

	.dataa(\Add2~13_combout ),
	.datab(mem_reg_wb[5]),
	.datac(\switch_in[5]~input_o ),
	.datad(\digit_write[13]~100_combout ),
	.cin(gnd),
	.combout(\digit_write[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~101 .lut_mask = 16'hAFC0;
defparam \digit_write[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \digit_write[13]~103 (
// Equation(s):
// \digit_write[13]~103_combout  = (\switch_in[6]~input_o  & (((\digit_write[13]~102_combout )))) # (!\switch_in[6]~input_o  & ((\digit_write[13]~102_combout  & ((\digit_write[13]~101_combout ))) # (!\digit_write[13]~102_combout  & 
// (\digit_write[13]~99_combout ))))

	.dataa(\switch_in[6]~input_o ),
	.datab(\digit_write[13]~99_combout ),
	.datac(\digit_write[13]~102_combout ),
	.datad(\digit_write[13]~101_combout ),
	.cin(gnd),
	.combout(\digit_write[13]~103_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~103 .lut_mask = 16'hF4A4;
defparam \digit_write[13]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \digit_write[13]~95 (
// Equation(s):
// \digit_write[13]~95_combout  = (\switch_in[4]~input_o  & ((\switch_in[5]~input_o ) # ((\mem0|q[5]~16_combout )))) # (!\switch_in[4]~input_o  & (!\switch_in[5]~input_o  & (id_reg_r2[5])))

	.dataa(\switch_in[4]~input_o ),
	.datab(\switch_in[5]~input_o ),
	.datac(id_reg_r2[5]),
	.datad(\mem0|q[5]~16_combout ),
	.cin(gnd),
	.combout(\digit_write[13]~95_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~95 .lut_mask = 16'hBA98;
defparam \digit_write[13]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \digit_write[13]~96 (
// Equation(s):
// \digit_write[13]~96_combout  = (\switch_in[5]~input_o  & ((\digit_write[13]~95_combout  & (ex_imm[5])) # (!\digit_write[13]~95_combout  & ((ex_inst[5]))))) # (!\switch_in[5]~input_o  & (((\digit_write[13]~95_combout ))))

	.dataa(ex_imm[5]),
	.datab(\switch_in[5]~input_o ),
	.datac(\digit_write[13]~95_combout ),
	.datad(ex_inst[5]),
	.cin(gnd),
	.combout(\digit_write[13]~96_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~96 .lut_mask = 16'hBCB0;
defparam \digit_write[13]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \digit_write[13]~97 (
// Equation(s):
// \digit_write[13]~97_combout  = (\switch_in[6]~input_o  & ((\switch_in[7]~input_o ) # ((\switch_in[4]~input_o  & \switch_in[5]~input_o ))))

	.dataa(\switch_in[4]~input_o ),
	.datab(\switch_in[5]~input_o ),
	.datac(\switch_in[7]~input_o ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[13]~97_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[13]~97 .lut_mask = 16'hF800;
defparam \digit_write[13]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \digit_write[13] (
// Equation(s):
// digit_write[13] = (\digit_write[13]~103_combout  & ((\digit_write[13]~96_combout ) # ((!\digit_write[13]~97_combout )))) # (!\digit_write[13]~103_combout  & (((\digit_write[13]~97_combout  & \pcreg0|pcnter [5]))))

	.dataa(\digit_write[13]~103_combout ),
	.datab(\digit_write[13]~96_combout ),
	.datac(\digit_write[13]~97_combout ),
	.datad(\pcreg0|pcnter [5]),
	.cin(gnd),
	.combout(digit_write[13]),
	.cout());
// synopsys translate_off
defparam \digit_write[13] .lut_mask = 16'hDA8A;
defparam \digit_write[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \digit_write[14]~108 (
// Equation(s):
// \digit_write[14]~108_combout  = (\switch_in[7]~input_o  & (((\switch_in[5]~input_o )))) # (!\switch_in[7]~input_o  & ((\switch_in[5]~input_o  & ((mem_reg_wb[6]))) # (!\switch_in[5]~input_o  & (\reg0|r1[6]~62_combout ))))

	.dataa(\switch_in[7]~input_o ),
	.datab(\reg0|r1[6]~62_combout ),
	.datac(mem_reg_wb[6]),
	.datad(\switch_in[5]~input_o ),
	.cin(gnd),
	.combout(\digit_write[14]~108_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[14]~108 .lut_mask = 16'hFA44;
defparam \digit_write[14]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \digit_write[14]~109 (
// Equation(s):
// \digit_write[14]~109_combout  = (\switch_in[7]~input_o  & ((\digit_write[14]~108_combout  & (\Add2~16_combout )) # (!\digit_write[14]~108_combout  & ((\ex_wire_alu_in2[6]~2_combout ))))) # (!\switch_in[7]~input_o  & (\digit_write[14]~108_combout ))

	.dataa(\switch_in[7]~input_o ),
	.datab(\digit_write[14]~108_combout ),
	.datac(\Add2~16_combout ),
	.datad(\ex_wire_alu_in2[6]~2_combout ),
	.cin(gnd),
	.combout(\digit_write[14]~109_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[14]~109 .lut_mask = 16'hE6C4;
defparam \digit_write[14]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \digit_write[14]~106 (
// Equation(s):
// \digit_write[14]~106_combout  = (\switch_in[7]~input_o  & (((\switch_in[5]~input_o )))) # (!\switch_in[7]~input_o  & ((\switch_in[5]~input_o  & ((\reg0|r2[6]~62_combout ))) # (!\switch_in[5]~input_o  & (id_inst[6]))))

	.dataa(\switch_in[7]~input_o ),
	.datab(id_inst[6]),
	.datac(\reg0|r2[6]~62_combout ),
	.datad(\switch_in[5]~input_o ),
	.cin(gnd),
	.combout(\digit_write[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[14]~106 .lut_mask = 16'hFA44;
defparam \digit_write[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \digit_write[14]~107 (
// Equation(s):
// \digit_write[14]~107_combout  = (\switch_in[7]~input_o  & ((\digit_write[14]~106_combout  & (ex_alu_res[6])) # (!\digit_write[14]~106_combout  & ((id_reg_r1[6]))))) # (!\switch_in[7]~input_o  & (\digit_write[14]~106_combout ))

	.dataa(\switch_in[7]~input_o ),
	.datab(\digit_write[14]~106_combout ),
	.datac(ex_alu_res[6]),
	.datad(id_reg_r1[6]),
	.cin(gnd),
	.combout(\digit_write[14]~107_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[14]~107 .lut_mask = 16'hE6C4;
defparam \digit_write[14]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \digit_write[14]~110 (
// Equation(s):
// \digit_write[14]~110_combout  = (\digit_write[13]~102_combout  & ((\digit_write[14]~109_combout ) # ((\switch_in[6]~input_o )))) # (!\digit_write[13]~102_combout  & (((\digit_write[14]~107_combout  & !\switch_in[6]~input_o ))))

	.dataa(\digit_write[13]~102_combout ),
	.datab(\digit_write[14]~109_combout ),
	.datac(\digit_write[14]~107_combout ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[14]~110_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[14]~110 .lut_mask = 16'hAAD8;
defparam \digit_write[14]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \digit_write[14]~104 (
// Equation(s):
// \digit_write[14]~104_combout  = (\switch_in[4]~input_o  & (((\switch_in[5]~input_o )))) # (!\switch_in[4]~input_o  & ((\switch_in[5]~input_o  & ((ex_inst[6]))) # (!\switch_in[5]~input_o  & (id_reg_r2[6]))))

	.dataa(\switch_in[4]~input_o ),
	.datab(id_reg_r2[6]),
	.datac(ex_inst[6]),
	.datad(\switch_in[5]~input_o ),
	.cin(gnd),
	.combout(\digit_write[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[14]~104 .lut_mask = 16'hFA44;
defparam \digit_write[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \digit_write[14]~105 (
// Equation(s):
// \digit_write[14]~105_combout  = (\switch_in[4]~input_o  & ((\digit_write[14]~104_combout  & ((ex_imm[6]))) # (!\digit_write[14]~104_combout  & (\mem0|q[6]~17_combout )))) # (!\switch_in[4]~input_o  & (((\digit_write[14]~104_combout ))))

	.dataa(\switch_in[4]~input_o ),
	.datab(\mem0|q[6]~17_combout ),
	.datac(ex_imm[6]),
	.datad(\digit_write[14]~104_combout ),
	.cin(gnd),
	.combout(\digit_write[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[14]~105 .lut_mask = 16'hF588;
defparam \digit_write[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \digit_write[14] (
// Equation(s):
// digit_write[14] = (\digit_write[14]~110_combout  & ((\digit_write[14]~105_combout ) # ((!\digit_write[13]~97_combout )))) # (!\digit_write[14]~110_combout  & (((\digit_write[13]~97_combout  & \pcreg0|pcnter [6]))))

	.dataa(\digit_write[14]~110_combout ),
	.datab(\digit_write[14]~105_combout ),
	.datac(\digit_write[13]~97_combout ),
	.datad(\pcreg0|pcnter [6]),
	.cin(gnd),
	.combout(digit_write[14]),
	.cout());
// synopsys translate_off
defparam \digit_write[14] .lut_mask = 16'hDA8A;
defparam \digit_write[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \out_number|oc[3]~5 (
// Equation(s):
// \out_number|oc[3]~5_combout  = (\digit_write[15]~119_combout  & ((digit_write[13]) # (digit_write[14])))

	.dataa(\digit_write[15]~119_combout ),
	.datab(digit_write[13]),
	.datac(gnd),
	.datad(digit_write[14]),
	.cin(gnd),
	.combout(\out_number|oc[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~5 .lut_mask = 16'hAA88;
defparam \out_number|oc[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \digit_write[11]~92 (
// Equation(s):
// \digit_write[11]~92_combout  = (\switch_in[7]~input_o  & ((\switch_in[6]~input_o ) # ((\Add2~23_combout )))) # (!\switch_in[7]~input_o  & (!\switch_in[6]~input_o  & (mem_reg_wb[3])))

	.dataa(\switch_in[7]~input_o ),
	.datab(\switch_in[6]~input_o ),
	.datac(mem_reg_wb[3]),
	.datad(\Add2~23_combout ),
	.cin(gnd),
	.combout(\digit_write[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~92 .lut_mask = 16'hBA98;
defparam \digit_write[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_lcell_comb \digit_write[11]~93 (
// Equation(s):
// \digit_write[11]~93_combout  = (\switch_in[6]~input_o  & ((\digit_write[11]~92_combout  & ((ex_imm[3]))) # (!\digit_write[11]~92_combout  & (\pcreg0|pcnter [3])))) # (!\switch_in[6]~input_o  & (((\digit_write[11]~92_combout ))))

	.dataa(\pcreg0|pcnter [3]),
	.datab(\switch_in[6]~input_o ),
	.datac(\digit_write[11]~92_combout ),
	.datad(ex_imm[3]),
	.cin(gnd),
	.combout(\digit_write[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~93 .lut_mask = 16'hF838;
defparam \digit_write[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneive_lcell_comb \digit_write[11]~89 (
// Equation(s):
// \digit_write[11]~89_combout  = (\switch_in[6]~input_o  & ((\switch_in[7]~input_o ) # ((\mem0|q[18]~12_combout )))) # (!\switch_in[6]~input_o  & (!\switch_in[7]~input_o  & ((id_inst[3]))))

	.dataa(\switch_in[6]~input_o ),
	.datab(\switch_in[7]~input_o ),
	.datac(\mem0|q[18]~12_combout ),
	.datad(id_inst[3]),
	.cin(gnd),
	.combout(\digit_write[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~89 .lut_mask = 16'hB9A8;
defparam \digit_write[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \digit_write[11]~90 (
// Equation(s):
// \digit_write[11]~90_combout  = (\switch_in[7]~input_o  & ((\digit_write[11]~89_combout  & (id_reg_r2[3])) # (!\digit_write[11]~89_combout  & ((id_reg_r1[3]))))) # (!\switch_in[7]~input_o  & (((\digit_write[11]~89_combout ))))

	.dataa(id_reg_r2[3]),
	.datab(\switch_in[7]~input_o ),
	.datac(\digit_write[11]~89_combout ),
	.datad(id_reg_r1[3]),
	.cin(gnd),
	.combout(\digit_write[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~90 .lut_mask = 16'hBCB0;
defparam \digit_write[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \digit_write[11]~87 (
// Equation(s):
// \digit_write[11]~87_combout  = (\switch_in[6]~input_o  & ((\mem0|q[23]~7_combout ) # ((\switch_in[7]~input_o )))) # (!\switch_in[6]~input_o  & (((\reg0|r1[3]~167_combout  & !\switch_in[7]~input_o ))))

	.dataa(\switch_in[6]~input_o ),
	.datab(\mem0|q[23]~7_combout ),
	.datac(\reg0|r1[3]~167_combout ),
	.datad(\switch_in[7]~input_o ),
	.cin(gnd),
	.combout(\digit_write[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~87 .lut_mask = 16'hAAD8;
defparam \digit_write[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \digit_write[11]~88 (
// Equation(s):
// \digit_write[11]~88_combout  = (\digit_write[11]~87_combout  & (((\mem0|q[3]~23_combout ) # (!\switch_in[7]~input_o )))) # (!\digit_write[11]~87_combout  & (\ex_wire_alu_in2[3]~7_combout  & (\switch_in[7]~input_o )))

	.dataa(\ex_wire_alu_in2[3]~7_combout ),
	.datab(\digit_write[11]~87_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(\mem0|q[3]~23_combout ),
	.cin(gnd),
	.combout(\digit_write[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~88 .lut_mask = 16'hEC2C;
defparam \digit_write[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \digit_write[11]~91 (
// Equation(s):
// \digit_write[11]~91_combout  = (\switch_in[5]~input_o  & (((\switch_in[4]~input_o )))) # (!\switch_in[5]~input_o  & ((\switch_in[4]~input_o  & ((\digit_write[11]~88_combout ))) # (!\switch_in[4]~input_o  & (\digit_write[11]~90_combout ))))

	.dataa(\digit_write[11]~90_combout ),
	.datab(\switch_in[5]~input_o ),
	.datac(\switch_in[4]~input_o ),
	.datad(\digit_write[11]~88_combout ),
	.cin(gnd),
	.combout(\digit_write[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~91 .lut_mask = 16'hF2C2;
defparam \digit_write[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \digit_write[11]~85 (
// Equation(s):
// \digit_write[11]~85_combout  = (\switch_in[6]~input_o  & ((\switch_in[7]~input_o ) # ((mem_reg_rd[3])))) # (!\switch_in[6]~input_o  & (!\switch_in[7]~input_o  & (\reg0|r2[3]~167_combout )))

	.dataa(\switch_in[6]~input_o ),
	.datab(\switch_in[7]~input_o ),
	.datac(\reg0|r2[3]~167_combout ),
	.datad(mem_reg_rd[3]),
	.cin(gnd),
	.combout(\digit_write[11]~85_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~85 .lut_mask = 16'hBA98;
defparam \digit_write[11]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \digit_write[11]~86 (
// Equation(s):
// \digit_write[11]~86_combout  = (\switch_in[7]~input_o  & ((\digit_write[11]~85_combout  & ((ex_inst[3]))) # (!\digit_write[11]~85_combout  & (ex_alu_res[3])))) # (!\switch_in[7]~input_o  & (((\digit_write[11]~85_combout ))))

	.dataa(\switch_in[7]~input_o ),
	.datab(ex_alu_res[3]),
	.datac(ex_inst[3]),
	.datad(\digit_write[11]~85_combout ),
	.cin(gnd),
	.combout(\digit_write[11]~86_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~86 .lut_mask = 16'hF588;
defparam \digit_write[11]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \digit_write[11]~94 (
// Equation(s):
// \digit_write[11]~94_combout  = (\digit_write[11]~91_combout  & ((\digit_write[11]~93_combout ) # ((!\switch_in[5]~input_o )))) # (!\digit_write[11]~91_combout  & (((\switch_in[5]~input_o  & \digit_write[11]~86_combout ))))

	.dataa(\digit_write[11]~93_combout ),
	.datab(\digit_write[11]~91_combout ),
	.datac(\switch_in[5]~input_o ),
	.datad(\digit_write[11]~86_combout ),
	.cin(gnd),
	.combout(\digit_write[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[11]~94 .lut_mask = 16'hBC8C;
defparam \digit_write[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \digit_write[10]~77 (
// Equation(s):
// \digit_write[10]~77_combout  = (\switch_in[4]~input_o  & ((\ex_wire_alu_in2[2]~6_combout ) # ((\switch_in[6]~input_o )))) # (!\switch_in[4]~input_o  & (((id_reg_r1[2] & !\switch_in[6]~input_o ))))

	.dataa(\switch_in[4]~input_o ),
	.datab(\ex_wire_alu_in2[2]~6_combout ),
	.datac(id_reg_r1[2]),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~77 .lut_mask = 16'hAAD8;
defparam \digit_write[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneive_lcell_comb \digit_write[10]~78 (
// Equation(s):
// \digit_write[10]~78_combout  = (\digit_write[10]~77_combout  & (((\mem0|q[2]~22_combout ) # (!\switch_in[6]~input_o )))) # (!\digit_write[10]~77_combout  & (id_reg_r2[2] & ((\switch_in[6]~input_o ))))

	.dataa(id_reg_r2[2]),
	.datab(\digit_write[10]~77_combout ),
	.datac(\mem0|q[2]~22_combout ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[10]~78_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~78 .lut_mask = 16'hE2CC;
defparam \digit_write[10]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \digit_write[10]~79 (
// Equation(s):
// \digit_write[10]~79_combout  = (\switch_in[6]~input_o  & ((\mem0|q[17]~11_combout ) # ((\switch_in[4]~input_o )))) # (!\switch_in[6]~input_o  & (((!\switch_in[4]~input_o  & id_inst[2]))))

	.dataa(\mem0|q[17]~11_combout ),
	.datab(\switch_in[6]~input_o ),
	.datac(\switch_in[4]~input_o ),
	.datad(id_inst[2]),
	.cin(gnd),
	.combout(\digit_write[10]~79_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~79 .lut_mask = 16'hCBC8;
defparam \digit_write[10]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneive_lcell_comb \digit_write[10]~80 (
// Equation(s):
// \digit_write[10]~80_combout  = (\switch_in[4]~input_o  & ((\digit_write[10]~79_combout  & ((\mem0|q[22]~8_combout ))) # (!\digit_write[10]~79_combout  & (\reg0|r1[2]~146_combout )))) # (!\switch_in[4]~input_o  & (\digit_write[10]~79_combout ))

	.dataa(\switch_in[4]~input_o ),
	.datab(\digit_write[10]~79_combout ),
	.datac(\reg0|r1[2]~146_combout ),
	.datad(\mem0|q[22]~8_combout ),
	.cin(gnd),
	.combout(\digit_write[10]~80_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~80 .lut_mask = 16'hEC64;
defparam \digit_write[10]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \digit_write[10]~81 (
// Equation(s):
// \digit_write[10]~81_combout  = (\switch_in[5]~input_o  & (((\switch_in[7]~input_o )))) # (!\switch_in[5]~input_o  & ((\switch_in[7]~input_o  & (\digit_write[10]~78_combout )) # (!\switch_in[7]~input_o  & ((\digit_write[10]~80_combout )))))

	.dataa(\digit_write[10]~78_combout ),
	.datab(\digit_write[10]~80_combout ),
	.datac(\switch_in[5]~input_o ),
	.datad(\switch_in[7]~input_o ),
	.cin(gnd),
	.combout(\digit_write[10]~81_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~81 .lut_mask = 16'hFA0C;
defparam \digit_write[10]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \digit_write[10]~75 (
// Equation(s):
// \digit_write[10]~75_combout  = (\switch_in[4]~input_o  & (((\switch_in[6]~input_o )))) # (!\switch_in[4]~input_o  & ((\switch_in[6]~input_o  & (mem_reg_rd[2])) # (!\switch_in[6]~input_o  & ((\reg0|r2[2]~146_combout )))))

	.dataa(mem_reg_rd[2]),
	.datab(\reg0|r2[2]~146_combout ),
	.datac(\switch_in[4]~input_o ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~75 .lut_mask = 16'hFA0C;
defparam \digit_write[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \digit_write[10]~76 (
// Equation(s):
// \digit_write[10]~76_combout  = (\digit_write[10]~75_combout  & (((\pcreg0|pcnter [2]) # (!\switch_in[4]~input_o )))) # (!\digit_write[10]~75_combout  & (mem_reg_wb[2] & (\switch_in[4]~input_o )))

	.dataa(mem_reg_wb[2]),
	.datab(\digit_write[10]~75_combout ),
	.datac(\switch_in[4]~input_o ),
	.datad(\pcreg0|pcnter [2]),
	.cin(gnd),
	.combout(\digit_write[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~76 .lut_mask = 16'hEC2C;
defparam \digit_write[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \digit_write[10]~82 (
// Equation(s):
// \digit_write[10]~82_combout  = (\switch_in[4]~input_o  & ((\switch_in[6]~input_o ) # ((\Add2~22_combout )))) # (!\switch_in[4]~input_o  & (!\switch_in[6]~input_o  & (ex_alu_res[2])))

	.dataa(\switch_in[4]~input_o ),
	.datab(\switch_in[6]~input_o ),
	.datac(ex_alu_res[2]),
	.datad(\Add2~22_combout ),
	.cin(gnd),
	.combout(\digit_write[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~82 .lut_mask = 16'hBA98;
defparam \digit_write[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \digit_write[10]~83 (
// Equation(s):
// \digit_write[10]~83_combout  = (\digit_write[10]~82_combout  & ((ex_imm[2]) # ((!\switch_in[6]~input_o )))) # (!\digit_write[10]~82_combout  & (((ex_inst[2] & \switch_in[6]~input_o ))))

	.dataa(ex_imm[2]),
	.datab(ex_inst[2]),
	.datac(\digit_write[10]~82_combout ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[10]~83_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~83 .lut_mask = 16'hACF0;
defparam \digit_write[10]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \digit_write[10]~84 (
// Equation(s):
// \digit_write[10]~84_combout  = (\digit_write[10]~81_combout  & (((\digit_write[10]~83_combout )) # (!\switch_in[5]~input_o ))) # (!\digit_write[10]~81_combout  & (\switch_in[5]~input_o  & (\digit_write[10]~76_combout )))

	.dataa(\digit_write[10]~81_combout ),
	.datab(\switch_in[5]~input_o ),
	.datac(\digit_write[10]~76_combout ),
	.datad(\digit_write[10]~83_combout ),
	.cin(gnd),
	.combout(\digit_write[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[10]~84 .lut_mask = 16'hEA62;
defparam \digit_write[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \digit_write[9]~65 (
// Equation(s):
// \digit_write[9]~65_combout  = (\switch_in[6]~input_o  & (((\switch_in[4]~input_o )))) # (!\switch_in[6]~input_o  & ((\switch_in[4]~input_o  & ((\ex_wire_alu_in2[1]~5_combout ))) # (!\switch_in[4]~input_o  & (id_reg_r1[1]))))

	.dataa(id_reg_r1[1]),
	.datab(\ex_wire_alu_in2[1]~5_combout ),
	.datac(\switch_in[6]~input_o ),
	.datad(\switch_in[4]~input_o ),
	.cin(gnd),
	.combout(\digit_write[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~65 .lut_mask = 16'hFC0A;
defparam \digit_write[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \digit_write[9]~66 (
// Equation(s):
// \digit_write[9]~66_combout  = (\switch_in[6]~input_o  & ((\digit_write[9]~65_combout  & (\mem0|q[1]~21_combout )) # (!\digit_write[9]~65_combout  & ((id_reg_r2[1]))))) # (!\switch_in[6]~input_o  & (((\digit_write[9]~65_combout ))))

	.dataa(\mem0|q[1]~21_combout ),
	.datab(\switch_in[6]~input_o ),
	.datac(id_reg_r2[1]),
	.datad(\digit_write[9]~65_combout ),
	.cin(gnd),
	.combout(\digit_write[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~66 .lut_mask = 16'hBBC0;
defparam \digit_write[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \digit_write[9]~72 (
// Equation(s):
// \digit_write[9]~72_combout  = (\switch_in[6]~input_o  & (\switch_in[4]~input_o )) # (!\switch_in[6]~input_o  & ((\switch_in[4]~input_o  & ((\Add2~21_combout ))) # (!\switch_in[4]~input_o  & (ex_alu_res[1]))))

	.dataa(\switch_in[6]~input_o ),
	.datab(\switch_in[4]~input_o ),
	.datac(ex_alu_res[1]),
	.datad(\Add2~21_combout ),
	.cin(gnd),
	.combout(\digit_write[9]~72_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~72 .lut_mask = 16'hDC98;
defparam \digit_write[9]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \digit_write[9]~73 (
// Equation(s):
// \digit_write[9]~73_combout  = (\switch_in[6]~input_o  & ((\digit_write[9]~72_combout  & (ex_imm[1])) # (!\digit_write[9]~72_combout  & ((ex_inst[1]))))) # (!\switch_in[6]~input_o  & (((\digit_write[9]~72_combout ))))

	.dataa(ex_imm[1]),
	.datab(\switch_in[6]~input_o ),
	.datac(\digit_write[9]~72_combout ),
	.datad(ex_inst[1]),
	.cin(gnd),
	.combout(\digit_write[9]~73_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~73 .lut_mask = 16'hBCB0;
defparam \digit_write[9]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \digit_write[9]~67 (
// Equation(s):
// \digit_write[9]~67_combout  = (\switch_in[6]~input_o  & ((mem_reg_rd[1]) # ((\switch_in[4]~input_o )))) # (!\switch_in[6]~input_o  & (((\reg0|r2[1]~125_combout  & !\switch_in[4]~input_o ))))

	.dataa(mem_reg_rd[1]),
	.datab(\switch_in[6]~input_o ),
	.datac(\reg0|r2[1]~125_combout ),
	.datad(\switch_in[4]~input_o ),
	.cin(gnd),
	.combout(\digit_write[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~67 .lut_mask = 16'hCCB8;
defparam \digit_write[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \digit_write[9]~68 (
// Equation(s):
// \digit_write[9]~68_combout  = (\switch_in[4]~input_o  & ((\digit_write[9]~67_combout  & ((\pcreg0|pcnter [1]))) # (!\digit_write[9]~67_combout  & (mem_reg_wb[1])))) # (!\switch_in[4]~input_o  & (((\digit_write[9]~67_combout ))))

	.dataa(mem_reg_wb[1]),
	.datab(\pcreg0|pcnter [1]),
	.datac(\switch_in[4]~input_o ),
	.datad(\digit_write[9]~67_combout ),
	.cin(gnd),
	.combout(\digit_write[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~68 .lut_mask = 16'hCFA0;
defparam \digit_write[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \digit_write[9]~69 (
// Equation(s):
// \digit_write[9]~69_combout  = (\switch_in[4]~input_o  & (((\switch_in[6]~input_o )))) # (!\switch_in[4]~input_o  & ((\switch_in[6]~input_o  & (\mem0|q[16]~13_combout )) # (!\switch_in[6]~input_o  & ((id_inst[1])))))

	.dataa(\mem0|q[16]~13_combout ),
	.datab(\switch_in[4]~input_o ),
	.datac(\switch_in[6]~input_o ),
	.datad(id_inst[1]),
	.cin(gnd),
	.combout(\digit_write[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~69 .lut_mask = 16'hE3E0;
defparam \digit_write[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \digit_write[9]~70 (
// Equation(s):
// \digit_write[9]~70_combout  = (\switch_in[4]~input_o  & ((\digit_write[9]~69_combout  & (\mem0|q[21]~9_combout )) # (!\digit_write[9]~69_combout  & ((\reg0|r1[1]~125_combout ))))) # (!\switch_in[4]~input_o  & (((\digit_write[9]~69_combout ))))

	.dataa(\mem0|q[21]~9_combout ),
	.datab(\switch_in[4]~input_o ),
	.datac(\digit_write[9]~69_combout ),
	.datad(\reg0|r1[1]~125_combout ),
	.cin(gnd),
	.combout(\digit_write[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~70 .lut_mask = 16'hBCB0;
defparam \digit_write[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \digit_write[9]~71 (
// Equation(s):
// \digit_write[9]~71_combout  = (\switch_in[5]~input_o  & ((\switch_in[7]~input_o ) # ((\digit_write[9]~68_combout )))) # (!\switch_in[5]~input_o  & (!\switch_in[7]~input_o  & ((\digit_write[9]~70_combout ))))

	.dataa(\switch_in[5]~input_o ),
	.datab(\switch_in[7]~input_o ),
	.datac(\digit_write[9]~68_combout ),
	.datad(\digit_write[9]~70_combout ),
	.cin(gnd),
	.combout(\digit_write[9]~71_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~71 .lut_mask = 16'hB9A8;
defparam \digit_write[9]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \digit_write[9]~74 (
// Equation(s):
// \digit_write[9]~74_combout  = (\switch_in[7]~input_o  & ((\digit_write[9]~71_combout  & ((\digit_write[9]~73_combout ))) # (!\digit_write[9]~71_combout  & (\digit_write[9]~66_combout )))) # (!\switch_in[7]~input_o  & (((\digit_write[9]~71_combout ))))

	.dataa(\digit_write[9]~66_combout ),
	.datab(\digit_write[9]~73_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(\digit_write[9]~71_combout ),
	.cin(gnd),
	.combout(\digit_write[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[9]~74 .lut_mask = 16'hCFA0;
defparam \digit_write[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \out_number|oc[3]~4 (
// Equation(s):
// \out_number|oc[3]~4_combout  = (\digit_write[11]~94_combout  & ((\digit_write[10]~84_combout ) # (\digit_write[9]~74_combout )))

	.dataa(\digit_write[11]~94_combout ),
	.datab(gnd),
	.datac(\digit_write[10]~84_combout ),
	.datad(\digit_write[9]~74_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~4 .lut_mask = 16'hAAA0;
defparam \out_number|oc[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneive_lcell_comb \out_number|oc[3]~6 (
// Equation(s):
// \out_number|oc[3]~6_combout  = (\out_number|control [2] & ((!\out_number|oc[3]~4_combout ))) # (!\out_number|control [2] & (!\out_number|oc[3]~5_combout ))

	.dataa(gnd),
	.datab(\out_number|oc[3]~5_combout ),
	.datac(\out_number|control [2]),
	.datad(\out_number|oc[3]~4_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~6 .lut_mask = 16'h03F3;
defparam \out_number|oc[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \digit_write[5]~10 (
// Equation(s):
// \digit_write[5]~10_combout  = (\switch_in[1]~input_o  & (\switch_in[0]~input_o )) # (!\switch_in[1]~input_o  & ((\switch_in[0]~input_o  & ((\mem0|q[5]~16_combout ))) # (!\switch_in[0]~input_o  & (id_reg_r2[5]))))

	.dataa(\switch_in[1]~input_o ),
	.datab(\switch_in[0]~input_o ),
	.datac(id_reg_r2[5]),
	.datad(\mem0|q[5]~16_combout ),
	.cin(gnd),
	.combout(\digit_write[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~10 .lut_mask = 16'hDC98;
defparam \digit_write[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \digit_write[5]~11 (
// Equation(s):
// \digit_write[5]~11_combout  = (\switch_in[1]~input_o  & ((\digit_write[5]~10_combout  & (ex_imm[5])) # (!\digit_write[5]~10_combout  & ((ex_inst[5]))))) # (!\switch_in[1]~input_o  & (((\digit_write[5]~10_combout ))))

	.dataa(ex_imm[5]),
	.datab(ex_inst[5]),
	.datac(\switch_in[1]~input_o ),
	.datad(\digit_write[5]~10_combout ),
	.cin(gnd),
	.combout(\digit_write[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~11 .lut_mask = 16'hAFC0;
defparam \digit_write[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \digit_write[5]~12 (
// Equation(s):
// \digit_write[5]~12_combout  = (\switch_in[2]~input_o  & ((\switch_in[3]~input_o ) # ((\switch_in[1]~input_o  & \switch_in[0]~input_o ))))

	.dataa(\switch_in[1]~input_o ),
	.datab(\switch_in[0]~input_o ),
	.datac(\switch_in[3]~input_o ),
	.datad(\switch_in[2]~input_o ),
	.cin(gnd),
	.combout(\digit_write[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~12 .lut_mask = 16'hF800;
defparam \digit_write[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \digit_write[5]~15 (
// Equation(s):
// \digit_write[5]~15_combout  = (\switch_in[3]~input_o  & ((\ex_wire_alu_in2[5]~1_combout ) # ((\switch_in[1]~input_o )))) # (!\switch_in[3]~input_o  & (((\reg0|r1[5]~41_combout  & !\switch_in[1]~input_o ))))

	.dataa(\ex_wire_alu_in2[5]~1_combout ),
	.datab(\switch_in[3]~input_o ),
	.datac(\reg0|r1[5]~41_combout ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~15 .lut_mask = 16'hCCB8;
defparam \digit_write[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \digit_write[5]~16 (
// Equation(s):
// \digit_write[5]~16_combout  = (\digit_write[5]~15_combout  & ((\Add2~13_combout ) # ((!\switch_in[1]~input_o )))) # (!\digit_write[5]~15_combout  & (((mem_reg_wb[5] & \switch_in[1]~input_o ))))

	.dataa(\Add2~13_combout ),
	.datab(mem_reg_wb[5]),
	.datac(\digit_write[5]~15_combout ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~16 .lut_mask = 16'hACF0;
defparam \digit_write[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \digit_write[5]~13 (
// Equation(s):
// \digit_write[5]~13_combout  = (\switch_in[3]~input_o  & (((\switch_in[1]~input_o )))) # (!\switch_in[3]~input_o  & ((\switch_in[1]~input_o  & ((\reg0|r2[5]~41_combout ))) # (!\switch_in[1]~input_o  & (id_inst[5]))))

	.dataa(\switch_in[3]~input_o ),
	.datab(id_inst[5]),
	.datac(\reg0|r2[5]~41_combout ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~13 .lut_mask = 16'hFA44;
defparam \digit_write[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \digit_write[5]~14 (
// Equation(s):
// \digit_write[5]~14_combout  = (\switch_in[3]~input_o  & ((\digit_write[5]~13_combout  & ((ex_alu_res[5]))) # (!\digit_write[5]~13_combout  & (id_reg_r1[5])))) # (!\switch_in[3]~input_o  & (\digit_write[5]~13_combout ))

	.dataa(\switch_in[3]~input_o ),
	.datab(\digit_write[5]~13_combout ),
	.datac(id_reg_r1[5]),
	.datad(ex_alu_res[5]),
	.cin(gnd),
	.combout(\digit_write[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~14 .lut_mask = 16'hEC64;
defparam \digit_write[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \digit_write[5]~17 (
// Equation(s):
// \digit_write[5]~17_combout  = (\switch_in[2]~input_o  & (\switch_in[3]~input_o )) # (!\switch_in[2]~input_o  & ((\switch_in[0]~input_o )))

	.dataa(gnd),
	.datab(\switch_in[2]~input_o ),
	.datac(\switch_in[3]~input_o ),
	.datad(\switch_in[0]~input_o ),
	.cin(gnd),
	.combout(\digit_write[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~17 .lut_mask = 16'hF3C0;
defparam \digit_write[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \digit_write[5]~18 (
// Equation(s):
// \digit_write[5]~18_combout  = (\switch_in[2]~input_o  & (((\digit_write[5]~17_combout )))) # (!\switch_in[2]~input_o  & ((\digit_write[5]~17_combout  & (\digit_write[5]~16_combout )) # (!\digit_write[5]~17_combout  & ((\digit_write[5]~14_combout )))))

	.dataa(\digit_write[5]~16_combout ),
	.datab(\switch_in[2]~input_o ),
	.datac(\digit_write[5]~14_combout ),
	.datad(\digit_write[5]~17_combout ),
	.cin(gnd),
	.combout(\digit_write[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[5]~18 .lut_mask = 16'hEE30;
defparam \digit_write[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \digit_write[5] (
// Equation(s):
// digit_write[5] = (\digit_write[5]~12_combout  & ((\digit_write[5]~18_combout  & ((\digit_write[5]~11_combout ))) # (!\digit_write[5]~18_combout  & (\pcreg0|pcnter [5])))) # (!\digit_write[5]~12_combout  & (((\digit_write[5]~18_combout ))))

	.dataa(\pcreg0|pcnter [5]),
	.datab(\digit_write[5]~11_combout ),
	.datac(\digit_write[5]~12_combout ),
	.datad(\digit_write[5]~18_combout ),
	.cin(gnd),
	.combout(digit_write[5]),
	.cout());
// synopsys translate_off
defparam \digit_write[5] .lut_mask = 16'hCFA0;
defparam \digit_write[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \digit_write[6]~23 (
// Equation(s):
// \digit_write[6]~23_combout  = (\switch_in[1]~input_o  & (((mem_reg_wb[6]) # (\switch_in[3]~input_o )))) # (!\switch_in[1]~input_o  & (\reg0|r1[6]~62_combout  & ((!\switch_in[3]~input_o ))))

	.dataa(\switch_in[1]~input_o ),
	.datab(\reg0|r1[6]~62_combout ),
	.datac(mem_reg_wb[6]),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[6]~23 .lut_mask = 16'hAAE4;
defparam \digit_write[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \digit_write[6]~24 (
// Equation(s):
// \digit_write[6]~24_combout  = (\digit_write[6]~23_combout  & (((\Add2~16_combout ) # (!\switch_in[3]~input_o )))) # (!\digit_write[6]~23_combout  & (\ex_wire_alu_in2[6]~2_combout  & ((\switch_in[3]~input_o ))))

	.dataa(\digit_write[6]~23_combout ),
	.datab(\ex_wire_alu_in2[6]~2_combout ),
	.datac(\Add2~16_combout ),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[6]~24 .lut_mask = 16'hE4AA;
defparam \digit_write[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \digit_write[6]~21 (
// Equation(s):
// \digit_write[6]~21_combout  = (\switch_in[1]~input_o  & (((\reg0|r2[6]~62_combout ) # (\switch_in[3]~input_o )))) # (!\switch_in[1]~input_o  & (id_inst[6] & ((!\switch_in[3]~input_o ))))

	.dataa(\switch_in[1]~input_o ),
	.datab(id_inst[6]),
	.datac(\reg0|r2[6]~62_combout ),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[6]~21 .lut_mask = 16'hAAE4;
defparam \digit_write[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \digit_write[6]~22 (
// Equation(s):
// \digit_write[6]~22_combout  = (\switch_in[3]~input_o  & ((\digit_write[6]~21_combout  & (ex_alu_res[6])) # (!\digit_write[6]~21_combout  & ((id_reg_r1[6]))))) # (!\switch_in[3]~input_o  & (((\digit_write[6]~21_combout ))))

	.dataa(\switch_in[3]~input_o ),
	.datab(ex_alu_res[6]),
	.datac(\digit_write[6]~21_combout ),
	.datad(id_reg_r1[6]),
	.cin(gnd),
	.combout(\digit_write[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[6]~22 .lut_mask = 16'hDAD0;
defparam \digit_write[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \digit_write[6]~25 (
// Equation(s):
// \digit_write[6]~25_combout  = (\digit_write[5]~17_combout  & ((\digit_write[6]~24_combout ) # ((\switch_in[2]~input_o )))) # (!\digit_write[5]~17_combout  & (((\digit_write[6]~22_combout  & !\switch_in[2]~input_o ))))

	.dataa(\digit_write[6]~24_combout ),
	.datab(\digit_write[6]~22_combout ),
	.datac(\digit_write[5]~17_combout ),
	.datad(\switch_in[2]~input_o ),
	.cin(gnd),
	.combout(\digit_write[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[6]~25 .lut_mask = 16'hF0AC;
defparam \digit_write[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \digit_write[6]~19 (
// Equation(s):
// \digit_write[6]~19_combout  = (\switch_in[1]~input_o  & ((\switch_in[0]~input_o ) # ((ex_inst[6])))) # (!\switch_in[1]~input_o  & (!\switch_in[0]~input_o  & (id_reg_r2[6])))

	.dataa(\switch_in[1]~input_o ),
	.datab(\switch_in[0]~input_o ),
	.datac(id_reg_r2[6]),
	.datad(ex_inst[6]),
	.cin(gnd),
	.combout(\digit_write[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[6]~19 .lut_mask = 16'hBA98;
defparam \digit_write[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \digit_write[6]~20 (
// Equation(s):
// \digit_write[6]~20_combout  = (\digit_write[6]~19_combout  & (((ex_imm[6]) # (!\switch_in[0]~input_o )))) # (!\digit_write[6]~19_combout  & (\mem0|q[6]~17_combout  & ((\switch_in[0]~input_o ))))

	.dataa(\digit_write[6]~19_combout ),
	.datab(\mem0|q[6]~17_combout ),
	.datac(ex_imm[6]),
	.datad(\switch_in[0]~input_o ),
	.cin(gnd),
	.combout(\digit_write[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[6]~20 .lut_mask = 16'hE4AA;
defparam \digit_write[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \digit_write[6] (
// Equation(s):
// digit_write[6] = (\digit_write[6]~25_combout  & (((\digit_write[6]~20_combout )) # (!\digit_write[5]~12_combout ))) # (!\digit_write[6]~25_combout  & (\digit_write[5]~12_combout  & ((\pcreg0|pcnter [6]))))

	.dataa(\digit_write[6]~25_combout ),
	.datab(\digit_write[5]~12_combout ),
	.datac(\digit_write[6]~20_combout ),
	.datad(\pcreg0|pcnter [6]),
	.cin(gnd),
	.combout(digit_write[6]),
	.cout());
// synopsys translate_off
defparam \digit_write[6] .lut_mask = 16'hE6A2;
defparam \digit_write[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \out_number|oc[3]~0 (
// Equation(s):
// \out_number|oc[3]~0_combout  = (!digit_write[5] & !digit_write[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(digit_write[5]),
	.datad(digit_write[6]),
	.cin(gnd),
	.combout(\out_number|oc[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~0 .lut_mask = 16'h000F;
defparam \out_number|oc[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \out_number|oc~34 (
// Equation(s):
// \out_number|oc~34_combout  = (\out_number|control [1] & (((\out_number|oc[3]~0_combout )) # (!\digit_write[7]~34_combout ))) # (!\out_number|control [1] & (((\out_number|oc[3]~6_combout ))))

	.dataa(\digit_write[7]~34_combout ),
	.datab(\out_number|oc[3]~6_combout ),
	.datac(\out_number|control [1]),
	.datad(\out_number|oc[3]~0_combout ),
	.cin(gnd),
	.combout(\out_number|oc~34_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc~34 .lut_mask = 16'hFC5C;
defparam \out_number|oc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N10
cycloneive_lcell_comb \out_number|oc[5]~35 (
// Equation(s):
// \out_number|oc[5]~35_combout  = (\out_number|oc[3]~9_combout ) # ((!\out_number|control [0] & \out_number|oc~34_combout ))

	.dataa(gnd),
	.datab(\out_number|oc[3]~9_combout ),
	.datac(\out_number|control [0]),
	.datad(\out_number|oc~34_combout ),
	.cin(gnd),
	.combout(\out_number|oc[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[5]~35 .lut_mask = 16'hCFCC;
defparam \out_number|oc[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N16
cycloneive_lcell_comb \out_number|oc[5]~33 (
// Equation(s):
// \out_number|oc[5]~33_combout  = (\out_number|control [0] & \digit_write[3]~149_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_number|control [0]),
	.datad(\digit_write[3]~149_combout ),
	.cin(gnd),
	.combout(\out_number|oc[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[5]~33 .lut_mask = 16'hF000;
defparam \out_number|oc[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \digit_write[0]~7 (
// Equation(s):
// \digit_write[0]~7_combout  = (\switch_in[0]~input_o  & (((\switch_in[1]~input_o )))) # (!\switch_in[0]~input_o  & ((\switch_in[1]~input_o  & ((!ex_inst[0]))) # (!\switch_in[1]~input_o  & (!id_reg_r2[0]))))

	.dataa(id_reg_r2[0]),
	.datab(ex_inst[0]),
	.datac(\switch_in[0]~input_o ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~7 .lut_mask = 16'hF305;
defparam \digit_write[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \digit_write[0]~8 (
// Equation(s):
// \digit_write[0]~8_combout  = (\digit_write[0]~7_combout  & (((!ex_imm[0]) # (!\switch_in[0]~input_o )))) # (!\digit_write[0]~7_combout  & (!\mem0|q[0]~15_combout  & (\switch_in[0]~input_o )))

	.dataa(\mem0|q[0]~15_combout ),
	.datab(\digit_write[0]~7_combout ),
	.datac(\switch_in[0]~input_o ),
	.datad(ex_imm[0]),
	.cin(gnd),
	.combout(\digit_write[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~8 .lut_mask = 16'h1CDC;
defparam \digit_write[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \digit_write[0]~4 (
// Equation(s):
// \digit_write[0]~4_combout  = (\switch_in[0]~input_o  & (((\switch_in[1]~input_o ) # (!\reg0|r1[0]~20_combout )))) # (!\switch_in[0]~input_o  & (!id_inst[0] & ((!\switch_in[1]~input_o ))))

	.dataa(id_inst[0]),
	.datab(\reg0|r1[0]~20_combout ),
	.datac(\switch_in[0]~input_o ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~4 .lut_mask = 16'hF035;
defparam \digit_write[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \digit_write[0]~5 (
// Equation(s):
// \digit_write[0]~5_combout  = (\digit_write[0]~4_combout  & (((!\switch_in[1]~input_o )) # (!mem_reg_wb[0]))) # (!\digit_write[0]~4_combout  & (((!\reg0|r2[0]~20_combout  & \switch_in[1]~input_o ))))

	.dataa(mem_reg_wb[0]),
	.datab(\digit_write[0]~4_combout ),
	.datac(\reg0|r2[0]~20_combout ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~5 .lut_mask = 16'h47CC;
defparam \digit_write[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \digit_write[0]~2 (
// Equation(s):
// \digit_write[0]~2_combout  = (\switch_in[1]~input_o  & (((\switch_in[0]~input_o )))) # (!\switch_in[1]~input_o  & ((\switch_in[0]~input_o  & ((!\mem0|q[20]~3_combout ))) # (!\switch_in[0]~input_o  & (!\mem0|q[15]~6_combout ))))

	.dataa(\switch_in[1]~input_o ),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\switch_in[0]~input_o ),
	.datad(\mem0|q[20]~3_combout ),
	.cin(gnd),
	.combout(\digit_write[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~2 .lut_mask = 16'hA1F1;
defparam \digit_write[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \digit_write[0]~3 (
// Equation(s):
// \digit_write[0]~3_combout  = (\digit_write[0]~2_combout  & (((!\switch_in[1]~input_o )) # (!\pcreg0|pcnter [0]))) # (!\digit_write[0]~2_combout  & (((!mem_reg_rd[0] & \switch_in[1]~input_o ))))

	.dataa(\pcreg0|pcnter [0]),
	.datab(\digit_write[0]~2_combout ),
	.datac(mem_reg_rd[0]),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~3 .lut_mask = 16'h47CC;
defparam \digit_write[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \digit_write[0]~6 (
// Equation(s):
// \digit_write[0]~6_combout  = (\switch_in[2]~input_o  & (((\switch_in[3]~input_o ) # (\digit_write[0]~3_combout )))) # (!\switch_in[2]~input_o  & (\digit_write[0]~5_combout  & (!\switch_in[3]~input_o )))

	.dataa(\digit_write[0]~5_combout ),
	.datab(\switch_in[2]~input_o ),
	.datac(\switch_in[3]~input_o ),
	.datad(\digit_write[0]~3_combout ),
	.cin(gnd),
	.combout(\digit_write[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~6 .lut_mask = 16'hCEC2;
defparam \digit_write[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \digit_write[0]~0 (
// Equation(s):
// \digit_write[0]~0_combout  = (\switch_in[0]~input_o  & (((\switch_in[1]~input_o )))) # (!\switch_in[0]~input_o  & ((\switch_in[1]~input_o  & ((!ex_alu_res[0]))) # (!\switch_in[1]~input_o  & (!id_reg_r1[0]))))

	.dataa(id_reg_r1[0]),
	.datab(ex_alu_res[0]),
	.datac(\switch_in[0]~input_o ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~0 .lut_mask = 16'hF305;
defparam \digit_write[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \digit_write[0]~1 (
// Equation(s):
// \digit_write[0]~1_combout  = (\switch_in[0]~input_o  & ((\digit_write[0]~0_combout  & ((!\Add2~2_combout ))) # (!\digit_write[0]~0_combout  & (!\ex_wire_alu_in2[0]~0_combout )))) # (!\switch_in[0]~input_o  & (((\digit_write[0]~0_combout ))))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(\switch_in[0]~input_o ),
	.datac(\Add2~2_combout ),
	.datad(\digit_write[0]~0_combout ),
	.cin(gnd),
	.combout(\digit_write[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~1 .lut_mask = 16'h3F44;
defparam \digit_write[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \digit_write[0]~9 (
// Equation(s):
// \digit_write[0]~9_combout  = (\digit_write[0]~6_combout  & ((\digit_write[0]~8_combout ) # ((!\switch_in[3]~input_o )))) # (!\digit_write[0]~6_combout  & (((\switch_in[3]~input_o  & \digit_write[0]~1_combout ))))

	.dataa(\digit_write[0]~8_combout ),
	.datab(\digit_write[0]~6_combout ),
	.datac(\switch_in[3]~input_o ),
	.datad(\digit_write[0]~1_combout ),
	.cin(gnd),
	.combout(\digit_write[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[0]~9 .lut_mask = 16'hBC8C;
defparam \digit_write[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
cycloneive_lcell_comb \out_number|Add0~3 (
// Equation(s):
// \out_number|Add0~3_combout  = ((\digit_write[2]~129_combout ) # (\digit_write[1]~139_combout )) # (!\digit_write[0]~9_combout )

	.dataa(\digit_write[0]~9_combout ),
	.datab(gnd),
	.datac(\digit_write[2]~129_combout ),
	.datad(\digit_write[1]~139_combout ),
	.cin(gnd),
	.combout(\out_number|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add0~3 .lut_mask = 16'hFFF5;
defparam \out_number|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \digit_write[12]~49 (
// Equation(s):
// \digit_write[12]~49_combout  = (\switch_in[5]~input_o  & (((\switch_in[4]~input_o )))) # (!\switch_in[5]~input_o  & ((\switch_in[4]~input_o  & (\reg0|r1[4]~104_combout )) # (!\switch_in[4]~input_o  & ((id_inst[4])))))

	.dataa(\switch_in[5]~input_o ),
	.datab(\reg0|r1[4]~104_combout ),
	.datac(\switch_in[4]~input_o ),
	.datad(id_inst[4]),
	.cin(gnd),
	.combout(\digit_write[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~49 .lut_mask = 16'hE5E0;
defparam \digit_write[12]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \digit_write[12]~50 (
// Equation(s):
// \digit_write[12]~50_combout  = (\switch_in[5]~input_o  & ((\digit_write[12]~49_combout  & (mem_reg_wb[4])) # (!\digit_write[12]~49_combout  & ((\reg0|r2[4]~104_combout ))))) # (!\switch_in[5]~input_o  & (((\digit_write[12]~49_combout ))))

	.dataa(mem_reg_wb[4]),
	.datab(\switch_in[5]~input_o ),
	.datac(\digit_write[12]~49_combout ),
	.datad(\reg0|r2[4]~104_combout ),
	.cin(gnd),
	.combout(\digit_write[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~50 .lut_mask = 16'hBCB0;
defparam \digit_write[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \digit_write[12]~47 (
// Equation(s):
// \digit_write[12]~47_combout  = (\switch_in[5]~input_o  & (\switch_in[4]~input_o )) # (!\switch_in[5]~input_o  & ((\switch_in[4]~input_o  & (\mem0|q[24]~10_combout )) # (!\switch_in[4]~input_o  & ((\mem0|q[19]~14_combout )))))

	.dataa(\switch_in[5]~input_o ),
	.datab(\switch_in[4]~input_o ),
	.datac(\mem0|q[24]~10_combout ),
	.datad(\mem0|q[19]~14_combout ),
	.cin(gnd),
	.combout(\digit_write[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~47 .lut_mask = 16'hD9C8;
defparam \digit_write[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \digit_write[12]~48 (
// Equation(s):
// \digit_write[12]~48_combout  = (\switch_in[5]~input_o  & ((\digit_write[12]~47_combout  & (\pcreg0|pcnter [4])) # (!\digit_write[12]~47_combout  & ((mem_reg_rd[4]))))) # (!\switch_in[5]~input_o  & (((\digit_write[12]~47_combout ))))

	.dataa(\switch_in[5]~input_o ),
	.datab(\pcreg0|pcnter [4]),
	.datac(mem_reg_rd[4]),
	.datad(\digit_write[12]~47_combout ),
	.cin(gnd),
	.combout(\digit_write[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~48 .lut_mask = 16'hDDA0;
defparam \digit_write[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \digit_write[12]~51 (
// Equation(s):
// \digit_write[12]~51_combout  = (\switch_in[6]~input_o  & (((\switch_in[7]~input_o ) # (\digit_write[12]~48_combout )))) # (!\switch_in[6]~input_o  & (\digit_write[12]~50_combout  & (!\switch_in[7]~input_o )))

	.dataa(\digit_write[12]~50_combout ),
	.datab(\switch_in[6]~input_o ),
	.datac(\switch_in[7]~input_o ),
	.datad(\digit_write[12]~48_combout ),
	.cin(gnd),
	.combout(\digit_write[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~51 .lut_mask = 16'hCEC2;
defparam \digit_write[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \digit_write[12]~45 (
// Equation(s):
// \digit_write[12]~45_combout  = (\switch_in[5]~input_o  & (((\switch_in[4]~input_o ) # (ex_alu_res[4])))) # (!\switch_in[5]~input_o  & (id_reg_r1[4] & (!\switch_in[4]~input_o )))

	.dataa(\switch_in[5]~input_o ),
	.datab(id_reg_r1[4]),
	.datac(\switch_in[4]~input_o ),
	.datad(ex_alu_res[4]),
	.cin(gnd),
	.combout(\digit_write[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~45 .lut_mask = 16'hAEA4;
defparam \digit_write[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \digit_write[12]~46 (
// Equation(s):
// \digit_write[12]~46_combout  = (\digit_write[12]~45_combout  & ((\Add2~20_combout ) # ((!\switch_in[4]~input_o )))) # (!\digit_write[12]~45_combout  & (((\ex_wire_alu_in2[4]~4_combout  & \switch_in[4]~input_o ))))

	.dataa(\Add2~20_combout ),
	.datab(\ex_wire_alu_in2[4]~4_combout ),
	.datac(\digit_write[12]~45_combout ),
	.datad(\switch_in[4]~input_o ),
	.cin(gnd),
	.combout(\digit_write[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~46 .lut_mask = 16'hACF0;
defparam \digit_write[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \digit_write[12]~52 (
// Equation(s):
// \digit_write[12]~52_combout  = (\switch_in[4]~input_o  & (((\switch_in[5]~input_o )))) # (!\switch_in[4]~input_o  & ((\switch_in[5]~input_o  & (ex_inst[4])) # (!\switch_in[5]~input_o  & ((id_reg_r2[4])))))

	.dataa(ex_inst[4]),
	.datab(\switch_in[4]~input_o ),
	.datac(id_reg_r2[4]),
	.datad(\switch_in[5]~input_o ),
	.cin(gnd),
	.combout(\digit_write[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~52 .lut_mask = 16'hEE30;
defparam \digit_write[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \digit_write[12]~53 (
// Equation(s):
// \digit_write[12]~53_combout  = (\switch_in[4]~input_o  & ((\digit_write[12]~52_combout  & (ex_imm[4])) # (!\digit_write[12]~52_combout  & ((\mem0|q[4]~20_combout ))))) # (!\switch_in[4]~input_o  & (((\digit_write[12]~52_combout ))))

	.dataa(ex_imm[4]),
	.datab(\switch_in[4]~input_o ),
	.datac(\mem0|q[4]~20_combout ),
	.datad(\digit_write[12]~52_combout ),
	.cin(gnd),
	.combout(\digit_write[12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~53 .lut_mask = 16'hBBC0;
defparam \digit_write[12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \digit_write[12]~54 (
// Equation(s):
// \digit_write[12]~54_combout  = (\digit_write[12]~51_combout  & (((\digit_write[12]~53_combout ) # (!\switch_in[7]~input_o )))) # (!\digit_write[12]~51_combout  & (\digit_write[12]~46_combout  & (\switch_in[7]~input_o )))

	.dataa(\digit_write[12]~51_combout ),
	.datab(\digit_write[12]~46_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(\digit_write[12]~53_combout ),
	.cin(gnd),
	.combout(\digit_write[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[12]~54 .lut_mask = 16'hEA4A;
defparam \digit_write[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \out_number|oc~30 (
// Equation(s):
// \out_number|oc~30_combout  = (!\out_number|control [2] & ((digit_write[13]) # ((\digit_write[12]~54_combout ) # (digit_write[14]))))

	.dataa(\out_number|control [2]),
	.datab(digit_write[13]),
	.datac(\digit_write[12]~54_combout ),
	.datad(digit_write[14]),
	.cin(gnd),
	.combout(\out_number|oc~30_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc~30 .lut_mask = 16'h5554;
defparam \out_number|oc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \digit_write[8]~57 (
// Equation(s):
// \digit_write[8]~57_combout  = (\switch_in[7]~input_o  & ((\ex_wire_alu_in2[0]~0_combout ) # ((\switch_in[6]~input_o )))) # (!\switch_in[7]~input_o  & (((\reg0|r1[0]~20_combout  & !\switch_in[6]~input_o ))))

	.dataa(\ex_wire_alu_in2[0]~0_combout ),
	.datab(\reg0|r1[0]~20_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~57 .lut_mask = 16'hF0AC;
defparam \digit_write[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \digit_write[8]~58 (
// Equation(s):
// \digit_write[8]~58_combout  = (\digit_write[8]~57_combout  & ((\mem0|q[0]~15_combout ) # ((!\switch_in[6]~input_o )))) # (!\digit_write[8]~57_combout  & (((\mem0|q[20]~3_combout  & \switch_in[6]~input_o ))))

	.dataa(\mem0|q[0]~15_combout ),
	.datab(\digit_write[8]~57_combout ),
	.datac(\mem0|q[20]~3_combout ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~58 .lut_mask = 16'hB8CC;
defparam \digit_write[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \digit_write[8]~59 (
// Equation(s):
// \digit_write[8]~59_combout  = (\switch_in[7]~input_o  & (((id_reg_r1[0]) # (\switch_in[6]~input_o )))) # (!\switch_in[7]~input_o  & (id_inst[0] & ((!\switch_in[6]~input_o ))))

	.dataa(id_inst[0]),
	.datab(\switch_in[7]~input_o ),
	.datac(id_reg_r1[0]),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~59 .lut_mask = 16'hCCE2;
defparam \digit_write[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \digit_write[8]~60 (
// Equation(s):
// \digit_write[8]~60_combout  = (\digit_write[8]~59_combout  & ((id_reg_r2[0]) # ((!\switch_in[6]~input_o )))) # (!\digit_write[8]~59_combout  & (((\mem0|q[15]~6_combout  & \switch_in[6]~input_o ))))

	.dataa(id_reg_r2[0]),
	.datab(\mem0|q[15]~6_combout ),
	.datac(\digit_write[8]~59_combout ),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~60 .lut_mask = 16'hACF0;
defparam \digit_write[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \digit_write[8]~61 (
// Equation(s):
// \digit_write[8]~61_combout  = (\switch_in[5]~input_o  & (((\switch_in[4]~input_o )))) # (!\switch_in[5]~input_o  & ((\switch_in[4]~input_o  & (\digit_write[8]~58_combout )) # (!\switch_in[4]~input_o  & ((\digit_write[8]~60_combout )))))

	.dataa(\switch_in[5]~input_o ),
	.datab(\digit_write[8]~58_combout ),
	.datac(\digit_write[8]~60_combout ),
	.datad(\switch_in[4]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~61 .lut_mask = 16'hEE50;
defparam \digit_write[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \digit_write[8]~55 (
// Equation(s):
// \digit_write[8]~55_combout  = (\switch_in[7]~input_o  & (((\switch_in[6]~input_o )))) # (!\switch_in[7]~input_o  & ((\switch_in[6]~input_o  & ((mem_reg_rd[0]))) # (!\switch_in[6]~input_o  & (\reg0|r2[0]~20_combout ))))

	.dataa(\reg0|r2[0]~20_combout ),
	.datab(\switch_in[7]~input_o ),
	.datac(mem_reg_rd[0]),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~55 .lut_mask = 16'hFC22;
defparam \digit_write[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \digit_write[8]~56 (
// Equation(s):
// \digit_write[8]~56_combout  = (\digit_write[8]~55_combout  & (((ex_inst[0]) # (!\switch_in[7]~input_o )))) # (!\digit_write[8]~55_combout  & (ex_alu_res[0] & (\switch_in[7]~input_o )))

	.dataa(ex_alu_res[0]),
	.datab(\digit_write[8]~55_combout ),
	.datac(\switch_in[7]~input_o ),
	.datad(ex_inst[0]),
	.cin(gnd),
	.combout(\digit_write[8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~56 .lut_mask = 16'hEC2C;
defparam \digit_write[8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \digit_write[8]~62 (
// Equation(s):
// \digit_write[8]~62_combout  = (\switch_in[7]~input_o  & (((\switch_in[6]~input_o )))) # (!\switch_in[7]~input_o  & ((\switch_in[6]~input_o  & ((\pcreg0|pcnter [0]))) # (!\switch_in[6]~input_o  & (mem_reg_wb[0]))))

	.dataa(mem_reg_wb[0]),
	.datab(\switch_in[7]~input_o ),
	.datac(\pcreg0|pcnter [0]),
	.datad(\switch_in[6]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~62 .lut_mask = 16'hFC22;
defparam \digit_write[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \digit_write[8]~63 (
// Equation(s):
// \digit_write[8]~63_combout  = (\switch_in[7]~input_o  & ((\digit_write[8]~62_combout  & ((ex_imm[0]))) # (!\digit_write[8]~62_combout  & (\Add2~2_combout )))) # (!\switch_in[7]~input_o  & (((\digit_write[8]~62_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(ex_imm[0]),
	.datac(\switch_in[7]~input_o ),
	.datad(\digit_write[8]~62_combout ),
	.cin(gnd),
	.combout(\digit_write[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~63 .lut_mask = 16'hCFA0;
defparam \digit_write[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \digit_write[8]~64 (
// Equation(s):
// \digit_write[8]~64_combout  = (\digit_write[8]~61_combout  & (((\digit_write[8]~63_combout ) # (!\switch_in[5]~input_o )))) # (!\digit_write[8]~61_combout  & (\digit_write[8]~56_combout  & ((\switch_in[5]~input_o ))))

	.dataa(\digit_write[8]~61_combout ),
	.datab(\digit_write[8]~56_combout ),
	.datac(\digit_write[8]~63_combout ),
	.datad(\switch_in[5]~input_o ),
	.cin(gnd),
	.combout(\digit_write[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[8]~64 .lut_mask = 16'hE4AA;
defparam \digit_write[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \out_number|oc~29 (
// Equation(s):
// \out_number|oc~29_combout  = (\out_number|control [2] & ((\digit_write[8]~64_combout ) # ((\digit_write[10]~84_combout ) # (\digit_write[9]~74_combout ))))

	.dataa(\digit_write[8]~64_combout ),
	.datab(\digit_write[10]~84_combout ),
	.datac(\out_number|control [2]),
	.datad(\digit_write[9]~74_combout ),
	.cin(gnd),
	.combout(\out_number|oc~29_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc~29 .lut_mask = 16'hF0E0;
defparam \out_number|oc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \out_number|oc[5]~31 (
// Equation(s):
// \out_number|oc[5]~31_combout  = (\out_number|oc~30_combout  & ((\digit_write[15]~119_combout ) # ((\digit_write[11]~94_combout  & \out_number|oc~29_combout )))) # (!\out_number|oc~30_combout  & (((\digit_write[11]~94_combout  & \out_number|oc~29_combout 
// ))))

	.dataa(\out_number|oc~30_combout ),
	.datab(\digit_write[15]~119_combout ),
	.datac(\digit_write[11]~94_combout ),
	.datad(\out_number|oc~29_combout ),
	.cin(gnd),
	.combout(\out_number|oc[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[5]~31 .lut_mask = 16'hF888;
defparam \out_number|oc[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \digit_write[4]~39 (
// Equation(s):
// \digit_write[4]~39_combout  = (\switch_in[2]~input_o  & (((\switch_in[3]~input_o )))) # (!\switch_in[2]~input_o  & ((\switch_in[3]~input_o  & ((id_reg_r1[4]))) # (!\switch_in[3]~input_o  & (id_inst[4]))))

	.dataa(\switch_in[2]~input_o ),
	.datab(id_inst[4]),
	.datac(id_reg_r1[4]),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~39 .lut_mask = 16'hFA44;
defparam \digit_write[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \digit_write[4]~40 (
// Equation(s):
// \digit_write[4]~40_combout  = (\switch_in[2]~input_o  & ((\digit_write[4]~39_combout  & ((id_reg_r2[4]))) # (!\digit_write[4]~39_combout  & (\mem0|q[19]~14_combout )))) # (!\switch_in[2]~input_o  & (((\digit_write[4]~39_combout ))))

	.dataa(\mem0|q[19]~14_combout ),
	.datab(\switch_in[2]~input_o ),
	.datac(id_reg_r2[4]),
	.datad(\digit_write[4]~39_combout ),
	.cin(gnd),
	.combout(\digit_write[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~40 .lut_mask = 16'hF388;
defparam \digit_write[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \digit_write[4]~37 (
// Equation(s):
// \digit_write[4]~37_combout  = (\switch_in[2]~input_o  & (\switch_in[3]~input_o )) # (!\switch_in[2]~input_o  & ((\switch_in[3]~input_o  & (\ex_wire_alu_in2[4]~4_combout )) # (!\switch_in[3]~input_o  & ((\reg0|r1[4]~104_combout )))))

	.dataa(\switch_in[2]~input_o ),
	.datab(\switch_in[3]~input_o ),
	.datac(\ex_wire_alu_in2[4]~4_combout ),
	.datad(\reg0|r1[4]~104_combout ),
	.cin(gnd),
	.combout(\digit_write[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~37 .lut_mask = 16'hD9C8;
defparam \digit_write[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \digit_write[4]~38 (
// Equation(s):
// \digit_write[4]~38_combout  = (\switch_in[2]~input_o  & ((\digit_write[4]~37_combout  & (\mem0|q[4]~20_combout )) # (!\digit_write[4]~37_combout  & ((\mem0|q[24]~10_combout ))))) # (!\switch_in[2]~input_o  & (((\digit_write[4]~37_combout ))))

	.dataa(\switch_in[2]~input_o ),
	.datab(\mem0|q[4]~20_combout ),
	.datac(\digit_write[4]~37_combout ),
	.datad(\mem0|q[24]~10_combout ),
	.cin(gnd),
	.combout(\digit_write[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~38 .lut_mask = 16'hDAD0;
defparam \digit_write[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \digit_write[4]~41 (
// Equation(s):
// \digit_write[4]~41_combout  = (\switch_in[0]~input_o  & (((\digit_write[4]~38_combout ) # (\switch_in[1]~input_o )))) # (!\switch_in[0]~input_o  & (\digit_write[4]~40_combout  & ((!\switch_in[1]~input_o ))))

	.dataa(\digit_write[4]~40_combout ),
	.datab(\switch_in[0]~input_o ),
	.datac(\digit_write[4]~38_combout ),
	.datad(\switch_in[1]~input_o ),
	.cin(gnd),
	.combout(\digit_write[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~41 .lut_mask = 16'hCCE2;
defparam \digit_write[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \digit_write[4]~42 (
// Equation(s):
// \digit_write[4]~42_combout  = (\switch_in[2]~input_o  & ((\pcreg0|pcnter [4]) # ((\switch_in[3]~input_o )))) # (!\switch_in[2]~input_o  & (((mem_reg_wb[4] & !\switch_in[3]~input_o ))))

	.dataa(\pcreg0|pcnter [4]),
	.datab(\switch_in[2]~input_o ),
	.datac(mem_reg_wb[4]),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~42 .lut_mask = 16'hCCB8;
defparam \digit_write[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \digit_write[4]~43 (
// Equation(s):
// \digit_write[4]~43_combout  = (\digit_write[4]~42_combout  & (((ex_imm[4])) # (!\switch_in[3]~input_o ))) # (!\digit_write[4]~42_combout  & (\switch_in[3]~input_o  & ((\Add2~20_combout ))))

	.dataa(\digit_write[4]~42_combout ),
	.datab(\switch_in[3]~input_o ),
	.datac(ex_imm[4]),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\digit_write[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~43 .lut_mask = 16'hE6A2;
defparam \digit_write[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \digit_write[4]~35 (
// Equation(s):
// \digit_write[4]~35_combout  = (\switch_in[2]~input_o  & ((mem_reg_rd[4]) # ((\switch_in[3]~input_o )))) # (!\switch_in[2]~input_o  & (((!\switch_in[3]~input_o  & \reg0|r2[4]~104_combout ))))

	.dataa(mem_reg_rd[4]),
	.datab(\switch_in[2]~input_o ),
	.datac(\switch_in[3]~input_o ),
	.datad(\reg0|r2[4]~104_combout ),
	.cin(gnd),
	.combout(\digit_write[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~35 .lut_mask = 16'hCBC8;
defparam \digit_write[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \digit_write[4]~36 (
// Equation(s):
// \digit_write[4]~36_combout  = (\digit_write[4]~35_combout  & ((ex_inst[4]) # ((!\switch_in[3]~input_o )))) # (!\digit_write[4]~35_combout  & (((ex_alu_res[4] & \switch_in[3]~input_o ))))

	.dataa(ex_inst[4]),
	.datab(\digit_write[4]~35_combout ),
	.datac(ex_alu_res[4]),
	.datad(\switch_in[3]~input_o ),
	.cin(gnd),
	.combout(\digit_write[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~36 .lut_mask = 16'hB8CC;
defparam \digit_write[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \digit_write[4]~44 (
// Equation(s):
// \digit_write[4]~44_combout  = (\switch_in[1]~input_o  & ((\digit_write[4]~41_combout  & (\digit_write[4]~43_combout )) # (!\digit_write[4]~41_combout  & ((\digit_write[4]~36_combout ))))) # (!\switch_in[1]~input_o  & (\digit_write[4]~41_combout ))

	.dataa(\switch_in[1]~input_o ),
	.datab(\digit_write[4]~41_combout ),
	.datac(\digit_write[4]~43_combout ),
	.datad(\digit_write[4]~36_combout ),
	.cin(gnd),
	.combout(\digit_write[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \digit_write[4]~44 .lut_mask = 16'hE6C4;
defparam \digit_write[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
cycloneive_lcell_comb \out_number|oc[5]~28 (
// Equation(s):
// \out_number|oc[5]~28_combout  = (\digit_write[7]~34_combout  & ((digit_write[6]) # ((\digit_write[4]~44_combout ) # (digit_write[5]))))

	.dataa(\digit_write[7]~34_combout ),
	.datab(digit_write[6]),
	.datac(\digit_write[4]~44_combout ),
	.datad(digit_write[5]),
	.cin(gnd),
	.combout(\out_number|oc[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[5]~28 .lut_mask = 16'hAAA8;
defparam \out_number|oc[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N28
cycloneive_lcell_comb \out_number|oc[5]~32 (
// Equation(s):
// \out_number|oc[5]~32_combout  = (!\out_number|control [0] & ((\out_number|control [1] & ((\out_number|oc[5]~28_combout ))) # (!\out_number|control [1] & (\out_number|oc[5]~31_combout ))))

	.dataa(\out_number|oc[5]~31_combout ),
	.datab(\out_number|control [0]),
	.datac(\out_number|oc[5]~28_combout ),
	.datad(\out_number|control [1]),
	.cin(gnd),
	.combout(\out_number|oc[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[5]~32 .lut_mask = 16'h3022;
defparam \out_number|oc[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N28
cycloneive_lcell_comb \out_number|oc[6]~36 (
// Equation(s):
// \out_number|oc[6]~36_combout  = (!\out_number|oc[5]~35_combout  & ((\out_number|oc[5]~32_combout ) # ((\out_number|oc[5]~33_combout  & \out_number|Add0~3_combout ))))

	.dataa(\out_number|oc[5]~35_combout ),
	.datab(\out_number|oc[5]~33_combout ),
	.datac(\out_number|Add0~3_combout ),
	.datad(\out_number|oc[5]~32_combout ),
	.cin(gnd),
	.combout(\out_number|oc[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[6]~36 .lut_mask = 16'h5540;
defparam \out_number|oc[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \out_number|oc[3]~1 (
// Equation(s):
// \out_number|oc[3]~1_combout  = (\out_number|control [0]) # ((\out_number|control [1] & ((\out_number|oc[3]~0_combout ) # (!\digit_write[7]~34_combout ))))

	.dataa(\out_number|control [1]),
	.datab(\digit_write[7]~34_combout ),
	.datac(\out_number|oc[3]~0_combout ),
	.datad(\out_number|control [0]),
	.cin(gnd),
	.combout(\out_number|oc[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~1 .lut_mask = 16'hFFA2;
defparam \out_number|oc[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
cycloneive_lcell_comb \out_number|Add1~1 (
// Equation(s):
// \out_number|Add1~1_combout  = \digit_write[7]~34_combout  $ (((digit_write[6]) # ((\digit_write[4]~44_combout ) # (digit_write[5]))))

	.dataa(\digit_write[7]~34_combout ),
	.datab(digit_write[6]),
	.datac(\digit_write[4]~44_combout ),
	.datad(digit_write[5]),
	.cin(gnd),
	.combout(\out_number|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add1~1 .lut_mask = 16'h5556;
defparam \out_number|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \out_number|Add3~0 (
// Equation(s):
// \out_number|Add3~0_combout  = \digit_write[15]~119_combout  $ (((digit_write[13]) # ((\digit_write[12]~54_combout ) # (digit_write[14]))))

	.dataa(\digit_write[15]~119_combout ),
	.datab(digit_write[13]),
	.datac(\digit_write[12]~54_combout ),
	.datad(digit_write[14]),
	.cin(gnd),
	.combout(\out_number|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add3~0 .lut_mask = 16'h5556;
defparam \out_number|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \out_number|Add2~0 (
// Equation(s):
// \out_number|Add2~0_combout  = \digit_write[11]~94_combout  $ (((\digit_write[9]~74_combout ) # ((\digit_write[10]~84_combout ) # (\digit_write[8]~64_combout ))))

	.dataa(\digit_write[11]~94_combout ),
	.datab(\digit_write[9]~74_combout ),
	.datac(\digit_write[10]~84_combout ),
	.datad(\digit_write[8]~64_combout ),
	.cin(gnd),
	.combout(\out_number|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add2~0 .lut_mask = 16'h5556;
defparam \out_number|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \out_number|oc[3]~23 (
// Equation(s):
// \out_number|oc[3]~23_combout  = (\out_number|control [2] & (((\out_number|Add2~0_combout ) # (\out_number|oc[3]~6_combout )))) # (!\out_number|control [2] & (\out_number|Add3~0_combout  & ((!\out_number|oc[3]~6_combout ))))

	.dataa(\out_number|Add3~0_combout ),
	.datab(\out_number|Add2~0_combout ),
	.datac(\out_number|control [2]),
	.datad(\out_number|oc[3]~6_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~23 .lut_mask = 16'hF0CA;
defparam \out_number|oc[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \out_number|oc[3]~24 (
// Equation(s):
// \out_number|oc[3]~24_combout  = (\out_number|oc[3]~6_combout  & ((\out_number|oc[3]~23_combout  & ((\digit_write[11]~94_combout ))) # (!\out_number|oc[3]~23_combout  & (\digit_write[15]~119_combout )))) # (!\out_number|oc[3]~6_combout  & 
// (((\out_number|oc[3]~23_combout ))))

	.dataa(\digit_write[15]~119_combout ),
	.datab(\out_number|oc[3]~6_combout ),
	.datac(\digit_write[11]~94_combout ),
	.datad(\out_number|oc[3]~23_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~24 .lut_mask = 16'hF388;
defparam \out_number|oc[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneive_lcell_comb \out_number|oc[3]~25 (
// Equation(s):
// \out_number|oc[3]~25_combout  = (\out_number|oc[3]~1_combout  & (((\out_number|oc[3]~2_combout )))) # (!\out_number|oc[3]~1_combout  & ((\out_number|oc[3]~2_combout  & (\out_number|Add1~1_combout )) # (!\out_number|oc[3]~2_combout  & 
// ((\out_number|oc[3]~24_combout )))))

	.dataa(\out_number|Add1~1_combout ),
	.datab(\out_number|oc[3]~1_combout ),
	.datac(\out_number|oc[3]~24_combout ),
	.datad(\out_number|oc[3]~2_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~25 .lut_mask = 16'hEE30;
defparam \out_number|oc[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
cycloneive_lcell_comb \out_number|Add0~2 (
// Equation(s):
// \out_number|Add0~2_combout  = \digit_write[3]~149_combout  $ (((\digit_write[2]~129_combout ) # ((\digit_write[1]~139_combout ) # (!\digit_write[0]~9_combout ))))

	.dataa(\digit_write[2]~129_combout ),
	.datab(\digit_write[3]~149_combout ),
	.datac(\digit_write[0]~9_combout ),
	.datad(\digit_write[1]~139_combout ),
	.cin(gnd),
	.combout(\out_number|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add0~2 .lut_mask = 16'h3363;
defparam \out_number|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
cycloneive_lcell_comb \out_number|oc[3]~26 (
// Equation(s):
// \out_number|oc[3]~26_combout  = (\out_number|oc[3]~1_combout  & ((\out_number|oc[3]~25_combout  & (\digit_write[7]~34_combout )) # (!\out_number|oc[3]~25_combout  & ((\out_number|Add0~2_combout ))))) # (!\out_number|oc[3]~1_combout  & 
// (((\out_number|oc[3]~25_combout ))))

	.dataa(\digit_write[7]~34_combout ),
	.datab(\out_number|oc[3]~1_combout ),
	.datac(\out_number|oc[3]~25_combout ),
	.datad(\out_number|Add0~2_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~26 .lut_mask = 16'hBCB0;
defparam \out_number|oc[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
cycloneive_lcell_comb \out_number|comb_96|digit~39 (
// Equation(s):
// \out_number|comb_96|digit~39_combout  = (\out_number|oc[6]~36_combout  & ((\out_number|oc[3]~9_combout  & ((!\digit_write[3]~149_combout ))) # (!\out_number|oc[3]~9_combout  & (!\out_number|oc[3]~26_combout ))))

	.dataa(\out_number|oc[3]~9_combout ),
	.datab(\out_number|oc[6]~36_combout ),
	.datac(\out_number|oc[3]~26_combout ),
	.datad(\digit_write[3]~149_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit~39_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit~39 .lut_mask = 16'h048C;
defparam \out_number|comb_96|digit~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \out_number|oc[0]~7 (
// Equation(s):
// \out_number|oc[0]~7_combout  = \out_number|oc[3]~6_combout  $ (((\out_number|control [2] & (\digit_write[8]~64_combout )) # (!\out_number|control [2] & ((\digit_write[12]~54_combout )))))

	.dataa(\digit_write[8]~64_combout ),
	.datab(\digit_write[12]~54_combout ),
	.datac(\out_number|control [2]),
	.datad(\out_number|oc[3]~6_combout ),
	.cin(gnd),
	.combout(\out_number|oc[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[0]~7 .lut_mask = 16'h53AC;
defparam \out_number|oc[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneive_lcell_comb \out_number|oc[0]~8 (
// Equation(s):
// \out_number|oc[0]~8_combout  = (!\out_number|oc[3]~1_combout  & ((\out_number|oc[3]~2_combout  & (\digit_write[4]~44_combout )) # (!\out_number|oc[3]~2_combout  & ((\out_number|oc[0]~7_combout )))))

	.dataa(\digit_write[4]~44_combout ),
	.datab(\out_number|oc[3]~1_combout ),
	.datac(\out_number|oc[0]~7_combout ),
	.datad(\out_number|oc[3]~2_combout ),
	.cin(gnd),
	.combout(\out_number|oc[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[0]~8 .lut_mask = 16'h2230;
defparam \out_number|oc[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
cycloneive_lcell_comb \out_number|oc[0]~3 (
// Equation(s):
// \out_number|oc[0]~3_combout  = (\out_number|oc[3]~1_combout  & ((\out_number|oc[3]~2_combout  & ((!\digit_write[4]~44_combout ))) # (!\out_number|oc[3]~2_combout  & (!\digit_write[0]~9_combout ))))

	.dataa(\digit_write[0]~9_combout ),
	.datab(\out_number|oc[3]~1_combout ),
	.datac(\digit_write[4]~44_combout ),
	.datad(\out_number|oc[3]~2_combout ),
	.cin(gnd),
	.combout(\out_number|oc[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[0]~3 .lut_mask = 16'h0C44;
defparam \out_number|oc[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneive_lcell_comb \out_number|oc[0]~10 (
// Equation(s):
// \out_number|oc[0]~10_combout  = (\out_number|oc[3]~9_combout  & (\digit_write[0]~9_combout )) # (!\out_number|oc[3]~9_combout  & (((\out_number|oc[0]~8_combout ) # (\out_number|oc[0]~3_combout ))))

	.dataa(\digit_write[0]~9_combout ),
	.datab(\out_number|oc[0]~8_combout ),
	.datac(\out_number|oc[3]~9_combout ),
	.datad(\out_number|oc[0]~3_combout ),
	.cin(gnd),
	.combout(\out_number|oc[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[0]~10 .lut_mask = 16'hAFAC;
defparam \out_number|oc[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneive_lcell_comb \out_number|Add0~0 (
// Equation(s):
// \out_number|Add0~0_combout  = \digit_write[2]~129_combout  $ (((\digit_write[1]~139_combout ) # (!\digit_write[0]~9_combout )))

	.dataa(\digit_write[0]~9_combout ),
	.datab(gnd),
	.datac(\digit_write[2]~129_combout ),
	.datad(\digit_write[1]~139_combout ),
	.cin(gnd),
	.combout(\out_number|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add0~0 .lut_mask = 16'h0FA5;
defparam \out_number|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneive_lcell_comb \out_number|Add1~0 (
// Equation(s):
// \out_number|Add1~0_combout  = digit_write[6] $ (((\digit_write[4]~44_combout ) # (digit_write[5])))

	.dataa(gnd),
	.datab(digit_write[6]),
	.datac(\digit_write[4]~44_combout ),
	.datad(digit_write[5]),
	.cin(gnd),
	.combout(\out_number|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add1~0 .lut_mask = 16'h333C;
defparam \out_number|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \out_number|oc[2]~11 (
// Equation(s):
// \out_number|oc[2]~11_combout  = (\out_number|control [2] & (((\digit_write[8]~64_combout )))) # (!\out_number|control [2] & ((\digit_write[12]~54_combout ) # ((digit_write[13]))))

	.dataa(\out_number|control [2]),
	.datab(\digit_write[12]~54_combout ),
	.datac(\digit_write[8]~64_combout ),
	.datad(digit_write[13]),
	.cin(gnd),
	.combout(\out_number|oc[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[2]~11 .lut_mask = 16'hF5E4;
defparam \out_number|oc[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \out_number|oc[2]~12 (
// Equation(s):
// \out_number|oc[2]~12_combout  = (\out_number|oc[2]~11_combout  & (((\out_number|control [2]) # (!digit_write[14])))) # (!\out_number|oc[2]~11_combout  & (\out_number|oc[3]~6_combout  $ (((!\out_number|control [2] & digit_write[14])))))

	.dataa(\out_number|oc[2]~11_combout ),
	.datab(\out_number|oc[3]~6_combout ),
	.datac(\out_number|control [2]),
	.datad(digit_write[14]),
	.cin(gnd),
	.combout(\out_number|oc[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[2]~12 .lut_mask = 16'hE1EE;
defparam \out_number|oc[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \out_number|oc[2]~13 (
// Equation(s):
// \out_number|oc[2]~13_combout  = (\out_number|control [2] & (\digit_write[10]~84_combout  $ (((!\out_number|oc[2]~12_combout  & !\digit_write[9]~74_combout ))))) # (!\out_number|control [2] & (!\out_number|oc[2]~12_combout ))

	.dataa(\out_number|oc[2]~12_combout ),
	.datab(\digit_write[10]~84_combout ),
	.datac(\out_number|control [2]),
	.datad(\digit_write[9]~74_combout ),
	.cin(gnd),
	.combout(\out_number|oc[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[2]~13 .lut_mask = 16'hC595;
defparam \out_number|oc[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneive_lcell_comb \out_number|oc[2]~14 (
// Equation(s):
// \out_number|oc[2]~14_combout  = (\out_number|oc[3]~2_combout  & (((\out_number|oc[3]~1_combout )) # (!\out_number|Add1~0_combout ))) # (!\out_number|oc[3]~2_combout  & (((!\out_number|oc[3]~1_combout  & \out_number|oc[2]~13_combout ))))

	.dataa(\out_number|Add1~0_combout ),
	.datab(\out_number|oc[3]~2_combout ),
	.datac(\out_number|oc[3]~1_combout ),
	.datad(\out_number|oc[2]~13_combout ),
	.cin(gnd),
	.combout(\out_number|oc[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[2]~14 .lut_mask = 16'hC7C4;
defparam \out_number|oc[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
cycloneive_lcell_comb \out_number|oc[2]~15 (
// Equation(s):
// \out_number|oc[2]~15_combout  = (\out_number|oc[2]~14_combout  & (((digit_write[6]) # (!\out_number|oc[3]~1_combout )))) # (!\out_number|oc[2]~14_combout  & (!\out_number|Add0~0_combout  & (\out_number|oc[3]~1_combout )))

	.dataa(\out_number|Add0~0_combout ),
	.datab(\out_number|oc[2]~14_combout ),
	.datac(\out_number|oc[3]~1_combout ),
	.datad(digit_write[6]),
	.cin(gnd),
	.combout(\out_number|oc[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[2]~15 .lut_mask = 16'hDC1C;
defparam \out_number|oc[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
cycloneive_lcell_comb \out_number|oc[2]~16 (
// Equation(s):
// \out_number|oc[2]~16_combout  = (\out_number|oc[3]~9_combout  & (\digit_write[2]~129_combout )) # (!\out_number|oc[3]~9_combout  & ((\out_number|oc[2]~15_combout )))

	.dataa(gnd),
	.datab(\out_number|oc[3]~9_combout ),
	.datac(\digit_write[2]~129_combout ),
	.datad(\out_number|oc[2]~15_combout ),
	.cin(gnd),
	.combout(\out_number|oc[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[2]~16 .lut_mask = 16'hF3C0;
defparam \out_number|oc[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneive_lcell_comb \out_number|comb_96|digit[0]~5 (
// Equation(s):
// \out_number|comb_96|digit[0]~5_combout  = (\out_number|oc[0]~10_combout  & (\out_number|comb_96|digit~39_combout  & ((\out_number|oc[2]~16_combout )))) # (!\out_number|oc[0]~10_combout  & (((\out_number|oc[6]~36_combout ))))

	.dataa(\out_number|comb_96|digit~39_combout ),
	.datab(\out_number|oc[0]~10_combout ),
	.datac(\out_number|oc[6]~36_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[0]~5 .lut_mask = 16'hB830;
defparam \out_number|comb_96|digit[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \out_number|oc[1]~17 (
// Equation(s):
// \out_number|oc[1]~17_combout  = (\out_number|control [2] & (((\digit_write[8]~64_combout )))) # (!\out_number|control [2] & (\digit_write[12]~54_combout  $ (((digit_write[13])))))

	.dataa(\out_number|control [2]),
	.datab(\digit_write[12]~54_combout ),
	.datac(\digit_write[8]~64_combout ),
	.datad(digit_write[13]),
	.cin(gnd),
	.combout(\out_number|oc[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[1]~17 .lut_mask = 16'hB1E4;
defparam \out_number|oc[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \out_number|oc[1]~18 (
// Equation(s):
// \out_number|oc[1]~18_combout  = (\out_number|oc[3]~6_combout  & (((\out_number|control [2])))) # (!\out_number|oc[3]~6_combout  & (\out_number|oc[1]~17_combout  $ (((!\digit_write[9]~74_combout ) # (!\out_number|control [2])))))

	.dataa(\out_number|oc[1]~17_combout ),
	.datab(\out_number|oc[3]~6_combout ),
	.datac(\out_number|control [2]),
	.datad(\digit_write[9]~74_combout ),
	.cin(gnd),
	.combout(\out_number|oc[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[1]~18 .lut_mask = 16'hE1D1;
defparam \out_number|oc[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneive_lcell_comb \out_number|oc[1]~19 (
// Equation(s):
// \out_number|oc[1]~19_combout  = (\out_number|oc[1]~18_combout  & (((\digit_write[9]~74_combout )) # (!\out_number|oc[3]~6_combout ))) # (!\out_number|oc[1]~18_combout  & (\out_number|oc[3]~6_combout  & (digit_write[13])))

	.dataa(\out_number|oc[1]~18_combout ),
	.datab(\out_number|oc[3]~6_combout ),
	.datac(digit_write[13]),
	.datad(\digit_write[9]~74_combout ),
	.cin(gnd),
	.combout(\out_number|oc[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[1]~19 .lut_mask = 16'hEA62;
defparam \out_number|oc[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
cycloneive_lcell_comb \out_number|Add0~1 (
// Equation(s):
// \out_number|Add0~1_combout  = \digit_write[0]~9_combout  $ (\digit_write[1]~139_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\digit_write[0]~9_combout ),
	.datad(\digit_write[1]~139_combout ),
	.cin(gnd),
	.combout(\out_number|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|Add0~1 .lut_mask = 16'h0FF0;
defparam \out_number|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
cycloneive_lcell_comb \out_number|oc[1]~20 (
// Equation(s):
// \out_number|oc[1]~20_combout  = (\out_number|oc[3]~2_combout  & (((\out_number|oc[3]~1_combout )))) # (!\out_number|oc[3]~2_combout  & ((\out_number|oc[3]~1_combout  & ((\out_number|Add0~1_combout ))) # (!\out_number|oc[3]~1_combout  & 
// (\out_number|oc[1]~19_combout ))))

	.dataa(\out_number|oc[1]~19_combout ),
	.datab(\out_number|oc[3]~2_combout ),
	.datac(\out_number|oc[3]~1_combout ),
	.datad(\out_number|Add0~1_combout ),
	.cin(gnd),
	.combout(\out_number|oc[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[1]~20 .lut_mask = 16'hF2C2;
defparam \out_number|oc[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
cycloneive_lcell_comb \out_number|oc[1]~21 (
// Equation(s):
// \out_number|oc[1]~21_combout  = (\out_number|oc[3]~2_combout  & (digit_write[5] $ (((!\out_number|oc[1]~20_combout  & !\digit_write[4]~44_combout ))))) # (!\out_number|oc[3]~2_combout  & (((\out_number|oc[1]~20_combout ))))

	.dataa(digit_write[5]),
	.datab(\out_number|oc[1]~20_combout ),
	.datac(\digit_write[4]~44_combout ),
	.datad(\out_number|oc[3]~2_combout ),
	.cin(gnd),
	.combout(\out_number|oc[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[1]~21 .lut_mask = 16'hA9CC;
defparam \out_number|oc[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N30
cycloneive_lcell_comb \out_number|oc[1]~22 (
// Equation(s):
// \out_number|oc[1]~22_combout  = (\out_number|oc[3]~9_combout  & ((\digit_write[1]~139_combout ))) # (!\out_number|oc[3]~9_combout  & (\out_number|oc[1]~21_combout ))

	.dataa(gnd),
	.datab(\out_number|oc[3]~9_combout ),
	.datac(\out_number|oc[1]~21_combout ),
	.datad(\digit_write[1]~139_combout ),
	.cin(gnd),
	.combout(\out_number|oc[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[1]~22 .lut_mask = 16'hFC30;
defparam \out_number|oc[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneive_lcell_comb \out_number|oc[3]~27 (
// Equation(s):
// \out_number|oc[3]~27_combout  = (\out_number|oc[3]~9_combout  & ((\digit_write[3]~149_combout ))) # (!\out_number|oc[3]~9_combout  & (\out_number|oc[3]~26_combout ))

	.dataa(\out_number|oc[3]~9_combout ),
	.datab(gnd),
	.datac(\out_number|oc[3]~26_combout ),
	.datad(\digit_write[3]~149_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~27 .lut_mask = 16'hFA50;
defparam \out_number|oc[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneive_lcell_comb \out_number|comb_96|digit[0]~3 (
// Equation(s):
// \out_number|comb_96|digit[0]~3_combout  = (\out_number|oc[1]~22_combout  & ((\out_number|oc[3]~27_combout ) # ((\out_number|oc[6]~36_combout ) # (\out_number|oc[2]~16_combout )))) # (!\out_number|oc[1]~22_combout  & (\out_number|oc[2]~16_combout  & 
// ((\out_number|oc[3]~27_combout ) # (\out_number|oc[6]~36_combout ))))

	.dataa(\out_number|oc[1]~22_combout ),
	.datab(\out_number|oc[3]~27_combout ),
	.datac(\out_number|oc[6]~36_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[0]~3 .lut_mask = 16'hFEA8;
defparam \out_number|comb_96|digit[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneive_lcell_comb \out_number|comb_96|digit[5]~4 (
// Equation(s):
// \out_number|comb_96|digit[5]~4_combout  = (\out_number|oc[6]~36_combout  & ((\out_number|oc[3]~9_combout  & ((!\digit_write[3]~149_combout ))) # (!\out_number|oc[3]~9_combout  & (!\out_number|oc[3]~26_combout ))))

	.dataa(\out_number|oc[3]~9_combout ),
	.datab(\out_number|oc[6]~36_combout ),
	.datac(\out_number|oc[3]~26_combout ),
	.datad(\digit_write[3]~149_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[5]~4 .lut_mask = 16'h048C;
defparam \out_number|comb_96|digit[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneive_lcell_comb \out_number|comb_96|digit[0]~6 (
// Equation(s):
// \out_number|comb_96|digit[0]~6_combout  = (\out_number|comb_96|digit[5]~4_combout  & (\out_number|oc[2]~16_combout  & ((\out_number|oc[0]~10_combout ) # (!\out_number|oc[1]~22_combout ))))

	.dataa(\out_number|oc[1]~22_combout ),
	.datab(\out_number|oc[0]~10_combout ),
	.datac(\out_number|comb_96|digit[5]~4_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[0]~6 .lut_mask = 16'hD000;
defparam \out_number|comb_96|digit[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
cycloneive_lcell_comb \out_number|comb_96|digit[0]~7 (
// Equation(s):
// \out_number|comb_96|digit[0]~7_combout  = (\out_number|comb_96|digit[5]~4_combout  & ((\out_number|comb_96|digit[0]~6_combout ) # ((\out_number|comb_96|digit[0]~5_combout  & !\out_number|comb_96|digit[0]~3_combout ))))

	.dataa(\out_number|comb_96|digit[0]~5_combout ),
	.datab(\out_number|comb_96|digit[0]~3_combout ),
	.datac(\out_number|comb_96|digit[5]~4_combout ),
	.datad(\out_number|comb_96|digit[0]~6_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[0]~7 .lut_mask = 16'hF020;
defparam \out_number|comb_96|digit[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneive_lcell_comb \out_number|comb_96|digit[0]~2 (
// Equation(s):
// \out_number|comb_96|digit[0]~2_combout  = (\out_number|oc[1]~22_combout  & ((\out_number|oc[3]~27_combout ) # (\out_number|oc[6]~36_combout  $ (!\out_number|oc[2]~16_combout )))) # (!\out_number|oc[1]~22_combout  & ((\out_number|oc[2]~16_combout ) # 
// ((\out_number|oc[3]~27_combout  & !\out_number|oc[6]~36_combout ))))

	.dataa(\out_number|oc[1]~22_combout ),
	.datab(\out_number|oc[3]~27_combout ),
	.datac(\out_number|oc[6]~36_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[0]~2 .lut_mask = 16'hFD8E;
defparam \out_number|comb_96|digit[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneive_lcell_comb \out_number|comb_96|digit[0]~8 (
// Equation(s):
// \out_number|comb_96|digit[0]~8_combout  = (\out_number|comb_96|digit[0]~7_combout ) # ((\out_number|comb_96|digit[0]~3_combout  & (!\out_number|comb_96|digit[0]~2_combout  & \out_number|oc[0]~10_combout )) # (!\out_number|comb_96|digit[0]~3_combout  & 
// (\out_number|comb_96|digit[0]~2_combout )))

	.dataa(\out_number|comb_96|digit[0]~7_combout ),
	.datab(\out_number|comb_96|digit[0]~3_combout ),
	.datac(\out_number|comb_96|digit[0]~2_combout ),
	.datad(\out_number|oc[0]~10_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[0]~8 .lut_mask = 16'hBEBA;
defparam \out_number|comb_96|digit[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N6
cycloneive_lcell_comb \out_number|comb_96|digit~10 (
// Equation(s):
// \out_number|comb_96|digit~10_combout  = (\out_number|oc[0]~10_combout  & (\out_number|oc[1]~22_combout  & \out_number|oc[2]~16_combout )) # (!\out_number|oc[0]~10_combout  & (\out_number|oc[1]~22_combout  $ (\out_number|oc[2]~16_combout )))

	.dataa(\out_number|oc[0]~10_combout ),
	.datab(gnd),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit~10 .lut_mask = 16'hA550;
defparam \out_number|comb_96|digit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N22
cycloneive_lcell_comb \out_number|comb_96|digit[1]~15 (
// Equation(s):
// \out_number|comb_96|digit[1]~15_combout  = (!\out_number|oc[3]~27_combout  & ((\out_number|comb_96|digit~10_combout ) # (!\out_number|oc[6]~36_combout )))

	.dataa(\out_number|comb_96|digit~10_combout ),
	.datab(\out_number|oc[3]~27_combout ),
	.datac(gnd),
	.datad(\out_number|oc[6]~36_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~15 .lut_mask = 16'h2233;
defparam \out_number|comb_96|digit[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N20
cycloneive_lcell_comb \out_number|comb_96|digit[1]~9 (
// Equation(s):
// \out_number|comb_96|digit[1]~9_combout  = (!\out_number|oc[0]~10_combout  & !\out_number|oc[6]~36_combout )

	.dataa(\out_number|oc[0]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_number|oc[6]~36_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~9 .lut_mask = 16'h0055;
defparam \out_number|comb_96|digit[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N14
cycloneive_lcell_comb \out_number|oc[5]~37 (
// Equation(s):
// \out_number|oc[5]~37_combout  = (\out_number|oc[5]~32_combout ) # ((\digit_write[3]~149_combout  & (\out_number|Add0~3_combout  & \out_number|control [0])))

	.dataa(\digit_write[3]~149_combout ),
	.datab(\out_number|Add0~3_combout ),
	.datac(\out_number|control [0]),
	.datad(\out_number|oc[5]~32_combout ),
	.cin(gnd),
	.combout(\out_number|oc[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[5]~37 .lut_mask = 16'hFF80;
defparam \out_number|oc[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N8
cycloneive_lcell_comb \out_number|comb_96|digit[1]~12 (
// Equation(s):
// \out_number|comb_96|digit[1]~12_combout  = (\out_number|oc[0]~10_combout ) # ((\out_number|oc[3]~27_combout  & ((\out_number|oc[5]~35_combout ) # (!\out_number|oc[5]~37_combout ))))

	.dataa(\out_number|oc[3]~27_combout ),
	.datab(\out_number|oc[5]~37_combout ),
	.datac(\out_number|oc[0]~10_combout ),
	.datad(\out_number|oc[5]~35_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~12 .lut_mask = 16'hFAF2;
defparam \out_number|comb_96|digit[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N18
cycloneive_lcell_comb \out_number|comb_96|digit[1]~13 (
// Equation(s):
// \out_number|comb_96|digit[1]~13_combout  = (\out_number|oc[6]~36_combout  & (!\out_number|oc[3]~27_combout  & ((\out_number|comb_96|digit~10_combout ) # (!\out_number|comb_96|digit[1]~12_combout )))) # (!\out_number|oc[6]~36_combout  & 
// (((\out_number|comb_96|digit[1]~12_combout ))))

	.dataa(\out_number|comb_96|digit~10_combout ),
	.datab(\out_number|oc[3]~27_combout ),
	.datac(\out_number|comb_96|digit[1]~12_combout ),
	.datad(\out_number|oc[6]~36_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~13 .lut_mask = 16'h23F0;
defparam \out_number|comb_96|digit[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N8
cycloneive_lcell_comb \out_number|comb_96|digit[1]~11 (
// Equation(s):
// \out_number|comb_96|digit[1]~11_combout  = ((\out_number|oc[3]~27_combout ) # ((!\out_number|oc[0]~10_combout  & !\out_number|comb_96|digit~10_combout ))) # (!\out_number|oc[6]~36_combout )

	.dataa(\out_number|oc[0]~10_combout ),
	.datab(\out_number|oc[6]~36_combout ),
	.datac(\out_number|oc[3]~27_combout ),
	.datad(\out_number|comb_96|digit~10_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~11 .lut_mask = 16'hF3F7;
defparam \out_number|comb_96|digit[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N4
cycloneive_lcell_comb \out_number|comb_96|digit[1]~14 (
// Equation(s):
// \out_number|comb_96|digit[1]~14_combout  = (\out_number|oc[1]~22_combout  & (((\out_number|oc[2]~16_combout ) # (!\out_number|comb_96|digit[1]~11_combout )))) # (!\out_number|oc[1]~22_combout  & (\out_number|comb_96|digit[1]~13_combout  & 
// ((!\out_number|oc[2]~16_combout ))))

	.dataa(\out_number|oc[1]~22_combout ),
	.datab(\out_number|comb_96|digit[1]~13_combout ),
	.datac(\out_number|comb_96|digit[1]~11_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~14 .lut_mask = 16'hAA4E;
defparam \out_number|comb_96|digit[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N28
cycloneive_lcell_comb \out_number|comb_96|digit[1]~16 (
// Equation(s):
// \out_number|comb_96|digit[1]~16_combout  = (\out_number|oc[2]~16_combout  & (\out_number|comb_96|digit[1]~15_combout  & ((!\out_number|comb_96|digit[1]~14_combout ) # (!\out_number|comb_96|digit[1]~9_combout )))) # (!\out_number|oc[2]~16_combout  & 
// (((\out_number|comb_96|digit[1]~14_combout ))))

	.dataa(\out_number|comb_96|digit[1]~15_combout ),
	.datab(\out_number|comb_96|digit[1]~9_combout ),
	.datac(\out_number|comb_96|digit[1]~14_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~16 .lut_mask = 16'h2AF0;
defparam \out_number|comb_96|digit[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N2
cycloneive_lcell_comb \out_number|comb_96|digit[1]~17 (
// Equation(s):
// \out_number|comb_96|digit[1]~17_combout  = (\out_number|oc[0]~10_combout  & !\out_number|oc[6]~36_combout )

	.dataa(\out_number|oc[0]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_number|oc[6]~36_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~17 .lut_mask = 16'h00AA;
defparam \out_number|comb_96|digit[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N24
cycloneive_lcell_comb \out_number|comb_96|digit[2]~18 (
// Equation(s):
// \out_number|comb_96|digit[2]~18_combout  = (\out_number|comb_96|digit[1]~17_combout  & ((\out_number|oc[1]~22_combout  & (!\out_number|oc[3]~27_combout )) # (!\out_number|oc[1]~22_combout  & ((!\out_number|oc[2]~16_combout )))))

	.dataa(\out_number|oc[3]~27_combout ),
	.datab(\out_number|comb_96|digit[1]~17_combout ),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[2]~18 .lut_mask = 16'h404C;
defparam \out_number|comb_96|digit[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneive_lcell_comb \out_number|comb_96|digit[2]~19 (
// Equation(s):
// \out_number|comb_96|digit[2]~19_combout  = (\out_number|comb_96|digit[5]~4_combout  & (!\out_number|oc[2]~16_combout  & ((\out_number|comb_96|digit[0]~5_combout ) # (\out_number|oc[1]~22_combout ))))

	.dataa(\out_number|comb_96|digit[0]~5_combout ),
	.datab(\out_number|comb_96|digit[5]~4_combout ),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[2]~19 .lut_mask = 16'h00C8;
defparam \out_number|comb_96|digit[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N6
cycloneive_lcell_comb \out_number|comb_96|digit[2]~20 (
// Equation(s):
// \out_number|comb_96|digit[2]~20_combout  = (!\out_number|oc[3]~27_combout  & ((\out_number|oc[6]~36_combout ) # (!\out_number|oc[1]~22_combout )))

	.dataa(\out_number|oc[1]~22_combout ),
	.datab(\out_number|oc[6]~36_combout ),
	.datac(\out_number|oc[3]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[2]~20 .lut_mask = 16'h0D0D;
defparam \out_number|comb_96|digit[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N30
cycloneive_lcell_comb \out_number|comb_96|digit[2]~21 (
// Equation(s):
// \out_number|comb_96|digit[2]~21_combout  = (\out_number|comb_96|digit[2]~18_combout ) # ((\out_number|comb_96|digit[2]~19_combout ) # ((\out_number|comb_96|digit[0]~6_combout  & \out_number|comb_96|digit[2]~20_combout )))

	.dataa(\out_number|comb_96|digit[0]~6_combout ),
	.datab(\out_number|comb_96|digit[2]~18_combout ),
	.datac(\out_number|comb_96|digit[2]~19_combout ),
	.datad(\out_number|comb_96|digit[2]~20_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[2]~21 .lut_mask = 16'hFEFC;
defparam \out_number|comb_96|digit[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N2
cycloneive_lcell_comb \out_number|comb_96|digit[3]~25 (
// Equation(s):
// \out_number|comb_96|digit[3]~25_combout  = (\out_number|oc[2]~16_combout  & (((\out_number|oc[0]~10_combout )))) # (!\out_number|oc[2]~16_combout  & (!\out_number|oc[6]~36_combout  & ((\out_number|oc[3]~27_combout ) # (\out_number|oc[0]~10_combout ))))

	.dataa(\out_number|oc[3]~27_combout ),
	.datab(\out_number|oc[0]~10_combout ),
	.datac(\out_number|oc[2]~16_combout ),
	.datad(\out_number|oc[6]~36_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[3]~25 .lut_mask = 16'hC0CE;
defparam \out_number|comb_96|digit[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N24
cycloneive_lcell_comb \out_number|oc[3]~38 (
// Equation(s):
// \out_number|oc[3]~38_combout  = (!\digit_write[2]~129_combout  & !\digit_write[1]~139_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\digit_write[2]~129_combout ),
	.datad(\digit_write[1]~139_combout ),
	.cin(gnd),
	.combout(\out_number|oc[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|oc[3]~38 .lut_mask = 16'h000F;
defparam \out_number|oc[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N18
cycloneive_lcell_comb \out_number|comb_96|digit[3]~23 (
// Equation(s):
// \out_number|comb_96|digit[3]~23_combout  = (\out_number|oc~34_combout  & (\out_number|oc[5]~33_combout  & (!\out_number|oc[3]~38_combout ))) # (!\out_number|oc~34_combout  & ((\out_number|oc[5]~32_combout ) # ((\out_number|oc[5]~33_combout  & 
// !\out_number|oc[3]~38_combout ))))

	.dataa(\out_number|oc~34_combout ),
	.datab(\out_number|oc[5]~33_combout ),
	.datac(\out_number|oc[3]~38_combout ),
	.datad(\out_number|oc[5]~32_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[3]~23 .lut_mask = 16'h5D0C;
defparam \out_number|comb_96|digit[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N12
cycloneive_lcell_comb \out_number|comb_96|digit[3]~24 (
// Equation(s):
// \out_number|comb_96|digit[3]~24_combout  = (\out_number|comb_96|digit[3]~23_combout  & (!\out_number|oc[3]~27_combout  & \out_number|oc[6]~36_combout ))

	.dataa(gnd),
	.datab(\out_number|comb_96|digit[3]~23_combout ),
	.datac(\out_number|oc[3]~27_combout ),
	.datad(\out_number|oc[6]~36_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[3]~24 .lut_mask = 16'h0C00;
defparam \out_number|comb_96|digit[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N4
cycloneive_lcell_comb \out_number|comb_96|digit[3]~26 (
// Equation(s):
// \out_number|comb_96|digit[3]~26_combout  = (\out_number|oc[2]~16_combout  & ((\out_number|comb_96|digit[3]~25_combout  & (\out_number|oc[1]~22_combout )) # (!\out_number|comb_96|digit[3]~25_combout  & (!\out_number|oc[1]~22_combout  & 
// !\out_number|comb_96|digit[3]~24_combout )))) # (!\out_number|oc[2]~16_combout  & ((\out_number|oc[1]~22_combout  & ((!\out_number|comb_96|digit[3]~24_combout ))) # (!\out_number|oc[1]~22_combout  & (\out_number|comb_96|digit[3]~25_combout ))))

	.dataa(\out_number|oc[2]~16_combout ),
	.datab(\out_number|comb_96|digit[3]~25_combout ),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|comb_96|digit[3]~24_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[3]~26 .lut_mask = 16'h84D6;
defparam \out_number|comb_96|digit[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneive_lcell_comb \out_number|comb_96|digit[5]~22 (
// Equation(s):
// \out_number|comb_96|digit[5]~22_combout  = (!\out_number|oc[6]~36_combout  & ((\out_number|oc[3]~9_combout  & ((!\digit_write[3]~149_combout ))) # (!\out_number|oc[3]~9_combout  & (!\out_number|oc[3]~26_combout ))))

	.dataa(\out_number|oc[3]~9_combout ),
	.datab(\out_number|oc[6]~36_combout ),
	.datac(\out_number|oc[3]~26_combout ),
	.datad(\digit_write[3]~149_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[5]~22 .lut_mask = 16'h0123;
defparam \out_number|comb_96|digit[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N26
cycloneive_lcell_comb \out_number|comb_96|digit[3]~27 (
// Equation(s):
// \out_number|comb_96|digit[3]~27_combout  = (\out_number|oc[2]~16_combout  & (((!\out_number|oc[1]~22_combout  & \out_number|comb_96|digit[3]~24_combout )))) # (!\out_number|oc[2]~16_combout  & ((\out_number|oc[1]~22_combout  & 
// ((\out_number|comb_96|digit[3]~24_combout ))) # (!\out_number|oc[1]~22_combout  & (\out_number|comb_96|digit[3]~25_combout ))))

	.dataa(\out_number|oc[2]~16_combout ),
	.datab(\out_number|comb_96|digit[3]~25_combout ),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|comb_96|digit[3]~24_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[3]~27 .lut_mask = 16'h5E04;
defparam \out_number|comb_96|digit[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N0
cycloneive_lcell_comb \out_number|comb_96|digit[3]~28 (
// Equation(s):
// \out_number|comb_96|digit[3]~28_combout  = (\out_number|comb_96|digit[3]~26_combout  & (!\out_number|comb_96|digit[3]~23_combout  & ((\out_number|comb_96|digit[5]~22_combout ) # (\out_number|comb_96|digit[3]~27_combout )))) # 
// (!\out_number|comb_96|digit[3]~26_combout  & (((\out_number|comb_96|digit[3]~27_combout ))))

	.dataa(\out_number|comb_96|digit[3]~26_combout ),
	.datab(\out_number|comb_96|digit[3]~23_combout ),
	.datac(\out_number|comb_96|digit[5]~22_combout ),
	.datad(\out_number|comb_96|digit[3]~27_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[3]~28 .lut_mask = 16'h7720;
defparam \out_number|comb_96|digit[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N20
cycloneive_lcell_comb \out_number|comb_96|digit[4]~29 (
// Equation(s):
// \out_number|comb_96|digit[4]~29_combout  = (\out_number|comb_96|digit[3]~24_combout  & ((\out_number|oc[2]~16_combout  & (\out_number|oc[0]~10_combout  & !\out_number|oc[1]~22_combout )) # (!\out_number|oc[2]~16_combout  & (\out_number|oc[0]~10_combout  $ 
// (!\out_number|oc[1]~22_combout )))))

	.dataa(\out_number|oc[2]~16_combout ),
	.datab(\out_number|oc[0]~10_combout ),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|comb_96|digit[3]~24_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[4]~29 .lut_mask = 16'h4900;
defparam \out_number|comb_96|digit[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N14
cycloneive_lcell_comb \out_number|comb_96|digit[4]~30 (
// Equation(s):
// \out_number|comb_96|digit[4]~30_combout  = (\out_number|oc[2]~16_combout  & (((!\out_number|oc[3]~27_combout )))) # (!\out_number|oc[2]~16_combout  & (((!\out_number|oc[0]~10_combout  & !\out_number|oc[3]~27_combout )) # (!\out_number|oc[1]~22_combout )))

	.dataa(\out_number|oc[0]~10_combout ),
	.datab(\out_number|oc[3]~27_combout ),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[4]~30 .lut_mask = 16'h331F;
defparam \out_number|comb_96|digit[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N16
cycloneive_lcell_comb \out_number|comb_96|digit[4]~31 (
// Equation(s):
// \out_number|comb_96|digit[4]~31_combout  = (\out_number|comb_96|digit[4]~29_combout ) # ((!\out_number|comb_96|digit[3]~23_combout  & (\out_number|comb_96|digit[4]~30_combout  & !\out_number|oc[6]~36_combout )))

	.dataa(\out_number|comb_96|digit[4]~29_combout ),
	.datab(\out_number|comb_96|digit[3]~23_combout ),
	.datac(\out_number|comb_96|digit[4]~30_combout ),
	.datad(\out_number|oc[6]~36_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[4]~31 .lut_mask = 16'hAABA;
defparam \out_number|comb_96|digit[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneive_lcell_comb \out_number|comb_96|digit[5]~32 (
// Equation(s):
// \out_number|comb_96|digit[5]~32_combout  = (\out_number|oc[1]~22_combout  & (!\out_number|oc[6]~36_combout )) # (!\out_number|oc[1]~22_combout  & (\out_number|oc[6]~36_combout  & \out_number|comb_96|digit[5]~4_combout ))

	.dataa(\out_number|oc[1]~22_combout ),
	.datab(\out_number|oc[6]~36_combout ),
	.datac(\out_number|comb_96|digit[5]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[5]~32 .lut_mask = 16'h6262;
defparam \out_number|comb_96|digit[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneive_lcell_comb \out_number|comb_96|digit[5]~33 (
// Equation(s):
// \out_number|comb_96|digit[5]~33_combout  = (\out_number|oc[6]~36_combout ) # ((\out_number|oc[2]~16_combout  & (\out_number|comb_96|digit[5]~32_combout  $ (!\out_number|oc[0]~10_combout ))))

	.dataa(\out_number|oc[2]~16_combout ),
	.datab(\out_number|comb_96|digit[5]~32_combout ),
	.datac(\out_number|oc[6]~36_combout ),
	.datad(\out_number|oc[0]~10_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[5]~33 .lut_mask = 16'hF8F2;
defparam \out_number|comb_96|digit[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneive_lcell_comb \out_number|comb_96|digit[5]~34 (
// Equation(s):
// \out_number|comb_96|digit[5]~34_combout  = (\out_number|oc[6]~36_combout  & (\out_number|comb_96|digit[5]~32_combout  & (\out_number|oc[2]~16_combout  $ (!\out_number|oc[0]~10_combout )))) # (!\out_number|oc[6]~36_combout  & 
// (\out_number|comb_96|digit[5]~32_combout  $ (((\out_number|oc[2]~16_combout  & \out_number|oc[0]~10_combout )))))

	.dataa(\out_number|oc[2]~16_combout ),
	.datab(\out_number|comb_96|digit[5]~32_combout ),
	.datac(\out_number|oc[6]~36_combout ),
	.datad(\out_number|oc[0]~10_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[5]~34 .lut_mask = 16'h864C;
defparam \out_number|comb_96|digit[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneive_lcell_comb \out_number|comb_96|digit[5]~35 (
// Equation(s):
// \out_number|comb_96|digit[5]~35_combout  = (\out_number|comb_96|digit[5]~33_combout  & (((\out_number|comb_96|digit[5]~34_combout )))) # (!\out_number|comb_96|digit[5]~33_combout  & ((\out_number|comb_96|digit[5]~22_combout ) # 
// ((!\out_number|comb_96|digit[5]~34_combout  & \out_number|oc[3]~27_combout ))))

	.dataa(\out_number|comb_96|digit[5]~33_combout ),
	.datab(\out_number|comb_96|digit[5]~22_combout ),
	.datac(\out_number|comb_96|digit[5]~34_combout ),
	.datad(\out_number|oc[3]~27_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[5]~35 .lut_mask = 16'hE5E4;
defparam \out_number|comb_96|digit[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N10
cycloneive_lcell_comb \out_number|comb_96|digit[1]~36 (
// Equation(s):
// \out_number|comb_96|digit[1]~36_combout  = (\out_number|oc[3]~27_combout ) # ((\out_number|oc[6]~36_combout  & ((\out_number|oc[0]~10_combout ) # (!\out_number|comb_96|digit~10_combout ))))

	.dataa(\out_number|oc[0]~10_combout ),
	.datab(\out_number|oc[6]~36_combout ),
	.datac(\out_number|oc[3]~27_combout ),
	.datad(\out_number|comb_96|digit~10_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[1]~36 .lut_mask = 16'hF8FC;
defparam \out_number|comb_96|digit[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N12
cycloneive_lcell_comb \out_number|comb_96|digit[6]~37 (
// Equation(s):
// \out_number|comb_96|digit[6]~37_combout  = (\out_number|oc[1]~22_combout  & (((\out_number|oc[2]~16_combout )) # (!\out_number|comb_96|digit[1]~36_combout ))) # (!\out_number|oc[1]~22_combout  & (((\out_number|comb_96|digit[1]~13_combout  & 
// !\out_number|oc[2]~16_combout ))))

	.dataa(\out_number|comb_96|digit[1]~36_combout ),
	.datab(\out_number|comb_96|digit[1]~13_combout ),
	.datac(\out_number|oc[1]~22_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[6]~37 .lut_mask = 16'hF05C;
defparam \out_number|comb_96|digit[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N26
cycloneive_lcell_comb \out_number|comb_96|digit[6]~38 (
// Equation(s):
// \out_number|comb_96|digit[6]~38_combout  = (\out_number|oc[2]~16_combout  & (\out_number|comb_96|digit[1]~15_combout  & ((\out_number|comb_96|digit[6]~37_combout ) # (!\out_number|comb_96|digit[1]~17_combout )))) # (!\out_number|oc[2]~16_combout  & 
// (\out_number|comb_96|digit[6]~37_combout ))

	.dataa(\out_number|comb_96|digit[6]~37_combout ),
	.datab(\out_number|comb_96|digit[1]~17_combout ),
	.datac(\out_number|comb_96|digit[1]~15_combout ),
	.datad(\out_number|oc[2]~16_combout ),
	.cin(gnd),
	.combout(\out_number|comb_96|digit[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \out_number|comb_96|digit[6]~38 .lut_mask = 16'hB0AA;
defparam \out_number|comb_96|digit[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \button_in[1]~input (
	.i(button_in[1]),
	.ibar(gnd),
	.o(\button_in[1]~input_o ));
// synopsys translate_off
defparam \button_in[1]~input .bus_hold = "false";
defparam \button_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \button_in[2]~input (
	.i(button_in[2]),
	.ibar(gnd),
	.o(\button_in[2]~input_o ));
// synopsys translate_off
defparam \button_in[2]~input .bus_hold = "false";
defparam \button_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \button_in[3]~input (
	.i(button_in[3]),
	.ibar(gnd),
	.o(\button_in[3]~input_o ));
// synopsys translate_off
defparam \button_in[3]~input .bus_hold = "false";
defparam \button_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign led_out[0] = \led_out[0]~output_o ;

assign led_out[1] = \led_out[1]~output_o ;

assign led_out[2] = \led_out[2]~output_o ;

assign led_out[3] = \led_out[3]~output_o ;

assign led_out[4] = \led_out[4]~output_o ;

assign led_out[5] = \led_out[5]~output_o ;

assign led_out[6] = \led_out[6]~output_o ;

assign led_out[7] = \led_out[7]~output_o ;

assign led_out[8] = \led_out[8]~output_o ;

assign led_out[9] = \led_out[9]~output_o ;

assign cs_out[0] = \cs_out[0]~output_o ;

assign cs_out[1] = \cs_out[1]~output_o ;

assign cs_out[2] = \cs_out[2]~output_o ;

assign cs_out[3] = \cs_out[3]~output_o ;

assign decimal_out[0] = \decimal_out[0]~output_o ;

assign decimal_out[1] = \decimal_out[1]~output_o ;

assign decimal_out[2] = \decimal_out[2]~output_o ;

assign decimal_out[3] = \decimal_out[3]~output_o ;

assign digit_out[0] = \digit_out[0]~output_o ;

assign digit_out[1] = \digit_out[1]~output_o ;

assign digit_out[2] = \digit_out[2]~output_o ;

assign digit_out[3] = \digit_out[3]~output_o ;

assign digit_out[4] = \digit_out[4]~output_o ;

assign digit_out[5] = \digit_out[5]~output_o ;

assign digit_out[6] = \digit_out[6]~output_o ;

assign digit_out[7] = \digit_out[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
