	http://dx.doi.org/10.1109/TVLSI.2016.2574642 || Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability. || ['Reiley Jeyapaul', 'Roberto Flores', 'Alfonso Avila', 'Aviral Shrivastava']
http://dx.doi.org/10.1049/iet-cdt.2016.0024 || Automatic management of Software Programmable Memories in Many-core Architectures. || ['Aviral Shrivastava', 'Nikil Dutt', 'Jian Cai', 'Majid Shoushtari', 'Bryan Donyanavard', 'Hossein Tajik']
http://dx.doi.org/10.1109/ASAP.2016.7760774 || Efficient pointer management of stack data for software managed multicores. || ['Jian Cai', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/ASAP.2016.7760786 || gemV: A validated toolset for the early exploration of system reliability. || ['Karthik Tanikella', 'Yohan Ko', 'Reiley Jeyapaul', 'Kyoungwoo Lee', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2968456.2974012 || Time in cyber-physical systems. || ['Aviral Shrivastava', 'Patricia Derler', 'Ya-Shian Li-Baboud', 'Kevin Stanton', 'Mohammad Khayatian', 'Hugo A. Andrade', 'Marc Weiss', 'John C. Eidson', 'Sundeep Chandhoke']
http://doi.acm.org/10.1145/2897937.2898054 || nZDC: a compiler technique for near zero silent data corruption. || ['Moslem Didehban', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2996913.2996942 || Unsupervised annotated city traffic map generation. || ['Rohit Verma', 'Surjya Ghosh', 'Aviral Shrivastava', 'Niloy Ganguly', 'Bivas Mitra', 'Sandip Chakraborty']
http://doi.acm.org/10.1145/2966986.2967075 || Splitting functions in code management on scratchpad memories. || ['Youngbin Kim', 'Jian Cai', 'Yooseong Kim', 'Kyoungwoo Lee', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/INFOCOM.2016.7524393 || UrbanEye: An outdoor localization system for public transport. || ['Rohit Verma', 'Aviral Shrivastava', 'Bivas Mitra', 'Sujoy Saha', 'Niloy Ganguly', 'Subrata Nandi', 'Sandip Chakraborty']
http://doi.acm.org/10.1145/2989081.2989122 || Languages Must Expose Memory Heterogeneity. || ['Xiaochen Guo', 'Aviral Shrivastava', 'Michael Spear', 'Gang Tan']
http://dx.doi.org/10.1109/VLSID.2016.70 || Software Coherence Management on Non-coherent Cache Multi-cores. || ['Jian Cai', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2638558 || A Software Scheme for Multithreading on CGRAs. || ['Jared Pager', 'Reiley Jeyapaul', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2738039 || Efficient Code Assignment Techniques for Local Memory on Software Managed Multicores. || ['Jing Lu', 'Ke Bai', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/CASES.2015.7324546 || Optimization of multi-channel BCH error decoding for common cases. || ['Russ Dill', 'Aviral Shrivastava', 'Hyunok Oh']
http://doi.acm.org/10.1145/2744769.2744846 || Guidelines to design parity protected write-back L1 data cache. || ['Yohan Ko', 'Reiley Jeyapaul', 'Youngbin Kim', 'Kyoungwoo Lee', 'Aviral Shrivastava']
http://dl.acm.org/citation.cfm?id=2755780 || Path selection based acceleration of conditionals in CGRAs. || ['ShriHari RajendranRadhika', 'Aviral Shrivastava', 'Mahdi Hamzeh']
http://dl.acm.org/citation.cfm?id=2755922 || Enabling multi-threaded applications on hybrid shared memory manycore architectures. || ['Tushar Rawat', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/ReConFig.2015.7393352 || Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems. || ['Hugo A. Andrade', 'Patricia Derler', 'John C. Eidson', 'Ya-Shian Li-Baboud', 'Aviral Shrivastava', 'Kevin Stanton', 'Marc Weiss']
http://dx.doi.org/10.1109/RTAS.2015.7108455 || A predictable and command-level priority-based DRAM controller for mixed-criticality systems. || ['Hokeun Kim', 'David Broman', 'Edward A. Lee', 'Michael Zimmer', 'Aviral Shrivastava', 'Junkwang Oh']
http://dx.doi.org/10.1109/TPDS.2013.14 || UnSync-CMP: Multicore CMP Architecture for Energy-Efficient Soft-Error Reliability. || ['Reiley Jeyapaul', 'Fei Hong', 'Abhishek Rhisheekesan', 'Aviral Shrivastava', 'Kyoungwoo Lee']
http://doi.acm.org/10.1145/2656106.2656122 || Construction of GCCFG for inter-procedural optimizations in Software Managed Manycore (SMM) architectures. || ['Bryce Holton', 'Ke Bai', 'Aviral Shrivastava', 'Harini Ramaprasad']
http://doi.acm.org/10.1145/2593069.2593195 || Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors. || ['Aviral Shrivastava', 'Abhishek Rhisheekesan', 'Reiley Jeyapaul', 'Carole-Jean Wu']
http://doi.acm.org/10.1145/2593069.2593100 || Branch-Aware Loop Mapping on CGRAs. || ['Mahdi Hamzeh', 'Aviral Shrivastava', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/RTAS.2014.6926001 || WCET-aware dynamic code management on scratchpads for Software-Managed Multicores. || ['Yooseong Kim', 'David Broman', 'Jian Cai', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2501626.2501632 || A software-only scheme for managing heap data on limited local memory(LLM) multicore processors. || ['Ke Bai', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2536747.2536760 || Software-based register file vulnerability reduction for embedded processors. || ['Jongeun Lee', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2514641.2514648 || Memory performance estimation of CUDA programs. || ['Yooseong Kim', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2505012 || Enabling energy efficient reliability in embedded systems through smart cache cleaning. || ['Reiley Jeyapaul', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/CODES-ISSS.2013.6658998 || CMSM: An efficient and effective Code Management for Software Managed Multicores. || ['Ke Bai', 'Jing Lu', 'Aviral Shrivastava', 'Bryce Holton']
http://doi.acm.org/10.1145/2463209.2488756 || REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs). || ['Mahdi Hamzeh', 'Aviral Shrivastava', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2463209.2488918 || SSDM: smart stack data management for software managed multicores (SMMs). || ['Jing Lu', 'Ke Bai', 'Aviral Shrivastava']
http://dx.doi.org/10.7873/DATE.2013.130 || Automatic and efficient heap data management for limited local memory multicore architectures. || ['Ke Bai', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2220336.2220338 || PICA: Processor Idle Cycle Aggregation for Energy-Efficient Embedded Systems. || ['Jongeun Lee', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/TVLSI.2011.2157368 || Return Data Interleaving for Multi-Channel Embedded CMPs Systems. || ['Fei Hong', 'Aviral Shrivastava', 'Jongeun Lee']
http://doi.acm.org/10.1145/2380445.2380534 || Soft errors: the hardware-software interface. || ['Kyoungwoo Lee', 'Aviral Shrivastava', 'Reiley Jeyapaul']
http://doi.acm.org/10.1145/2228360.2228600 || EPIMap: using epimorphism to map applications on CGRAs. || ['Mahdi Hamzeh', 'Aviral Shrivastava', 'Sarma B. K. Vrudhula']
http://doi.acm.org/10.1145/2206781.2206799 || Design of an RNS reverse converter for a new five-moduli special set. || ['Piotr Patronik', 'Krzysztof S. Berezowski', 'Janusz Biernat', 'Stanislaw J. Piestrak', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/TCAD.2010.2095630 || Static Analysis of Register File Vulnerability. || ['Jongeun Lee', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/TCAD.2011.2161217 || High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures. || ['Yongjoo Kim', 'Jongeun Lee', 'Aviral Shrivastava', 'Jonghee W. Yoon', 'Doosan Cho', 'Yunheung Paek']
http://doi.acm.org/10.1145/2003695.2003702 || Memory access optimization in compilation for coarse-grained reconfigurable architectures. || ['Yongjoo Kim', 'Jongeun Lee', 'Aviral Shrivastava', 'Yunheung Paek']
http://dx.doi.org/10.1109/ASAP.2011.6043275 || Stack data management for Limited Local Memory (LLM) multi-core processors. || ['Ke Bai', 'Aviral Shrivastava', 'Saleel Kudchadker']
http://doi.acm.org/10.1145/2038698.2038716 || Smart cache cleaning: energy efficient vulnerability reduction in embedded processors. || ['Reiley Jeyapaul', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2038698.2038731 || Vector class on limited local memory (LLM) multi-core processors. || ['Ke Bai', 'Di Lu', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/2039370.2039425 || Branch penalty reduction on IBM cell SPUs via software branch hinting. || ['Jing Lu', 'Yooseong Kim', 'Aviral Shrivastava', 'Chuan Huang']
http://doi.acm.org/10.1145/2024724.2024754 || CuMAPz: a tool to analyze memory access patterns in CUDA. || ['Yooseong Kim', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/ICPP.2011.77 || Enabling Multithreading on CGRAs. || ['Aviral Shrivastava', 'Jared Pager', 'Reiley Jeyapaul', 'Mahdi Hamzeh', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ICPP.2011.76 || UnSync: A Soft Error Resilient Redundant Multicore Architecture. || ['Reiley Jeyapaul', 'Fei Hong', 'Abhishek Rhisheekesan', 'Aviral Shrivastava', 'Kyoungwoo Lee']
http://portal.acm.org/citation.cfm?id=2016893&CFID=34981777&CFTOKEN=25607807 || Fast and energy-efficient constant-coefficient FIR filters using residue number system. || ['Piotr Patronik', 'Krzysztof S. Berezowski', 'Stanislaw J. Piestrak', 'Janusz Biernat', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/VLSID.2011.24 || LA-LRU: A Latency-Aware Replacement Policy for Variation Tolerant Caches. || ['Aarul Jain', 'Aviral Shrivastava', 'Chaitali Chakrabarti']
http://dx.doi.org/10.1007/s10766-009-0123-8 || Code Transformations for TLB Power Reduction. || ['Reiley Jeyapaul', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/TCAD.2010.2049050 || A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files. || ['Jongeun Lee', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/1835420.1835423 || Partitioning techniques for partially protected caches in resource-constrained embedded systems. || ['Kyoungwoo Lee', 'Aviral Shrivastava', 'Nikil Dutt', 'Nalini Venkatasubramanian']
http://dx.doi.org/10.1109/TVLSI.2009.2019082 || Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors. || ['Aviral Shrivastava', 'Deepa Kannan', 'Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/ASAP.2010.5540773 || Dynamic code mapping for limited local memory systems. || ['Seung Chul Jung', 'Aviral Shrivastava', 'Ke Bai']
http://doi.acm.org/10.1145/1878961.1878995 || Compilation techniques for CGRAs: exploring all parallelization approaches. || ['Tom Vander Aa', 'Praveen Raghavan', 'Scott A. Mahlke', 'Bjorn De Sutter', 'Aviral Shrivastava', 'Frank Hannig']
http://doi.acm.org/10.1145/1878961.1879015 || Heap data management for limited local memory (LLM) multi-core processors. || ['Ke Bai', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/DATE.2010.5457053 || Power-accuracy tradeoffs in human activity transition detection. || ['Jeffrey Boyd', 'Hari Sundaram', 'Aviral Shrivastava']
http://dx.doi.org/10.1007/978-3-642-11515-8_14 || Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays. || ['Yongjoo Kim', 'Jongeun Lee', 'Aviral Shrivastava', 'Jonghee W. Yoon', 'Yunheung Paek']
http://doi.acm.org/10.1145/1755888.1755892 || Operation and data mapping for CGRAs with multi-bank memory. || ['Yongjoo Kim', 'Jongeun Lee', 'Aviral Shrivastava', 'Yunheung Paek']
http://doi.acm.org/10.1145/1755888.1755910 || Cache vulnerability equations for protecting data in embedded processor caches from soft errors. || ['Aviral Shrivastava', 'Jongeun Lee', 'Reiley Jeyapaul']
http://doi.acm.org/10.1145/1811212.1811215 || B2P2: bounds based procedure placement for instruction TLB power reduction in embedded systems. || ['Reiley Jeyapaul', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/TCAD.2009.2013275 || Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures. || ['Aviral Shrivastava', 'Ilya Issenin', 'Nikil Dutt', 'Sanghyun Park', 'Yunheung Paek']
http://dx.doi.org/10.1109/TCAD.2009.2030592 || A Software-Only Solution to Use Scratch Pads for Stack Data. || ['Aviral Shrivastava', 'Arun Kannan', 'Jongeun Lee']
http://dx.doi.org/10.1109/TVLSI.2008.2002427 || Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications. || ['Kyoungwoo Lee', 'Aviral Shrivastava', 'Ilya Issenin', 'Nikil D. Dutt', 'Nalini Venkatasubramanian']
http://dx.doi.org/10.1109/TVLSI.2008.2001746 || A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures. || ['Jonghee W. Yoon', 'Aviral Shrivastava', 'Sanghyun Park', 'Minwook Ahn', 'Yunheung Paek']
http://dx.doi.org/10.1109/ASPDAC.2009.4796548 || A software solution for dynamic stack management on scratch pad memory. || ['Arun Kannan', 'Aviral Shrivastava', 'Amit Pabalkar', 'Jongeun Lee']
http://dx.doi.org/10.1109/ASPDAC.2009.4796549 || Compiler-managed register file protection for energy-efficient soft error reduction. || ['Jongeun Lee', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/1629395.1629401 || Exploiting residue number system for power-efficient digital signal processing in embedded processors. || ['Rooju Chokshi', 'Krzysztof S. Berezowski', 'Aviral Shrivastava', 'Stanislaw J. Piestrak']
http://dx.doi.org/10.1109/DATE.2009.5090696 || FSAF: File system aware flash translation layer for NAND Flash Memories. || ['Sai Krishna Mylavarapu', 'Siddharth Choudhuri', 'Aviral Shrivastava', 'Jongeun Lee', 'Tony Givargis']
http://dx.doi.org/10.1109/DATE.2009.5090877 || Static analysis to mitigate soft errors in register files. || ['Jongeun Lee', 'Aviral Shrivastava']
http://doi.acm.org/10.1145/1542452.1542459 || A compiler optimization to reduce soft errors in register files. || ['Jongeun Lee', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/VLSI.Design.2009.39 || Code Transformations for TLB Power Reduction. || ['Reiley Jeyapaul', 'Sandeep Marathe', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/TCAD.2008.923254 || Register File Power Reduction Using Bypass Sensitive Compiler. || ['Sanghyun Park', 'Aviral Shrivastava', 'Nikil D. Dutt', 'Alexandru Nicolau', 'Yunheung Paek', 'Eugene Earlie']
http://dx.doi.org/10.1109/ASPDAC.2008.4483968 || A Compiler-in-the-Loop framework to explore Horizontally Partitioned Cache architectures. || ['Aviral Shrivastava', 'Ilya Issenin', 'Nikil Dutt']
http://dx.doi.org/10.1109/ASPDAC.2008.4484056 || SPKM : A novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures. || ['Jonghee W. Yoon', 'Aviral Shrivastava', 'Sanghyun Park', 'Minwook Ahn', 'Reiley Jeyapaul', 'Yunheung Paek']
http://doi.acm.org/10.1145/1450135.1450143 || Static analysis of processor stall cycle aggregation. || ['Jongeun Lee', 'Aviral Shrivastava']
http://dx.doi.org/10.1109/DATE.2008.4484840 || Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors. || ['Sanghyun Park', 'Aviral Shrivastava', 'Yunheung Paek']
http://dx.doi.org/10.1007/978-3-540-89894-8_49 || SDRM: Simultaneous Determination of Regions and Function-to-Region Mapping for Scratchpad Memories. || ['Amit Pabalkar', 'Aviral Shrivastava', 'Arun Kannan', 'Jongeun Lee']
http://dx.doi.org/10.1007/978-0-387-09661-2_21 || Data Partitioning Techniques for Partially Protected Caches to Reduce Soft Error Induced Failures. || ['Kyoungwoo Lee', 'Aviral Shrivastava', 'Nikil Dutt', 'Nalini Venkatasubramanian']
http://doi.acm.org/10.1145/1459359.1459402 || Mitigating the impact of hardware defects on multimedia applications: a cross-layer approach. || ['Kyoungwoo Lee', 'Aviral Shrivastava', 'Minyoung Kim', 'Nikil Dutt', 'Nalini Venkatasubramanian']
http://dx.doi.org/10.1109/VLSI.2008.84 || PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors. || ['Deepa Kannan', 'Aseem Gupta', 'Aviral Shrivastava', 'Nikil D. Dutt', 'Fadi J. Kurdahi']
http://dx.doi.org/10.1109/VLSI.2008.83 || Temperature and Process Variations Aware Power Gating of Functional Units. || ['Deepa Kannan', 'Aviral Shrivastava', 'Vipin Mohan', 'Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/VLSI.2008.81 || Power Reduction of Functional Units Considering Temperature and Process Variations. || ['Deepa Kannan', 'Aviral Shrivastava', 'Sarvesh Bhardwaj', 'Sarma B. K. Vrudhula']
http://dx.doi.org/10.1109/TCAD.2007.907066 || Automatic Design Space Exploration of Register Bypasses in Embedded Processors. || ['Aviral Shrivastava', 'Sanghyun Park', 'Eugene Earlie', 'Nikil D. Dutt', 'Alexandru Nicolau', 'Yunheung Paek']
http://doi.acm.org/10.1145/1289816.1289865 || Smart driver for power reduction in next generation bistable electrophoretic display technology. || ['Michael A. Baker', 'Aviral Shrivastava', 'Karam S. Chatha']
http://doi.acm.org/10.1145/1266366.1266617 || Interactive presentation: Functional and timing validation of partially bypassed processor pipelines. || ['Qiang Zhu', 'Aviral Shrivastava', 'Nikil Dutt']
http://dx.doi.org/10.1109/ICC.2007.508 || Robust Localization in Wireless Sensor Networks through the Revocation of Malicious Anchors. || ['Satyajayant Misra', 'Guoliang Xue', 'Aviral Shrivastava']
None || Compiler Aided Design of Embedded Computers. || ['Aviral Shrivastava', 'Nikil Dutt']
http://doi.acm.org/10.1145/1124713.1124722 || Compilation framework for code size reduction using reduced bit-width ISAs (rISAs). || ['Aviral Shrivastava', 'Partha Biswas', 'Ashok Halambi', 'Nikil D. Dutt', 'Alexandru Nicolau']
http://doi.acm.org/10.1145/1142980.1142985 || Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs. || ['Prabhat Mishra', 'Aviral Shrivastava', 'Nikil Dutt']
http://dx.doi.org/10.1109/TVLSI.2006.878468 || Retargetable pipeline hazard detection for partially bypassed processors. || ['Aviral Shrivastava', 'Eugene Earlie', 'Nikil D. Dutt', 'Alexandru Nicolau']
http://doi.acm.org/10.1145/1176760.1176810 || Mitigating soft error failures for multimedia applications by selective data protection. || ['Kyoungwoo Lee', 'Aviral Shrivastava', 'Ilya Issenin', 'Nikil Dutt', 'Nalini Venkatasubramanian']
http://dx.doi.org/10.1109/DATE.2006.244047 || Automatic generation of operation tables for fast exploration of bypasses in embedded processors. || ['Sanghyun Park', 'Eugene Earlie', 'Aviral Shrivastava', 'Alex Nicolau', 'Nikil Dutt', 'Yunheung Paek']
http://doi.acm.org/10.1145/1134650.1134675 || Bypass aware instruction scheduling for register file power reduction. || ['Sanghyun Park', 'Aviral Shrivastava', 'Nikil D. Dutt', 'Alexandru Nicolau', 'Yunheung Paek', 'Eugene Earlie']
http://doi.acm.org/10.1145/1086297.1086310 || Compilation techniques for energy reduction in horizontally partitioned cache architectures. || ['Aviral Shrivastava', 'Ilya Issenin', 'Nikil Dutt']
http://doi.acm.org/10.1145/1084834.1084876 || Aggregating processor free time for energy reduction. || ['Aviral Shrivastava', 'Eugene Earlie', 'Nikil D. Dutt', 'Alexandru Nicolau']
http://dx.doi.org/10.1109/DATE.2005.236 || PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors. || ['Aviral Shrivastava', 'Nikil D. Dutt', 'Alexandru Nicolau', 'Eugene Earlie']
http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2004.94 || Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA). || ['Aviral Shrivastava', 'Nikil D. Dutt']
http://doi.acm.org/10.1145/1016720.1016768 || Operation tables for scheduling in the presence of incomplete bypassing. || ['Aviral Shrivastava', 'Eugene Earlie', 'Nikil D. Dutt', 'Alexandru Nicolau']
http://dx.doi.org/10.1109/DATE.2002.998305 || An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs. || ['Ashok Halambi', 'Aviral Shrivastava', 'Partha Biswas', 'Nikil D. Dutt', 'Alexandru Nicolau']
http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227163 || A Design Space Exploration Framework for Reduced Bit-Width Instruction Set Architecture (rISA) Design . || ['Alexandru Nicolau', 'Nikil D. Dutt', 'Aviral Shrivastava', 'Partha Biswas', 'Ashok Halambi']
http://dx.doi.org/10.1109/ICVD.2000.812593 || Optimal Hardware/Software Partitioning for Concurrent Specification Using Dynamic Programming. || ['Aviral Shrivastava', 'Mohit Kumar', 'Sanjiv Kapoor', 'Shashi Kumar', 'M. Balakrishnan']
