<stg><name>memRead</name>


<trans_list>

<trans id="1386" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="9" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="82" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="170" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="170" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="175" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="177" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:94 %win_size_y_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %win_size_y

]]></Node>
<StgValue><ssdm name="win_size_y_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:95 %win_size_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %win_size_x

]]></Node>
<StgValue><ssdm name="win_size_x_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
.lr.ph310:113 %win_buffer_0_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="win_buffer_0_data"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
.lr.ph310:114 %win_buffer_1_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="win_buffer_1_data"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="64">
<![CDATA[
.lr.ph310:115 %win_buffer_2_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="win_buffer_2_data"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
.lr.ph310:116 %win_buffer_3_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="win_buffer_3_data"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:117 %weight_buffer_0_0_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_lane_data"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:118 %weight_buffer_0_1_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_lane_data"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:119 %weight_buffer_0_2_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_lane_data"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:120 %weight_buffer_0_3_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_lane_data"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:121 %weight_buffer_1_0_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_lane_data"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:122 %weight_buffer_1_1_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_lane_data"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:123 %weight_buffer_1_2_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_lane_data"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph310:124 %weight_buffer_1_3_lane_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_lane_data"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="191" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph310:107 %weight_dim3_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %weight_dim3

]]></Node>
<StgValue><ssdm name="weight_dim3_read"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph310:125 %div_cast = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %weight_dim3_read, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="div_cast"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph310:144 %cast = zext i8 %win_size_y_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph310:145 %cast1 = zext i8 %win_size_x_read

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph310:146 %bound = mul i16 %cast, i16 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="14">
<![CDATA[
.lr.ph310:147 %cast2 = zext i14 %div_cast

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="30" op_0_bw="16">
<![CDATA[
.lr.ph310:148 %cast3 = zext i16 %bound

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph310:149 %bound4 = mul i30 %cast2, i30 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="199" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph310:149 %bound4 = mul i30 %cast2, i30 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="200" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph310:149 %bound4 = mul i30 %cast2, i30 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph310:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_38

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_8, void @empty_35, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph310:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_1, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph310:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_1, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_12, void @empty_35, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph310:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_dim1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim1, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_14, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim1, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_dim2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_0, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph310:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_dim1xdim2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_dim1xdim2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_23, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_dim1xdim2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_dim1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_2, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_dim2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_24, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph310:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weight_dim3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim3, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_3, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim3, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph310:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weight_dim4_div_lane

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim4_div_lane, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_13, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim4_div_lane, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_dim1x2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1x2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_4, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1x2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph310:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_dim1x2x3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_dim1x2x3, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_27, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_dim1x2x3, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %conv_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_5, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stride

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stride, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_6, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stride, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padding

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %split

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_9, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %group_num_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_25, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %group_num_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_y, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_10, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_y, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %group_rem_size_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_rem_size_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_15, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_rem_size_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph310:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_rem_size_xyz

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_rem_size_xyz, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_28, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_rem_size_xyz, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %win_size_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_18, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %win_size_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_y, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_19, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_y, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph310:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %win_size_xyz

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %win_size_xyz, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_20, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %win_size_xyz, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bottom, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_21, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bottom, void @empty_31, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_7, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_31, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_34, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_31, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.lr.ph310:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_out_V_data_V, i2 %bias_out_V_keep_V, i2 %bias_out_V_strb_V, i1 %bias_out_V_last_V, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph310:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.lr.ph310:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.lr.ph310:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.lr.ph310:78 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bias_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.lr.ph310:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_out_V_data_V, i8 %weight_out_V_keep_V, i8 %weight_out_V_strb_V, i1 %weight_out_V_last_V, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph310:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:82 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.lr.ph310:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %weight_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.lr.ph310:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph310:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:86 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph310:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.lr.ph310:88 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph310:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph310:90 %bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph310:91 %weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights

]]></Node>
<StgValue><ssdm name="weights_read"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph310:92 %bottom_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bottom

]]></Node>
<StgValue><ssdm name="bottom_read"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph310:93 %win_size_xyz_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %win_size_xyz

]]></Node>
<StgValue><ssdm name="win_size_xyz_read"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph310:96 %group_rem_size_xyz_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %group_rem_size_xyz

]]></Node>
<StgValue><ssdm name="group_rem_size_xyz_read"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:97 %group_rem_size_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %group_rem_size_x

]]></Node>
<StgValue><ssdm name="group_rem_size_x_read"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:98 %group_num_y_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %group_num_y

]]></Node>
<StgValue><ssdm name="group_num_y_read"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:99 %group_num_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %group_num_x

]]></Node>
<StgValue><ssdm name="group_num_x_read"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:100 %split_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %split

]]></Node>
<StgValue><ssdm name="split_read"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:101 %padding_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %padding

]]></Node>
<StgValue><ssdm name="padding_read"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:102 %stride_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %stride

]]></Node>
<StgValue><ssdm name="stride_read"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:103 %conv_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %conv_x

]]></Node>
<StgValue><ssdm name="conv_x_read"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph310:104 %weight_dim1x2x3_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %weight_dim1x2x3

]]></Node>
<StgValue><ssdm name="weight_dim1x2x3_read"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:105 %weight_dim1x2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %weight_dim1x2

]]></Node>
<StgValue><ssdm name="weight_dim1x2_read"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph310:106 %weight_dim4_div_lane_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %weight_dim4_div_lane

]]></Node>
<StgValue><ssdm name="weight_dim4_div_lane_read"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:108 %weight_dim2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %weight_dim2

]]></Node>
<StgValue><ssdm name="weight_dim2_read"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:109 %weight_dim1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %weight_dim1

]]></Node>
<StgValue><ssdm name="weight_dim1_read"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph310:110 %data_dim1xdim2_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %data_dim1xdim2

]]></Node>
<StgValue><ssdm name="data_dim1xdim2_read"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:111 %data_dim2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %data_dim2

]]></Node>
<StgValue><ssdm name="data_dim2_read"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:112 %data_dim1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %data_dim1

]]></Node>
<StgValue><ssdm name="data_dim1_read"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="14">
<![CDATA[
.lr.ph310:126 %div_cast21_cast = zext i14 %div_cast

]]></Node>
<StgValue><ssdm name="div_cast21_cast"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph310:127 %win_size_y_cast22 = zext i8 %win_size_y_read

]]></Node>
<StgValue><ssdm name="win_size_y_cast22"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="8">
<![CDATA[
.lr.ph310:128 %win_size_y_cast = zext i8 %win_size_y_read

]]></Node>
<StgValue><ssdm name="win_size_y_cast"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph310:129 %win_size_x_cast = zext i8 %win_size_x_read

]]></Node>
<StgValue><ssdm name="win_size_x_cast"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph310:130 %padding_cast30 = zext i8 %padding_read

]]></Node>
<StgValue><ssdm name="padding_cast30"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="8">
<![CDATA[
.lr.ph310:131 %padding_cast19 = zext i8 %padding_read

]]></Node>
<StgValue><ssdm name="padding_cast19"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph310:132 %padding_cast = zext i8 %padding_read

]]></Node>
<StgValue><ssdm name="padding_cast"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="8">
<![CDATA[
.lr.ph310:133 %data_dim1_cast33 = zext i8 %data_dim1_read

]]></Node>
<StgValue><ssdm name="data_dim1_cast33"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="8">
<![CDATA[
.lr.ph310:134 %data_dim1_cast28 = zext i8 %data_dim1_read

]]></Node>
<StgValue><ssdm name="data_dim1_cast28"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph310:135 %data_dim1_cast = zext i8 %data_dim1_read

]]></Node>
<StgValue><ssdm name="data_dim1_cast"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph310:136 %add = add i9 %padding_cast, i9 %data_dim1_cast

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="9">
<![CDATA[
.lr.ph310:137 %add_cast49 = zext i9 %add

]]></Node>
<StgValue><ssdm name="add_cast49"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph310:138 %data_dim2_cast = zext i8 %data_dim2_read

]]></Node>
<StgValue><ssdm name="data_dim2_cast"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph310:139 %add23 = add i9 %padding_cast, i9 %data_dim2_cast

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="9">
<![CDATA[
.lr.ph310:140 %add23_cast50 = zext i9 %add23

]]></Node>
<StgValue><ssdm name="add23_cast50"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="16">
<![CDATA[
.lr.ph310:141 %conv28 = zext i16 %data_dim1xdim2_read

]]></Node>
<StgValue><ssdm name="conv28"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="30" op_0_bw="16">
<![CDATA[
.lr.ph310:142 %zext_ln123 = zext i16 %data_dim1xdim2_read

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="8">
<![CDATA[
.lr.ph310:143 %win_size_x_cast61 = zext i8 %win_size_x_read

]]></Node>
<StgValue><ssdm name="win_size_x_cast61"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph310:149 %bound4 = mul i30 %cast2, i30 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:150 %cmp19_not_mid125 = icmp_ne  i8 %padding_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp19_not_mid125"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph310:151 %cmp24_not_mid127 = icmp_eq  i9 %add23, i9 0

]]></Node>
<StgValue><ssdm name="cmp24_not_mid127"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph310:152 %or_ln132_3 = or i1 %cmp19_not_mid125, i1 %cmp24_not_mid127

]]></Node>
<StgValue><ssdm name="or_ln132_3"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph310:153 %icmp_ln125 = icmp_eq  i8 %win_size_x_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph310:154 %br_ln123 = br void

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten33 = phi i30 0, void %.lr.ph310, i30 %add_ln123, void %.split19._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:1 %win_itm_z_1 = phi i14 0, void %.lr.ph310, i14 %select_ln123_2, void %.split19._crit_edge

]]></Node>
<StgValue><ssdm name="win_itm_z_1"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i16 0, void %.lr.ph310, i16 %select_ln124_4, void %.split19._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:5 %add_ln123 = add i30 %indvar_flatten33, i30 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="14">
<![CDATA[
:6 %empty = trunc i14 %win_itm_z_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %mul47 = mul i13 %empty, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16 %icmp_ln123 = icmp_eq  i30 %indvar_flatten33, i30 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln123 = br i1 %icmp_ln123, void %._crit_edge306.loopexit, void %._crit_edge311.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge306.loopexit:1 %icmp_ln124 = icmp_eq  i16 %indvar_flatten, i16 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge306.loopexit:3 %add_ln123_1 = add i14 %win_itm_z_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="14">
<![CDATA[
._crit_edge306.loopexit:4 %empty_51 = trunc i14 %add_ln123_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:5 %mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47_mid1"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge306.loopexit:7 %select_ln123_2 = select i1 %icmp_ln124, i14 %add_ln123_1, i14 %win_itm_z_1

]]></Node>
<StgValue><ssdm name="select_ln123_2"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="30" op_0_bw="14">
<![CDATA[
._crit_edge306.loopexit:8 %zext_ln123_1 = zext i14 %select_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge306.loopexit:9 %mul_ln123 = mul i30 %zext_ln123_1, i30 %zext_ln123

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split19._crit_edge:23 %add_ln124_1 = add i16 %indvar_flatten, i16 1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split19._crit_edge:24 %select_ln124_4 = select i1 %icmp_ln124, i16 1, i16 %add_ln124_1

]]></Node>
<StgValue><ssdm name="select_ln124_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="352" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %mul47 = mul i13 %empty, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:5 %mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47_mid1"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge306.loopexit:9 %mul_ln123 = mul i30 %zext_ln123_1, i30 %zext_ln123

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %win_itm_y_1 = phi i8 0, void %.lr.ph310, i8 %select_ln124_2, void %.split19._crit_edge

]]></Node>
<StgValue><ssdm name="win_itm_y_1"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %win_itm_x_1 = phi i8 0, void %.lr.ph310, i8 %win_itm_x_1_1, void %.split19._crit_edge

]]></Node>
<StgValue><ssdm name="win_itm_x_1"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %mul47 = mul i13 %empty, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="8">
<![CDATA[
:8 %zext_ln124 = zext i8 %win_itm_y_1

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %cmp19_not = icmp_ult  i8 %win_itm_y_1, i8 %padding_read

]]></Node>
<StgValue><ssdm name="cmp19_not"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12 %ult = icmp_ult  i9 %zext_ln124, i9 %add23

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %rev162 = xor i1 %ult, i1 1

]]></Node>
<StgValue><ssdm name="rev162"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %or_ln132_1 = or i1 %cmp19_not, i1 %rev162

]]></Node>
<StgValue><ssdm name="or_ln132_1"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge306.loopexit:2 %select_ln123 = select i1 %icmp_ln124, i8 0, i8 %win_itm_y_1

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:5 %mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47_mid1"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge306.loopexit:9 %mul_ln123 = mul i30 %zext_ln123_1, i30 %zext_ln123

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="30">
<![CDATA[
._crit_edge306.loopexit:10 %zext_ln123_2 = zext i30 %mul_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge306.loopexit:11 %sub_ln123 = sub i31 %zext_ln123_2, i31 %padding_cast19

]]></Node>
<StgValue><ssdm name="sub_ln123"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge306.loopexit:13 %select_ln123_4 = select i1 %icmp_ln124, i1 %or_ln132_3, i1 %or_ln132_1

]]></Node>
<StgValue><ssdm name="select_ln123_4"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge306.loopexit:15 %icmp_ln125_1 = icmp_eq  i8 %win_itm_x_1, i8 %win_size_x_read

]]></Node>
<StgValue><ssdm name="icmp_ln125_1"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge306.loopexit:16 %select_ln123_5 = select i1 %icmp_ln124, i1 %icmp_ln125, i1 %icmp_ln125_1

]]></Node>
<StgValue><ssdm name="select_ln123_5"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge306.loopexit:17 %win_itm_y_1_2 = add i8 %select_ln123, i8 1

]]></Node>
<StgValue><ssdm name="win_itm_y_1_2"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge306.loopexit:19 %or_ln124 = or i1 %select_ln123_5, i1 %icmp_ln124

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge306.loopexit:20 %select_ln124 = select i1 %or_ln124, i8 0, i8 %win_itm_x_1

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge306.loopexit:21 %zext_ln124_2 = zext i8 %win_itm_y_1_2

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge306.loopexit:26 %select_ln124_2 = select i1 %select_ln123_5, i8 %win_itm_y_1_2, i8 %select_ln123

]]></Node>
<StgValue><ssdm name="select_ln124_2"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge306.loopexit:27 %zext_ln124_4 = zext i8 %select_ln124_2

]]></Node>
<StgValue><ssdm name="zext_ln124_4"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:28 %sub_ln124 = sub i9 %zext_ln124_4, i9 %padding_cast

]]></Node>
<StgValue><ssdm name="sub_ln124"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge306.loopexit:31 %cmp19_not_mid1 = icmp_ult  i8 %win_itm_y_1_2, i8 %padding_read

]]></Node>
<StgValue><ssdm name="cmp19_not_mid1"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:32 %ult163 = icmp_ult  i9 %zext_ln124_2, i9 %add23

]]></Node>
<StgValue><ssdm name="ult163"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge306.loopexit:33 %rev164 = xor i1 %ult163, i1 1

]]></Node>
<StgValue><ssdm name="rev164"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge306.loopexit:34 %or_ln132_4 = or i1 %cmp19_not_mid1, i1 %rev164

]]></Node>
<StgValue><ssdm name="or_ln132_4"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge306.loopexit:35 %select_ln124_3 = select i1 %select_ln123_5, i1 %or_ln132_4, i1 %select_ln123_4

]]></Node>
<StgValue><ssdm name="select_ln124_3"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge306.loopexit:39 %zext_ln125_2 = zext i8 %select_ln124

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge306.loopexit:41 %icmp_ln132 = icmp_ult  i8 %select_ln124, i8 %padding_read

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge306.loopexit:42 %icmp_ln132_1 = icmp_ult  i9 %zext_ln125_2, i9 %add

]]></Node>
<StgValue><ssdm name="icmp_ln132_1"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge306.loopexit:43 %xor_ln132 = xor i1 %icmp_ln132_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge306.loopexit:44 %or_ln132 = or i1 %xor_ln132, i1 %icmp_ln132

]]></Node>
<StgValue><ssdm name="or_ln132"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge306.loopexit:45 %or_ln132_2 = or i1 %select_ln124_3, i1 %or_ln132

]]></Node>
<StgValue><ssdm name="or_ln132_2"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge306.loopexit:46 %br_ln132 = br i1 %or_ln132_2, void, void %.split19._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split19._crit_edge:22 %win_itm_x_1_1 = add i8 %select_ln124, i8 1

]]></Node>
<StgValue><ssdm name="win_itm_x_1_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="391" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %mul47 = mul i13 %empty, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="select_ln123_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="8">
<![CDATA[
:9 %zext_ln124_1 = zext i8 %win_itm_y_1

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="select_ln123_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10 %mul497 = add i13 %mul47, i13 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="mul497"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:5 %mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul47_mid1"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="select_ln123_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge306.loopexit:6 %select_ln123_1 = select i1 %icmp_ln124, i13 %mul47_mid1, i13 %mul47

]]></Node>
<StgValue><ssdm name="select_ln123_1"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge306.loopexit:11 %sub_ln123 = sub i31 %zext_ln123_2, i31 %padding_cast19

]]></Node>
<StgValue><ssdm name="sub_ln123"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="select_ln123_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge306.loopexit:12 %select_ln123_3 = select i1 %icmp_ln124, i13 %mul47_mid1, i13 %mul497

]]></Node>
<StgValue><ssdm name="select_ln123_3"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="select_ln123_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge306.loopexit:22 %zext_ln124_3 = zext i8 %win_itm_y_1_2

]]></Node>
<StgValue><ssdm name="zext_ln124_3"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="select_ln123_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:23 %mul497_mid1 = add i13 %select_ln123_1, i13 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="mul497_mid1"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge306.loopexit:24 %select_ln124_1 = select i1 %select_ln123_5, i13 %mul497_mid1, i13 %select_ln123_3

]]></Node>
<StgValue><ssdm name="select_ln124_1"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:25 %mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="9">
<![CDATA[
._crit_edge306.loopexit:29 %sext_ln124 = sext i9 %sub_ln124

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge306.loopexit:30 %mul_ln124_1 = mul i17 %sext_ln124, i17 %data_dim1_cast28

]]></Node>
<StgValue><ssdm name="mul_ln124_1"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="8">
<![CDATA[
._crit_edge306.loopexit:37 %zext_ln125 = zext i8 %select_ln124

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0 %add_ln133 = add i17 %mul_ln124_1, i17 %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="407" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:25 %mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="17">
<![CDATA[
:1 %sext_ln133 = sext i17 %add_ln133

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2 %add_ln133_1 = add i31 %sext_ln133, i31 %sub_ln123

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="33" op_1_bw="31" op_2_bw="2">
<![CDATA[
:3 %shl_ln2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %add_ln133_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="33">
<![CDATA[
:4 %sext_ln133_2 = sext i33 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln133_2"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %add_ln133_2 = add i64 %sext_ln133_2, i64 %bottom_read

]]></Node>
<StgValue><ssdm name="add_ln133_2"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln133_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="62">
<![CDATA[
:7 %sext_ln133_1 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln133_1"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln133_1

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="416" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:25 %mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge306.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Init_VITIS_LOOP_124_1_VITIS_LOOP_125_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge306.loopexit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge306.loopexit:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_1_VITIS_LOOP_125_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge306.loopexit:25 %mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge306.loopexit:36 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge306.loopexit:38 %zext_ln125_1 = zext i8 %select_ln124

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge306.loopexit:40 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split19._crit_edge:4 %add_ln143 = add i13 %mul_ln124, i13 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="427" st_id="13" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="428" st_id="14" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="429" st_id="15" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="430" st_id="16" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="431" st_id="17" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="432" st_id="18" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="433" st_id="19" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="434" st_id="20" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="435" st_id="21" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="436" st_id="22" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="437" st_id="23" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="438" st_id="24" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="439" st_id="25" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="440" st_id="26" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="441" st_id="27" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="442" st_id="28" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="443" st_id="29" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="444" st_id="30" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="445" st_id="31" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="446" st_id="32" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="447" st_id="33" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="448" st_id="34" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="449" st_id="35" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="450" st_id="36" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="451" st_id="37" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="452" st_id="38" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="453" st_id="39" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="454" st_id="40" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="455" st_id="41" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="456" st_id="42" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="457" st_id="43" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="458" st_id="44" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="459" st_id="45" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="460" st_id="46" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="461" st_id="47" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="462" st_id="48" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="463" st_id="49" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="464" st_id="50" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="465" st_id="51" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="466" st_id="52" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="467" st_id="53" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="468" st_id="54" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="469" st_id="55" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="470" st_id="56" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="471" st_id="57" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="472" st_id="58" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="473" st_id="59" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="474" st_id="60" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="475" st_id="61" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="476" st_id="62" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="477" st_id="63" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="478" st_id="64" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="479" st_id="65" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="480" st_id="66" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="481" st_id="67" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="482" st_id="68" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="483" st_id="69" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="484" st_id="70" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="485" st_id="71" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="486" st_id="72" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="487" st_id="73" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="488" st_id="74" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="489" st_id="75" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="490" st_id="76" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="491" st_id="77" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="492" st_id="78" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="493" st_id="79" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="494" st_id="80" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="495" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="496" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="32">
<![CDATA[
:11 %data_vec = trunc i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="data_vec"/></StgValue>
</operation>

<operation id="497" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %data_vec_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="data_vec_1"/></StgValue>
</operation>

<operation id="498" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %data_vec_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="data_vec_2"/></StgValue>
</operation>

<operation id="499" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %data_vec_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="data_vec_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="500" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="or_ln132_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln134 = br void %.split19._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="501" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.split19._crit_edge:0 %data_vec_7 = phi i8 %data_vec_1, void, i8 0, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="data_vec_7"/></StgValue>
</operation>

<operation id="502" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.split19._crit_edge:1 %data_vec_6 = phi i8 %data_vec, void, i8 0, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="data_vec_6"/></StgValue>
</operation>

<operation id="503" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.split19._crit_edge:2 %data_vec_5 = phi i8 %data_vec_2, void, i8 0, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="data_vec_5"/></StgValue>
</operation>

<operation id="504" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.split19._crit_edge:3 %data_vec_4 = phi i8 %data_vec_3, void, i8 0, void %._crit_edge306.loopexit

]]></Node>
<StgValue><ssdm name="data_vec_4"/></StgValue>
</operation>

<operation id="505" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="13">
<![CDATA[
.split19._crit_edge:5 %zext_ln143 = zext i13 %add_ln143

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="506" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19._crit_edge:6 %win_buffer_0_data_addr = getelementptr i16 %win_buffer_0_data, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="win_buffer_0_data_addr"/></StgValue>
</operation>

<operation id="507" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
.split19._crit_edge:7 %zext_ln143_1 = zext i8 %data_vec_6

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="508" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split19._crit_edge:8 %specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_0_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln143"/></StgValue>
</operation>

<operation id="509" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
.split19._crit_edge:9 %store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_0_data_addr, i16 %zext_ln143_1, i2 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="510" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19._crit_edge:10 %win_buffer_1_data_addr = getelementptr i16 %win_buffer_1_data, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="win_buffer_1_data_addr"/></StgValue>
</operation>

<operation id="511" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
.split19._crit_edge:11 %zext_ln143_2 = zext i8 %data_vec_7

]]></Node>
<StgValue><ssdm name="zext_ln143_2"/></StgValue>
</operation>

<operation id="512" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split19._crit_edge:12 %specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_1_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln143"/></StgValue>
</operation>

<operation id="513" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
.split19._crit_edge:13 %store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_1_data_addr, i16 %zext_ln143_2, i2 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="514" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19._crit_edge:14 %win_buffer_2_data_addr = getelementptr i16 %win_buffer_2_data, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="win_buffer_2_data_addr"/></StgValue>
</operation>

<operation id="515" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
.split19._crit_edge:15 %zext_ln143_3 = zext i8 %data_vec_5

]]></Node>
<StgValue><ssdm name="zext_ln143_3"/></StgValue>
</operation>

<operation id="516" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split19._crit_edge:16 %specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_2_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln143"/></StgValue>
</operation>

<operation id="517" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
.split19._crit_edge:17 %store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_2_data_addr, i16 %zext_ln143_3, i2 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="518" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19._crit_edge:18 %win_buffer_3_data_addr = getelementptr i16 %win_buffer_3_data, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="win_buffer_3_data_addr"/></StgValue>
</operation>

<operation id="519" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
.split19._crit_edge:19 %zext_ln143_4 = zext i8 %data_vec_4

]]></Node>
<StgValue><ssdm name="zext_ln143_4"/></StgValue>
</operation>

<operation id="520" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split19._crit_edge:20 %specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_3_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln143"/></StgValue>
</operation>

<operation id="521" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
.split19._crit_edge:21 %store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_3_data_addr, i16 %zext_ln143_4, i2 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="522" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.split19._crit_edge:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="523" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:0 %item_loop_bound = alloca i32 1

]]></Node>
<StgValue><ssdm name="item_loop_bound"/></StgValue>
</operation>

<operation id="524" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:1 %flag = alloca i32 1

]]></Node>
<StgValue><ssdm name="flag"/></StgValue>
</operation>

<operation id="525" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:2 %load_feature_flag = alloca i32 1

]]></Node>
<StgValue><ssdm name="load_feature_flag"/></StgValue>
</operation>

<operation id="526" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:3 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="527" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:4 %output_idx_dim1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_idx_dim1"/></StgValue>
</operation>

<operation id="528" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:5 %output_idx_dim2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_idx_dim2"/></StgValue>
</operation>

<operation id="529" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:6 %output_idx_dim3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_idx_dim3"/></StgValue>
</operation>

<operation id="530" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:7 %win_itm_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="win_itm_x"/></StgValue>
</operation>

<operation id="531" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:8 %win_itm_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="win_itm_y"/></StgValue>
</operation>

<operation id="532" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:9 %win_itm_z = alloca i32 1

]]></Node>
<StgValue><ssdm name="win_itm_z"/></StgValue>
</operation>

<operation id="533" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:10 %gp_item_idx_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="gp_item_idx_x"/></StgValue>
</operation>

<operation id="534" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:11 %zext_ln152 = zext i8 %group_num_x_read

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="535" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:12 %gp_num_y_winbuf = icmp_eq  i8 %group_num_x_read, i8 1

]]></Node>
<StgValue><ssdm name="gp_num_y_winbuf"/></StgValue>
</operation>

<operation id="536" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:14 %zext_ln152_2 = zext i8 %group_num_y_read

]]></Node>
<StgValue><ssdm name="zext_ln152_2"/></StgValue>
</operation>

<operation id="537" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:23 %icmp_ln177 = icmp_ult  i8 %stride_read, i8 %weight_dim1_read

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="538" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge311.loopexit_ifconv:24 %xor_ln177 = xor i1 %icmp_ln177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln177"/></StgValue>
</operation>

<operation id="539" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:26 %icmp_ln177_1 = icmp_ult  i8 %stride_read, i8 %weight_dim2_read

]]></Node>
<StgValue><ssdm name="icmp_ln177_1"/></StgValue>
</operation>

<operation id="540" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge311.loopexit_ifconv:27 %xor_ln177_1 = xor i1 %icmp_ln177_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln177_1"/></StgValue>
</operation>

<operation id="541" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge311.loopexit_ifconv:28 %or_ln177 = or i1 %xor_ln177, i1 %xor_ln177_1

]]></Node>
<StgValue><ssdm name="or_ln177"/></StgValue>
</operation>

<operation id="542" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:29 %shl_ln180 = shl i32 %weight_dim1x2x3_read, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln180"/></StgValue>
</operation>

<operation id="543" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:30 %sub_ln180 = sub i32 %shl_ln180, i32 %weight_dim1x2x3_read

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="544" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:31 %tmp_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %win_size_xyz_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="545" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:32 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln180, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="546" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge311.loopexit_ifconv:33 %ItemLoopBound = select i1 %or_ln177, i30 %tmp_s, i30 %tmp_1

]]></Node>
<StgValue><ssdm name="ItemLoopBound"/></StgValue>
</operation>

<operation id="547" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:35 %icmp_ln181 = icmp_ult  i8 %win_size_x_read, i8 %group_rem_size_x_read

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="548" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:36 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %group_rem_size_xyz_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="549" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge311.loopexit_ifconv:37 %ItemLastLoopBound = select i1 %icmp_ln181, i30 %tmp_2, i30 %tmp_s

]]></Node>
<StgValue><ssdm name="ItemLastLoopBound"/></StgValue>
</operation>

<operation id="550" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:39 %add_ln183 = add i9 %zext_ln152, i9 511

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="551" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit_ifconv:45 %zext_ln183_1 = zext i16 %weight_dim4_div_lane_read

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="552" st_id="83" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge311.loopexit_ifconv:46 %mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2

]]></Node>
<StgValue><ssdm name="mul_ln183_1"/></StgValue>
</operation>

<operation id="553" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:49 %cmp93 = icmp_eq  i8 %split_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp93"/></StgValue>
</operation>

<operation id="554" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:74 %store_ln185 = store i8 0, i8 %gp_item_idx_x

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="555" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit_ifconv:75 %store_ln185 = store i16 0, i16 %win_itm_z

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="556" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:76 %store_ln185 = store i8 0, i8 %win_itm_y

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="557" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:77 %store_ln185 = store i8 0, i8 %win_itm_x

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="558" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit_ifconv:78 %store_ln185 = store i16 0, i16 %output_idx_dim3

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="559" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:79 %store_ln185 = store i8 0, i8 %output_idx_dim2

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="560" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:80 %store_ln185 = store i8 0, i8 %output_idx_dim1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="561" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:81 %store_ln185 = store i8 1, i8 %load_feature_flag

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="562" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge311.loopexit_ifconv:34 %zext_ln177_3 = zext i30 %ItemLoopBound

]]></Node>
<StgValue><ssdm name="zext_ln177_3"/></StgValue>
</operation>

<operation id="563" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:40 %sext_ln183 = sext i9 %add_ln183

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="564" st_id="84" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:42 %mul_ln183 = mul i32 %zext_ln177_3, i32 %sext_ln183

]]></Node>
<StgValue><ssdm name="mul_ln183"/></StgValue>
</operation>

<operation id="565" st_id="84" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge311.loopexit_ifconv:46 %mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2

]]></Node>
<StgValue><ssdm name="mul_ln183_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="566" st_id="85" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:42 %mul_ln183 = mul i32 %zext_ln177_3, i32 %sext_ln183

]]></Node>
<StgValue><ssdm name="mul_ln183"/></StgValue>
</operation>

<operation id="567" st_id="85" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge311.loopexit_ifconv:46 %mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2

]]></Node>
<StgValue><ssdm name="mul_ln183_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="568" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge311.loopexit_ifconv:38 %zext_ln181 = zext i30 %ItemLastLoopBound

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="569" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:43 %add_ln183_1 = add i32 %mul_ln183, i32 %zext_ln181

]]></Node>
<StgValue><ssdm name="add_ln183_1"/></StgValue>
</operation>

<operation id="570" st_id="86" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge311.loopexit_ifconv:46 %mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2

]]></Node>
<StgValue><ssdm name="mul_ln183_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="571" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge311.loopexit_ifconv:47 %zext_ln183_2 = zext i24 %mul_ln183_1

]]></Node>
<StgValue><ssdm name="zext_ln183_2"/></StgValue>
</operation>

<operation id="572" st_id="87" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:48 %TotalLoopBound = mul i32 %zext_ln183_2, i32 %add_ln183_1

]]></Node>
<StgValue><ssdm name="TotalLoopBound"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="573" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:13 %zext_ln152_1 = zext i8 %group_num_y_read

]]></Node>
<StgValue><ssdm name="zext_ln152_1"/></StgValue>
</operation>

<operation id="574" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:15 %icmp_ln152 = icmp_ne  i8 %group_num_y_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="575" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge311.loopexit_ifconv:16 %gp_num_y_winbuf_1 = and i1 %gp_num_y_winbuf, i1 %icmp_ln152

]]></Node>
<StgValue><ssdm name="gp_num_y_winbuf_1"/></StgValue>
</operation>

<operation id="576" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge311.loopexit_ifconv:17 %zext_ln152_3 = zext i1 %gp_num_y_winbuf_1

]]></Node>
<StgValue><ssdm name="zext_ln152_3"/></StgValue>
</operation>

<operation id="577" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge311.loopexit_ifconv:18 %gp_num_x_winbuf = xor i1 %gp_num_y_winbuf, i1 1

]]></Node>
<StgValue><ssdm name="gp_num_x_winbuf"/></StgValue>
</operation>

<operation id="578" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge311.loopexit_ifconv:19 %zext_ln98 = zext i1 %gp_num_x_winbuf

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="579" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:20 %zext_ln287 = zext i8 %stride_read

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="580" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:21 %zext_ln177 = zext i8 %weight_dim1_read

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="581" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:22 %zext_ln177_1 = zext i8 %weight_dim1_read

]]></Node>
<StgValue><ssdm name="zext_ln177_1"/></StgValue>
</operation>

<operation id="582" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:25 %zext_ln177_2 = zext i8 %weight_dim2_read

]]></Node>
<StgValue><ssdm name="zext_ln177_2"/></StgValue>
</operation>

<operation id="583" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="17" op_0_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:41 %sext_ln183_1 = sext i9 %add_ln183

]]></Node>
<StgValue><ssdm name="sext_ln183_1"/></StgValue>
</operation>

<operation id="584" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit_ifconv:44 %zext_ln183 = zext i16 %weight_dim4_div_lane_read

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="585" st_id="88" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:48 %TotalLoopBound = mul i32 %zext_ln183_2, i32 %add_ln183_1

]]></Node>
<StgValue><ssdm name="TotalLoopBound"/></StgValue>
</operation>

<operation id="586" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge311.loopexit_ifconv:50 %tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %weight_dim4_div_lane_read, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="587" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge311.loopexit_ifconv:51 %tmp_15_cast = zext i15 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="588" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge311.loopexit_ifconv:52 %sub183 = add i15 %div_cast21_cast, i15 32767

]]></Node>
<StgValue><ssdm name="sub183"/></StgValue>
</operation>

<operation id="589" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="15">
<![CDATA[
._crit_edge311.loopexit_ifconv:53 %sub183_cast = sext i15 %sub183

]]></Node>
<StgValue><ssdm name="sub183_cast"/></StgValue>
</operation>

<operation id="590" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:54 %weight_dim1x2_cast = zext i8 %weight_dim1x2_read

]]></Node>
<StgValue><ssdm name="weight_dim1x2_cast"/></StgValue>
</operation>

<operation id="591" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="21" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:55 %conv_x_cast51 = zext i8 %conv_x_read

]]></Node>
<StgValue><ssdm name="conv_x_cast51"/></StgValue>
</operation>

<operation id="592" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:56 %conv_x_cast = zext i8 %conv_x_read

]]></Node>
<StgValue><ssdm name="conv_x_cast"/></StgValue>
</operation>

<operation id="593" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:57 %sub187 = add i9 %win_size_y_cast22, i9 511

]]></Node>
<StgValue><ssdm name="sub187"/></StgValue>
</operation>

<operation id="594" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:58 %sub191 = add i9 %win_size_x_cast, i9 511

]]></Node>
<StgValue><ssdm name="sub191"/></StgValue>
</operation>

<operation id="595" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge311.loopexit_ifconv:59 %sub448 = add i17 %zext_ln183, i17 131071

]]></Node>
<StgValue><ssdm name="sub448"/></StgValue>
</operation>

<operation id="596" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:60 %sub452 = add i9 %zext_ln152_1, i9 511

]]></Node>
<StgValue><ssdm name="sub452"/></StgValue>
</operation>

<operation id="597" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:61 %sub452_cast = sext i9 %sub452

]]></Node>
<StgValue><ssdm name="sub452_cast"/></StgValue>
</operation>

<operation id="598" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:62 %sub372 = add i9 %conv_x_cast, i9 511

]]></Node>
<StgValue><ssdm name="sub372"/></StgValue>
</operation>

<operation id="599" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="21" op_0_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:63 %sub372_cast = sext i9 %sub372

]]></Node>
<StgValue><ssdm name="sub372_cast"/></StgValue>
</operation>

<operation id="600" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:64 %sub383 = add i9 %zext_ln177_2, i9 511

]]></Node>
<StgValue><ssdm name="sub383"/></StgValue>
</operation>

<operation id="601" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit_ifconv:65 %sub387 = add i9 %zext_ln177_1, i9 511

]]></Node>
<StgValue><ssdm name="sub387"/></StgValue>
</operation>

<operation id="602" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:66 %zext_ln223 = zext i8 %stride_read

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="603" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:67 %zext_ln223_1 = zext i8 %stride_read

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="604" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge311.loopexit_ifconv:68 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %stride_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="605" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge311.loopexit_ifconv:69 %zext_ln223_3 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln223_3"/></StgValue>
</operation>

<operation id="606" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge311.loopexit_ifconv:70 %sub_ln223 = sub i12 %zext_ln223_3, i12 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="sub_ln223"/></StgValue>
</operation>

<operation id="607" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge311.loopexit_ifconv:71 %sext_ln185 = sext i12 %sub_ln223

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="608" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:72 %zext_ln264 = zext i8 %weight_dim2_read

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="609" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge311.loopexit_ifconv:73 %zext_ln264_1 = zext i8 %weight_dim1_read

]]></Node>
<StgValue><ssdm name="zext_ln264_1"/></StgValue>
</operation>

<operation id="610" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge311.loopexit_ifconv:82 %br_ln185 = br void

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="611" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %total_cnt = phi i32 0, void %._crit_edge311.loopexit_ifconv, i32 %total_cnt_1, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="total_cnt"/></StgValue>
</operation>

<operation id="612" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %item_loop_cnt = phi i32 0, void %._crit_edge311.loopexit_ifconv, i32 %item_loop_cnt_2, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="item_loop_cnt"/></StgValue>
</operation>

<operation id="613" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:5 %gp_num_x = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_x_2, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="gp_num_x"/></StgValue>
</operation>

<operation id="614" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %total_cnt_1 = add i32 %total_cnt, i32 1

]]></Node>
<StgValue><ssdm name="total_cnt_1"/></StgValue>
</operation>

<operation id="615" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %icmp_ln185 = icmp_eq  i32 %total_cnt, i32 %TotalLoopBound

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="616" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln185 = br i1 %icmp_ln185, void %.split_ifconv, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="617" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:0 %item_loop_bound_load = load i32 %item_loop_bound

]]></Node>
<StgValue><ssdm name="item_loop_bound_load"/></StgValue>
</operation>

<operation id="618" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:4 %icmp_ln192 = icmp_eq  i32 %item_loop_cnt, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="619" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="16">
<![CDATA[
.split_ifconv:13 %zext_ln204_1 = zext i16 %gp_num_x

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="620" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split_ifconv:14 %icmp_ln204 = icmp_eq  i17 %zext_ln204_1, i17 %sext_ln183_1

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="621" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split_ifconv:15 %item_loop_bound_1 = select i1 %icmp_ln204, i30 %ItemLastLoopBound, i30 %ItemLoopBound

]]></Node>
<StgValue><ssdm name="item_loop_bound_1"/></StgValue>
</operation>

<operation id="622" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="30">
<![CDATA[
.split_ifconv:16 %zext_ln109 = zext i30 %item_loop_bound_1

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="623" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:18 %item_loop_bound_2 = select i1 %icmp_ln192, i32 %zext_ln109, i32 %item_loop_bound_load

]]></Node>
<StgValue><ssdm name="item_loop_bound_2"/></StgValue>
</operation>

<operation id="624" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split_ifconv:23 %store_ln221 = store i32 %item_loop_bound_2, i32 %item_loop_bound

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="625" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:1 %add_ln348 = add i32 %item_loop_bound_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln348"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="626" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:8 %gp_num_x_winbuf_1 = phi i16 %zext_ln98, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_x_winbuf_4, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="gp_num_x_winbuf_1"/></StgValue>
</operation>

<operation id="627" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:9 %gp_num_y_winbuf_2 = phi i16 %zext_ln152_3, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_y_winbuf_5, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="gp_num_y_winbuf_2"/></StgValue>
</operation>

<operation id="628" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split_ifconv:2 %load_feature_flag_load = load i8 %load_feature_flag

]]></Node>
<StgValue><ssdm name="load_feature_flag_load"/></StgValue>
</operation>

<operation id="629" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="20" op_0_bw="16">
<![CDATA[
.split_ifconv:12 %zext_ln204 = zext i16 %gp_num_x

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="630" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split_ifconv:20 %load_feature_flag_1 = select i1 %icmp_ln192, i8 1, i8 %load_feature_flag_load

]]></Node>
<StgValue><ssdm name="load_feature_flag_1"/></StgValue>
</operation>

<operation id="631" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:21 %icmp_ln221 = icmp_eq  i8 %load_feature_flag_1, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="632" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split_ifconv:24 %br_ln221 = br i1 %icmp_ln221, void %.split_ifconv.._crit_edge10_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="633" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split_ifconv.._crit_edge10_crit_edge:0 %store_ln221 = store i8 %load_feature_flag_1, i8 %load_feature_flag

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="634" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv.._crit_edge10_crit_edge:1 %br_ln221 = br void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="635" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %win_itm_x_load_1 = load i8 %win_itm_x

]]></Node>
<StgValue><ssdm name="win_itm_x_load_1"/></StgValue>
</operation>

<operation id="636" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %win_itm_y_load_1 = load i8 %win_itm_y

]]></Node>
<StgValue><ssdm name="win_itm_y_load_1"/></StgValue>
</operation>

<operation id="637" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2 %win_itm_z_load_1 = load i16 %win_itm_z

]]></Node>
<StgValue><ssdm name="win_itm_z_load_1"/></StgValue>
</operation>

<operation id="638" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln223_4 = zext i8 %win_itm_x_load_1

]]></Node>
<StgValue><ssdm name="zext_ln223_4"/></StgValue>
</operation>

<operation id="639" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %mul_ln223 = mul i16 %sext_ln185, i16 %gp_num_x_winbuf_1

]]></Node>
<StgValue><ssdm name="mul_ln223"/></StgValue>
</operation>

<operation id="640" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="8">
<![CDATA[
:8 %zext_ln224 = zext i8 %win_itm_y_load_1

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="641" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln224 = mul i16 %gp_num_y_winbuf_2, i16 %zext_ln223

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="642" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="17" op_0_bw="16">
<![CDATA[
:22 %zext_ln228 = zext i16 %win_itm_z_load_1

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="643" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge11:4 %win_itm_x_load = load i8 %win_itm_x

]]></Node>
<StgValue><ssdm name="win_itm_x_load"/></StgValue>
</operation>

<operation id="644" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge11:5 %win_itm_y_load = load i8 %win_itm_y

]]></Node>
<StgValue><ssdm name="win_itm_y_load"/></StgValue>
</operation>

<operation id="645" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge11:6 %win_itm_z_load = load i16 %win_itm_z

]]></Node>
<StgValue><ssdm name="win_itm_z_load"/></StgValue>
</operation>

<operation id="646" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge11:8 %trunc_ln239_1 = trunc i16 %win_itm_z_load

]]></Node>
<StgValue><ssdm name="trunc_ln239_1"/></StgValue>
</operation>

<operation id="647" st_id="90" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:9 %mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="648" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge11:107 %icmp_ln242 = icmp_eq  i17 %zext_ln228, i17 %sub183_cast

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="649" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge11:108 %icmp_ln242_1 = icmp_eq  i9 %zext_ln224, i9 %sub187

]]></Node>
<StgValue><ssdm name="icmp_ln242_1"/></StgValue>
</operation>

<operation id="650" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge11:109 %icmp_ln242_2 = icmp_eq  i9 %zext_ln223_4, i9 %sub191

]]></Node>
<StgValue><ssdm name="icmp_ln242_2"/></StgValue>
</operation>

<operation id="651" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11:110 %and_ln242 = and i1 %icmp_ln242_1, i1 %icmp_ln242_2

]]></Node>
<StgValue><ssdm name="and_ln242"/></StgValue>
</operation>

<operation id="652" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11:111 %and_ln242_1 = and i1 %and_ln242, i1 %icmp_ln242

]]></Node>
<StgValue><ssdm name="and_ln242_1"/></StgValue>
</operation>

<operation id="653" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:112 %win_itm_z_1_54 = add i16 %win_itm_z_load, i16 1

]]></Node>
<StgValue><ssdm name="win_itm_z_1_54"/></StgValue>
</operation>

<operation id="654" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge11:113 %select_ln246 = select i1 %and_ln242, i16 %win_itm_z_1_54, i16 %win_itm_z_load

]]></Node>
<StgValue><ssdm name="select_ln246"/></StgValue>
</operation>

<operation id="655" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge11:114 %win_itm_z_2 = select i1 %and_ln242_1, i16 0, i16 %select_ln246

]]></Node>
<StgValue><ssdm name="win_itm_z_2"/></StgValue>
</operation>

<operation id="656" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11:115 %load_feature_flag_2 = xor i1 %and_ln242_1, i1 1

]]></Node>
<StgValue><ssdm name="load_feature_flag_2"/></StgValue>
</operation>

<operation id="657" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge11:116 %zext_ln114 = zext i1 %load_feature_flag_2

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="658" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge11:117 %add_ln253 = add i8 %win_itm_y_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="659" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge11:118 %win_itm_y_1_55 = select i1 %icmp_ln242_2, i8 %add_ln253, i8 %win_itm_y_load

]]></Node>
<StgValue><ssdm name="win_itm_y_1_55"/></StgValue>
</operation>

<operation id="660" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge11:119 %win_itm_y_2 = select i1 %and_ln242, i8 0, i8 %win_itm_y_1_55

]]></Node>
<StgValue><ssdm name="win_itm_y_2"/></StgValue>
</operation>

<operation id="661" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge11:120 %win_itm_x_1_56 = add i8 %win_itm_x_load, i8 1

]]></Node>
<StgValue><ssdm name="win_itm_x_1_56"/></StgValue>
</operation>

<operation id="662" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge11:121 %select_ln255 = select i1 %icmp_ln242_2, i8 0, i8 %win_itm_x_1_56

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="663" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge11:122 %store_ln255 = store i16 %win_itm_z_2, i16 %win_itm_z

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="664" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge11:123 %store_ln255 = store i8 %win_itm_y_2, i8 %win_itm_y

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="665" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge11:124 %store_ln255 = store i8 %select_ln255, i8 %win_itm_x

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="666" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge11:125 %store_ln255 = store i8 %zext_ln114, i8 %load_feature_flag

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="667" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
._crit_edge12:1 %shl_ln6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %gp_num_x, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="668" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="19">
<![CDATA[
._crit_edge12:2 %zext_ln269 = zext i19 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="669" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge12:3 %sub_ln269 = sub i20 %zext_ln269, i20 %zext_ln204

]]></Node>
<StgValue><ssdm name="sub_ln269"/></StgValue>
</operation>

<operation id="670" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:2 %icmp_ln348 = icmp_eq  i32 %item_loop_cnt, i32 %add_ln348

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="671" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge13_ifconv:5 %zext_ln352 = zext i16 %gp_num_y_winbuf_2

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="672" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge13_ifconv:6 %icmp_ln352_1 = icmp_eq  i17 %zext_ln352, i17 %sub452_cast

]]></Node>
<StgValue><ssdm name="icmp_ln352_1"/></StgValue>
</operation>

<operation id="673" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge13_ifconv:7 %zext_ln352_1 = zext i16 %gp_num_x_winbuf_1

]]></Node>
<StgValue><ssdm name="zext_ln352_1"/></StgValue>
</operation>

<operation id="674" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge13_ifconv:8 %icmp_ln352_2 = icmp_eq  i17 %zext_ln352_1, i17 %sext_ln183_1

]]></Node>
<StgValue><ssdm name="icmp_ln352_2"/></StgValue>
</operation>

<operation id="675" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:9 %and_ln352 = and i1 %icmp_ln352_1, i1 %icmp_ln352_2

]]></Node>
<StgValue><ssdm name="and_ln352"/></StgValue>
</operation>

<operation id="676" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13_ifconv:14 %add_ln360 = add i16 %gp_num_y_winbuf_2, i16 1

]]></Node>
<StgValue><ssdm name="add_ln360"/></StgValue>
</operation>

<operation id="677" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:15 %gp_num_y_winbuf_3 = select i1 %icmp_ln352_2, i16 %add_ln360, i16 %gp_num_y_winbuf_2

]]></Node>
<StgValue><ssdm name="gp_num_y_winbuf_3"/></StgValue>
</operation>

<operation id="678" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:16 %gp_num_y_winbuf_4 = select i1 %and_ln352, i16 0, i16 %gp_num_y_winbuf_3

]]></Node>
<StgValue><ssdm name="gp_num_y_winbuf_4"/></StgValue>
</operation>

<operation id="679" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13_ifconv:17 %gp_num_x_winbuf_2 = add i16 %gp_num_x_winbuf_1, i16 1

]]></Node>
<StgValue><ssdm name="gp_num_x_winbuf_2"/></StgValue>
</operation>

<operation id="680" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:18 %gp_num_x_winbuf_3 = select i1 %icmp_ln352_2, i16 0, i16 %gp_num_x_winbuf_2

]]></Node>
<StgValue><ssdm name="gp_num_x_winbuf_3"/></StgValue>
</operation>

<operation id="681" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:25 %item_loop_cnt_1 = add i32 %item_loop_cnt, i32 1

]]></Node>
<StgValue><ssdm name="item_loop_cnt_1"/></StgValue>
</operation>

<operation id="682" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13_ifconv:34 %gp_num_x_1 = add i16 %gp_num_x, i16 1

]]></Node>
<StgValue><ssdm name="gp_num_x_1"/></StgValue>
</operation>

<operation id="683" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:35 %select_ln380 = select i1 %icmp_ln204, i16 0, i16 %gp_num_x_1

]]></Node>
<StgValue><ssdm name="select_ln380"/></StgValue>
</operation>

<operation id="684" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:37 %gp_num_y_winbuf_5 = select i1 %icmp_ln348, i16 %gp_num_y_winbuf_4, i16 %gp_num_y_winbuf_2

]]></Node>
<StgValue><ssdm name="gp_num_y_winbuf_5"/></StgValue>
</operation>

<operation id="685" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:38 %gp_num_x_winbuf_4 = select i1 %icmp_ln348, i16 %gp_num_x_winbuf_3, i16 %gp_num_x_winbuf_1

]]></Node>
<StgValue><ssdm name="gp_num_x_winbuf_4"/></StgValue>
</operation>

<operation id="686" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:41 %gp_num_x_2 = select i1 %icmp_ln348, i16 %select_ln380, i16 %gp_num_x

]]></Node>
<StgValue><ssdm name="gp_num_x_2"/></StgValue>
</operation>

<operation id="687" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:44 %item_loop_cnt_2 = select i1 %icmp_ln348, i32 0, i32 %item_loop_cnt_1

]]></Node>
<StgValue><ssdm name="item_loop_cnt_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="688" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %load_weight_flag = phi i8 1, void %._crit_edge311.loopexit_ifconv, i8 %load_weight_flag_4, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="load_weight_flag"/></StgValue>
</operation>

<operation id="689" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:6 %gp_num_y = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_y_3, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="gp_num_y"/></StgValue>
</operation>

<operation id="690" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:7 %out_idx_z = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %out_idx_z_3, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="out_idx_z"/></StgValue>
</operation>

<operation id="691" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %mul_ln223 = mul i16 %sext_ln185, i16 %gp_num_x_winbuf_1

]]></Node>
<StgValue><ssdm name="mul_ln223"/></StgValue>
</operation>

<operation id="692" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln224 = mul i16 %gp_num_y_winbuf_2, i16 %zext_ln223

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="693" st_id="91" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:9 %mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="694" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge10:0 %icmp_ln262 = icmp_eq  i8 %load_weight_flag, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln262"/></StgValue>
</operation>

<operation id="695" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:1 %br_ln262 = br i1 %icmp_ln262, void %._crit_edge12, void

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="696" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %output_idx_dim1_load_1 = load i8 %output_idx_dim1

]]></Node>
<StgValue><ssdm name="output_idx_dim1_load_1"/></StgValue>
</operation>

<operation id="697" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %output_idx_dim2_load_1 = load i8 %output_idx_dim2

]]></Node>
<StgValue><ssdm name="output_idx_dim2_load_1"/></StgValue>
</operation>

<operation id="698" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2 %output_idx_dim3_load_1 = load i16 %output_idx_dim3

]]></Node>
<StgValue><ssdm name="output_idx_dim3_load_1"/></StgValue>
</operation>

<operation id="699" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="16">
<![CDATA[
:3 %zext_ln263 = zext i16 %out_idx_z

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="700" st_id="91" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %mul_ln263 = mul i32 %zext_ln263, i32 %weight_dim1x2x3_read

]]></Node>
<StgValue><ssdm name="mul_ln263"/></StgValue>
</operation>

<operation id="701" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="16">
<![CDATA[
:7 %zext_ln263_2 = zext i16 %output_idx_dim3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln263_2"/></StgValue>
</operation>

<operation id="702" st_id="91" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8 %mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast

]]></Node>
<StgValue><ssdm name="mul_ln263_1"/></StgValue>
</operation>

<operation id="703" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="13" op_0_bw="16">
<![CDATA[
:27 %trunc_ln264 = trunc i16 %output_idx_dim3_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</operation>

<operation id="704" st_id="91" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28 %mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="705" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge12:0 %gp_item_idx_x_load_1 = load i8 %gp_item_idx_x

]]></Node>
<StgValue><ssdm name="gp_item_idx_x_load_1"/></StgValue>
</operation>

<operation id="706" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge12:4 %sext_ln269 = sext i20 %sub_ln269

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="707" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="21" op_0_bw="8">
<![CDATA[
._crit_edge12:6 %zext_ln269_1 = zext i8 %gp_item_idx_x_load_1

]]></Node>
<StgValue><ssdm name="zext_ln269_1"/></StgValue>
</operation>

<operation id="708" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge12:7 %add_ln269 = add i21 %sext_ln269, i21 %zext_ln269_1

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="709" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge12:8 %icmp_ln269 = icmp_slt  i21 %add_ln269, i21 %conv_x_cast51

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="710" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12:9 %br_ln269 = br i1 %icmp_ln269, void %._crit_edge13_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="711" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %output_idx_dim1_load_2 = load i8 %output_idx_dim1

]]></Node>
<StgValue><ssdm name="output_idx_dim1_load_2"/></StgValue>
</operation>

<operation id="712" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %output_idx_dim2_load_2 = load i8 %output_idx_dim2

]]></Node>
<StgValue><ssdm name="output_idx_dim2_load_2"/></StgValue>
</operation>

<operation id="713" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2 %output_idx_dim3_load_2 = load i16 %output_idx_dim3

]]></Node>
<StgValue><ssdm name="output_idx_dim3_load_2"/></StgValue>
</operation>

<operation id="714" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln271 = zext i8 %output_idx_dim1_load_2

]]></Node>
<StgValue><ssdm name="zext_ln271"/></StgValue>
</operation>

<operation id="715" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="8">
<![CDATA[
:5 %zext_ln271_2 = zext i8 %output_idx_dim2_load_2

]]></Node>
<StgValue><ssdm name="zext_ln271_2"/></StgValue>
</operation>

<operation id="716" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="17" op_0_bw="16">
<![CDATA[
:7 %zext_ln271_4 = zext i16 %output_idx_dim3_load_2

]]></Node>
<StgValue><ssdm name="zext_ln271_4"/></StgValue>
</operation>

<operation id="717" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="16">
<![CDATA[
:8 %trunc_ln271 = trunc i16 %output_idx_dim3_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln271"/></StgValue>
</operation>

<operation id="718" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %or_ln271 = or i8 %output_idx_dim2_load_2, i8 %trunc_ln271

]]></Node>
<StgValue><ssdm name="or_ln271"/></StgValue>
</operation>

<operation id="719" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %or_ln271_1 = or i8 %or_ln271, i8 %output_idx_dim1_load_2

]]></Node>
<StgValue><ssdm name="or_ln271_1"/></StgValue>
</operation>

<operation id="720" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %output_idx_dim3_load_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="721" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:12 %tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_8, i8 %or_ln271_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="722" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %icmp_ln271 = icmp_eq  i16 %tmp_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="723" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln271 = br i1 %icmp_ln271, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="724" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln272 = br i1 %icmp_ln262, void %._crit_edge15, void

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="725" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:0 %shl_ln7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %out_idx_z, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="726" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="17">
<![CDATA[
:1 %zext_ln273 = zext i17 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="727" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln273 = add i64 %zext_ln273, i64 %bias_read

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="728" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln273, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="729" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="63">
<![CDATA[
:4 %sext_ln273 = sext i63 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln273"/></StgValue>
</operation>

<operation id="730" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:5 %gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln273

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="731" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge14:0 %output_idx_dim1_load = load i8 %output_idx_dim1

]]></Node>
<StgValue><ssdm name="output_idx_dim1_load"/></StgValue>
</operation>

<operation id="732" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge14:1 %output_idx_dim2_load = load i8 %output_idx_dim2

]]></Node>
<StgValue><ssdm name="output_idx_dim2_load"/></StgValue>
</operation>

<operation id="733" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge14:2 %output_idx_dim3_load = load i16 %output_idx_dim3

]]></Node>
<StgValue><ssdm name="output_idx_dim3_load"/></StgValue>
</operation>

<operation id="734" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge14:3 %gp_item_idx_x_load = load i8 %gp_item_idx_x

]]></Node>
<StgValue><ssdm name="gp_item_idx_x_load"/></StgValue>
</operation>

<operation id="735" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge14:4 %trunc_ln287 = trunc i16 %output_idx_dim3_load

]]></Node>
<StgValue><ssdm name="trunc_ln287"/></StgValue>
</operation>

<operation id="736" st_id="91" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:5 %mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="737" st_id="91" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:93 %mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln301"/></StgValue>
</operation>

<operation id="738" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge14:116 %icmp_ln320 = icmp_eq  i21 %add_ln269, i21 %sub372_cast

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="739" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge14:117 %icmp_ln320_1 = icmp_eq  i8 %gp_item_idx_x_load, i8 6

]]></Node>
<StgValue><ssdm name="icmp_ln320_1"/></StgValue>
</operation>

<operation id="740" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14:118 %or_ln320 = or i1 %icmp_ln320, i1 %icmp_ln320_1

]]></Node>
<StgValue><ssdm name="or_ln320"/></StgValue>
</operation>

<operation id="741" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge14:119 %icmp_ln320_2 = icmp_eq  i17 %zext_ln271_4, i17 %sub183_cast

]]></Node>
<StgValue><ssdm name="icmp_ln320_2"/></StgValue>
</operation>

<operation id="742" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge14:120 %icmp_ln320_3 = icmp_eq  i9 %zext_ln271_2, i9 %sub383

]]></Node>
<StgValue><ssdm name="icmp_ln320_3"/></StgValue>
</operation>

<operation id="743" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge14:121 %icmp_ln320_4 = icmp_eq  i9 %zext_ln271, i9 %sub387

]]></Node>
<StgValue><ssdm name="icmp_ln320_4"/></StgValue>
</operation>

<operation id="744" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14:122 %and_ln320 = and i1 %or_ln320, i1 %icmp_ln320_2

]]></Node>
<StgValue><ssdm name="and_ln320"/></StgValue>
</operation>

<operation id="745" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14:123 %and_ln320_1 = and i1 %icmp_ln320_3, i1 %icmp_ln320_4

]]></Node>
<StgValue><ssdm name="and_ln320_1"/></StgValue>
</operation>

<operation id="746" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14:124 %and_ln320_2 = and i1 %and_ln320_1, i1 %and_ln320

]]></Node>
<StgValue><ssdm name="and_ln320_2"/></StgValue>
</operation>

<operation id="747" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14:125 %and_ln326 = and i1 %and_ln320_1, i1 %icmp_ln320_2

]]></Node>
<StgValue><ssdm name="and_ln326"/></StgValue>
</operation>

<operation id="748" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge14:126 %gp_item_idx_x_1 = add i8 %gp_item_idx_x_load, i8 1

]]></Node>
<StgValue><ssdm name="gp_item_idx_x_1"/></StgValue>
</operation>

<operation id="749" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge14:127 %select_ln323 = select i1 %and_ln326, i8 %gp_item_idx_x_1, i8 %gp_item_idx_x_load

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="750" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge14:128 %gp_item_idx_x_2 = select i1 %and_ln320_2, i8 0, i8 %select_ln323

]]></Node>
<StgValue><ssdm name="gp_item_idx_x_2"/></StgValue>
</operation>

<operation id="751" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:129 %output_idx_dim3_1 = add i16 %output_idx_dim3_load, i16 1

]]></Node>
<StgValue><ssdm name="output_idx_dim3_1"/></StgValue>
</operation>

<operation id="752" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge14:130 %select_ln330 = select i1 %and_ln320_1, i16 %output_idx_dim3_1, i16 %output_idx_dim3_load

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="753" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge14:131 %output_idx_dim3_2 = select i1 %and_ln326, i16 0, i16 %select_ln330

]]></Node>
<StgValue><ssdm name="output_idx_dim3_2"/></StgValue>
</operation>

<operation id="754" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge14:132 %load_weight_flag_1 = select i1 %and_ln326, i8 0, i8 %load_weight_flag

]]></Node>
<StgValue><ssdm name="load_weight_flag_1"/></StgValue>
</operation>

<operation id="755" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge14:133 %add_ln336 = add i8 %output_idx_dim2_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="756" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge14:134 %output_idx_dim2_1 = select i1 %icmp_ln320_4, i8 %add_ln336, i8 %output_idx_dim2_load

]]></Node>
<StgValue><ssdm name="output_idx_dim2_1"/></StgValue>
</operation>

<operation id="757" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge14:135 %output_idx_dim2_2 = select i1 %and_ln320_1, i8 0, i8 %output_idx_dim2_1

]]></Node>
<StgValue><ssdm name="output_idx_dim2_2"/></StgValue>
</operation>

<operation id="758" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge14:136 %output_idx_dim1_1 = add i8 %output_idx_dim1_load, i8 1

]]></Node>
<StgValue><ssdm name="output_idx_dim1_1"/></StgValue>
</operation>

<operation id="759" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge14:137 %select_ln338 = select i1 %icmp_ln320_4, i8 0, i8 %output_idx_dim1_1

]]></Node>
<StgValue><ssdm name="select_ln338"/></StgValue>
</operation>

<operation id="760" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge14:138 %store_ln338 = store i8 %gp_item_idx_x_2, i8 %gp_item_idx_x

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="761" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge14:139 %store_ln338 = store i16 %output_idx_dim3_2, i16 %output_idx_dim3

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="762" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge14:140 %store_ln338 = store i8 %output_idx_dim2_2, i8 %output_idx_dim2

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="763" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge14:141 %store_ln338 = store i8 %select_ln338, i8 %output_idx_dim1

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="764" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14:142 %br_ln338 = br void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="br_ln338"/></StgValue>
</operation>

<operation id="765" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge13_ifconv:0 %load_weight_flag_2 = phi i8 %load_weight_flag_1, void %._crit_edge14, i8 %load_weight_flag, void %._crit_edge12

]]></Node>
<StgValue><ssdm name="load_weight_flag_2"/></StgValue>
</operation>

<operation id="766" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge13_ifconv:19 %zext_ln368 = zext i16 %out_idx_z

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="767" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge13_ifconv:20 %icmp_ln368 = icmp_eq  i17 %zext_ln368, i17 %sub448

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="768" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge13_ifconv:21 %zext_ln368_1 = zext i16 %gp_num_y

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="769" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge13_ifconv:22 %icmp_ln368_1 = icmp_eq  i17 %zext_ln368_1, i17 %sub452_cast

]]></Node>
<StgValue><ssdm name="icmp_ln368_1"/></StgValue>
</operation>

<operation id="770" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:23 %and_ln368 = and i1 %icmp_ln368_1, i1 %icmp_ln204

]]></Node>
<StgValue><ssdm name="and_ln368"/></StgValue>
</operation>

<operation id="771" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:24 %and_ln368_1 = and i1 %and_ln368, i1 %icmp_ln368

]]></Node>
<StgValue><ssdm name="and_ln368_1"/></StgValue>
</operation>

<operation id="772" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13_ifconv:26 %out_idx_z_1 = add i16 %out_idx_z, i16 1

]]></Node>
<StgValue><ssdm name="out_idx_z_1"/></StgValue>
</operation>

<operation id="773" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:27 %select_ln370 = select i1 %and_ln368, i16 %out_idx_z_1, i16 %out_idx_z

]]></Node>
<StgValue><ssdm name="select_ln370"/></StgValue>
</operation>

<operation id="774" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge13_ifconv:28 %select_ln370_1 = select i1 %and_ln368, i8 1, i8 %load_weight_flag_2

]]></Node>
<StgValue><ssdm name="select_ln370_1"/></StgValue>
</operation>

<operation id="775" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:29 %out_idx_z_2 = select i1 %and_ln368_1, i16 0, i16 %select_ln370

]]></Node>
<StgValue><ssdm name="out_idx_z_2"/></StgValue>
</operation>

<operation id="776" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge13_ifconv:30 %load_weight_flag_3 = select i1 %and_ln368_1, i8 %load_weight_flag_2, i8 %select_ln370_1

]]></Node>
<StgValue><ssdm name="load_weight_flag_3"/></StgValue>
</operation>

<operation id="777" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13_ifconv:31 %add_ln378 = add i16 %gp_num_y, i16 1

]]></Node>
<StgValue><ssdm name="add_ln378"/></StgValue>
</operation>

<operation id="778" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:32 %gp_num_y_1 = select i1 %icmp_ln204, i16 %add_ln378, i16 %gp_num_y

]]></Node>
<StgValue><ssdm name="gp_num_y_1"/></StgValue>
</operation>

<operation id="779" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:33 %gp_num_y_2 = select i1 %and_ln368, i16 0, i16 %gp_num_y_1

]]></Node>
<StgValue><ssdm name="gp_num_y_2"/></StgValue>
</operation>

<operation id="780" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:39 %out_idx_z_3 = select i1 %icmp_ln348, i16 %out_idx_z_2, i16 %out_idx_z

]]></Node>
<StgValue><ssdm name="out_idx_z_3"/></StgValue>
</operation>

<operation id="781" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:40 %gp_num_y_3 = select i1 %icmp_ln348, i16 %gp_num_y_2, i16 %gp_num_y

]]></Node>
<StgValue><ssdm name="gp_num_y_3"/></StgValue>
</operation>

<operation id="782" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge13_ifconv:42 %load_weight_flag_4 = select i1 %icmp_ln348, i8 %load_weight_flag_3, i8 %load_weight_flag_2

]]></Node>
<StgValue><ssdm name="load_weight_flag_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="783" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="8">
<![CDATA[
:5 %zext_ln223_2 = zext i8 %win_itm_x_load_1

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="784" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %mul_ln223 = mul i16 %sext_ln185, i16 %gp_num_x_winbuf_1

]]></Node>
<StgValue><ssdm name="mul_ln223"/></StgValue>
</operation>

<operation id="785" st_id="92" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7 %feature_idx_dim1 = add i16 %mul_ln223, i16 %zext_ln223_2

]]></Node>
<StgValue><ssdm name="feature_idx_dim1"/></StgValue>
</operation>

<operation id="786" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="8">
<![CDATA[
:10 %zext_ln224_1 = zext i8 %win_itm_y_load_1

]]></Node>
<StgValue><ssdm name="zext_ln224_1"/></StgValue>
</operation>

<operation id="787" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln224 = mul i16 %gp_num_y_winbuf_2, i16 %zext_ln223

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="788" st_id="92" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %feature_idx_dim2 = add i16 %mul_ln224, i16 %zext_ln224_1

]]></Node>
<StgValue><ssdm name="feature_idx_dim2"/></StgValue>
</operation>

<operation id="789" st_id="92" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:9 %mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="790" st_id="92" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %mul_ln263 = mul i32 %zext_ln263, i32 %weight_dim1x2x3_read

]]></Node>
<StgValue><ssdm name="mul_ln263"/></StgValue>
</operation>

<operation id="791" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln263_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul_ln263, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln263_1"/></StgValue>
</operation>

<operation id="792" st_id="92" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8 %mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast

]]></Node>
<StgValue><ssdm name="mul_ln263_1"/></StgValue>
</operation>

<operation id="793" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
:10 %zext_ln263_4 = zext i8 %output_idx_dim2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln263_4"/></StgValue>
</operation>

<operation id="794" st_id="92" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln263_2 = mul i16 %zext_ln263_4, i16 %zext_ln177

]]></Node>
<StgValue><ssdm name="mul_ln263_2"/></StgValue>
</operation>

<operation id="795" st_id="92" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28 %mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="796" st_id="92" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>

<operation id="797" st_id="92" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:5 %mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="798" st_id="92" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:93 %mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln301"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="799" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4 %data_offset = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %data_offset_2, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="data_offset"/></StgValue>
</operation>

<operation id="800" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:10 %out_idx_z_winbuf = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %out_idx_z_winbuf_3, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="out_idx_z_winbuf"/></StgValue>
</operation>

<operation id="801" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="16">
<![CDATA[
.split_ifconv:5 %zext_ln196 = zext i16 %out_idx_z_winbuf

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="802" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split_ifconv:6 %icmp_ln196 = icmp_ult  i16 %out_idx_z_winbuf, i16 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="803" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:7 %empty_52 = or i1 %cmp93, i1 %icmp_ln196

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="804" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.split_ifconv:8 %data_offset_1 = select i1 %empty_52, i14 0, i14 %div_cast

]]></Node>
<StgValue><ssdm name="data_offset_1"/></StgValue>
</operation>

<operation id="805" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="14">
<![CDATA[
.split_ifconv:9 %zext_ln91 = zext i14 %data_offset_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="806" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split_ifconv:17 %data_offset_2 = select i1 %icmp_ln192, i16 %zext_ln91, i16 %data_offset

]]></Node>
<StgValue><ssdm name="data_offset_2"/></StgValue>
</operation>

<operation id="807" st_id="93" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7 %feature_idx_dim1 = add i16 %mul_ln223, i16 %zext_ln223_2

]]></Node>
<StgValue><ssdm name="feature_idx_dim1"/></StgValue>
</operation>

<operation id="808" st_id="93" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %feature_idx_dim2 = add i16 %mul_ln224, i16 %zext_ln224_1

]]></Node>
<StgValue><ssdm name="feature_idx_dim2"/></StgValue>
</operation>

<operation id="809" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %icmp_ln228 = icmp_ult  i16 %feature_idx_dim1, i16 %padding_cast30

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="810" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %xor_ln228 = xor i1 %icmp_ln228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln228"/></StgValue>
</operation>

<operation id="811" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15 %icmp_ln228_1 = icmp_ult  i16 %feature_idx_dim1, i16 %add_cast49

]]></Node>
<StgValue><ssdm name="icmp_ln228_1"/></StgValue>
</operation>

<operation id="812" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16 %icmp_ln228_2 = icmp_ult  i16 %feature_idx_dim2, i16 %padding_cast30

]]></Node>
<StgValue><ssdm name="icmp_ln228_2"/></StgValue>
</operation>

<operation id="813" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %xor_ln228_1 = xor i1 %icmp_ln228_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln228_1"/></StgValue>
</operation>

<operation id="814" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18 %icmp_ln228_3 = icmp_ult  i16 %feature_idx_dim2, i16 %add23_cast50

]]></Node>
<StgValue><ssdm name="icmp_ln228_3"/></StgValue>
</operation>

<operation id="815" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19 %and_ln228 = and i1 %xor_ln228, i1 %icmp_ln228_1

]]></Node>
<StgValue><ssdm name="and_ln228"/></StgValue>
</operation>

<operation id="816" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20 %and_ln228_1 = and i1 %xor_ln228_1, i1 %icmp_ln228_3

]]></Node>
<StgValue><ssdm name="and_ln228_1"/></StgValue>
</operation>

<operation id="817" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21 %and_ln228_2 = and i1 %and_ln228_1, i1 %and_ln228

]]></Node>
<StgValue><ssdm name="and_ln228_2"/></StgValue>
</operation>

<operation id="818" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln228 = br i1 %and_ln228_2, void %._crit_edge11, void

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="819" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %sub_ln229 = sub i16 %feature_idx_dim2, i16 %padding_cast30

]]></Node>
<StgValue><ssdm name="sub_ln229"/></StgValue>
</operation>

<operation id="820" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="18" op_0_bw="16">
<![CDATA[
:5 %sext_ln229 = sext i16 %sub_ln229

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="821" st_id="93" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33

]]></Node>
<StgValue><ssdm name="mul_ln229_1"/></StgValue>
</operation>

<operation id="822" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %sub_ln229_1 = sub i16 %feature_idx_dim1, i16 %padding_cast30

]]></Node>
<StgValue><ssdm name="sub_ln229_1"/></StgValue>
</operation>

<operation id="823" st_id="93" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:9 %mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="824" st_id="93" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8 %mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast

]]></Node>
<StgValue><ssdm name="mul_ln263_1"/></StgValue>
</operation>

<operation id="825" st_id="93" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln263_2 = mul i16 %zext_ln263_4, i16 %zext_ln177

]]></Node>
<StgValue><ssdm name="mul_ln263_2"/></StgValue>
</operation>

<operation id="826" st_id="93" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28 %mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="827" st_id="93" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>

<operation id="828" st_id="93" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:5 %mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="829" st_id="93" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:93 %mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln301"/></StgValue>
</operation>

<operation id="830" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge13_ifconv:4 %icmp_ln352 = icmp_eq  i17 %zext_ln196, i17 %sub448

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="831" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge13_ifconv:10 %and_ln352_1 = and i1 %and_ln352, i1 %icmp_ln352

]]></Node>
<StgValue><ssdm name="and_ln352_1"/></StgValue>
</operation>

<operation id="832" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="and_ln352" val="1"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13_ifconv:11 %out_idx_z_winbuf_1 = add i16 %out_idx_z_winbuf, i16 1

]]></Node>
<StgValue><ssdm name="out_idx_z_winbuf_1"/></StgValue>
</operation>

<operation id="833" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:12 %select_ln354 = select i1 %and_ln352, i16 %out_idx_z_winbuf_1, i16 %out_idx_z_winbuf

]]></Node>
<StgValue><ssdm name="select_ln354"/></StgValue>
</operation>

<operation id="834" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:13 %out_idx_z_winbuf_2 = select i1 %and_ln352_1, i16 0, i16 %select_ln354

]]></Node>
<StgValue><ssdm name="out_idx_z_winbuf_2"/></StgValue>
</operation>

<operation id="835" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge13_ifconv:36 %out_idx_z_winbuf_3 = select i1 %icmp_ln348, i16 %out_idx_z_winbuf_2, i16 %out_idx_z_winbuf

]]></Node>
<StgValue><ssdm name="out_idx_z_winbuf_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="836" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="8">
<![CDATA[
:9 %zext_ln224_2 = zext i8 %win_itm_y_load_1

]]></Node>
<StgValue><ssdm name="zext_ln224_2"/></StgValue>
</operation>

<operation id="837" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="17" op_0_bw="16">
<![CDATA[
:0 %zext_ln229 = zext i16 %data_offset_2

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="838" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1 %add_ln229 = add i17 %zext_ln229, i17 %zext_ln228

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="839" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="17">
<![CDATA[
:2 %zext_ln229_1 = zext i17 %add_ln229

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="840" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %mul_ln229 = mul i32 %zext_ln229_1, i32 %conv28

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="841" st_id="94" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33

]]></Node>
<StgValue><ssdm name="mul_ln229_1"/></StgValue>
</operation>

<operation id="842" st_id="94" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:10 %add_ln239 = add i13 %mul_ln239, i13 %zext_ln224_2

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="843" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:11 %mul_ln239_1 = mul i13 %add_ln239, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln239_1"/></StgValue>
</operation>

<operation id="844" st_id="94" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8 %mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast

]]></Node>
<StgValue><ssdm name="mul_ln263_1"/></StgValue>
</operation>

<operation id="845" st_id="94" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln263_2 = mul i16 %zext_ln263_4, i16 %zext_ln177

]]></Node>
<StgValue><ssdm name="mul_ln263_2"/></StgValue>
</operation>

<operation id="846" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="16">
<![CDATA[
:12 %zext_ln263_5 = zext i16 %mul_ln263_2

]]></Node>
<StgValue><ssdm name="zext_ln263_5"/></StgValue>
</operation>

<operation id="847" st_id="94" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:15 %add_ln263 = add i24 %zext_ln263_5, i24 %mul_ln263_1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="848" st_id="94" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28 %mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="849" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge12:5 %zext_ln287_1 = zext i8 %gp_item_idx_x_load_1

]]></Node>
<StgValue><ssdm name="zext_ln287_1"/></StgValue>
</operation>

<operation id="850" st_id="94" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>

<operation id="851" st_id="94" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:5 %mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="852" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:8 %mul_ln287_2 = mul i13 %zext_ln287_1, i13 %zext_ln287

]]></Node>
<StgValue><ssdm name="mul_ln287_2"/></StgValue>
</operation>

<operation id="853" st_id="94" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:93 %mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln301"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="854" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %mul_ln229 = mul i32 %zext_ln229_1, i32 %conv28

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="855" st_id="95" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33

]]></Node>
<StgValue><ssdm name="mul_ln229_1"/></StgValue>
</operation>

<operation id="856" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:11 %mul_ln239_1 = mul i13 %add_ln239, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln239_1"/></StgValue>
</operation>

<operation id="857" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="31" op_0_bw="30">
<![CDATA[
:6 %zext_ln263_1 = zext i30 %trunc_ln263_1

]]></Node>
<StgValue><ssdm name="zext_ln263_1"/></StgValue>
</operation>

<operation id="858" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="13" op_0_bw="8">
<![CDATA[
:9 %zext_ln263_3 = zext i8 %output_idx_dim2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln263_3"/></StgValue>
</operation>

<operation id="859" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="31" op_0_bw="8">
<![CDATA[
:14 %zext_ln263_7 = zext i8 %output_idx_dim1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln263_7"/></StgValue>
</operation>

<operation id="860" st_id="95" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:15 %add_ln263 = add i24 %zext_ln263_5, i24 %mul_ln263_1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="861" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="31" op_0_bw="24">
<![CDATA[
:16 %zext_ln263_8 = zext i24 %add_ln263

]]></Node>
<StgValue><ssdm name="zext_ln263_8"/></StgValue>
</operation>

<operation id="862" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:17 %add_ln263_1 = add i31 %zext_ln263_1, i31 %zext_ln263_7

]]></Node>
<StgValue><ssdm name="add_ln263_1"/></StgValue>
</operation>

<operation id="863" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:18 %add_ln263_2 = add i31 %add_ln263_1, i31 %zext_ln263_8

]]></Node>
<StgValue><ssdm name="add_ln263_2"/></StgValue>
</operation>

<operation id="864" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:29 %add_ln264 = add i13 %mul_ln264, i13 %zext_ln263_3

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="865" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30 %mul_ln264_1 = mul i13 %add_ln264, i13 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln264_1"/></StgValue>
</operation>

<operation id="866" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="13" op_0_bw="8">
<![CDATA[
:6 %zext_ln271_3 = zext i8 %output_idx_dim2_load_2

]]></Node>
<StgValue><ssdm name="zext_ln271_3"/></StgValue>
</operation>

<operation id="867" st_id="95" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>

<operation id="868" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:6 %add_ln287 = add i13 %mul_ln287, i13 %zext_ln271_3

]]></Node>
<StgValue><ssdm name="add_ln287"/></StgValue>
</operation>

<operation id="869" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:7 %mul_ln287_1 = mul i13 %add_ln287, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln287_1"/></StgValue>
</operation>

<operation id="870" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:8 %mul_ln287_2 = mul i13 %zext_ln287_1, i13 %zext_ln287

]]></Node>
<StgValue><ssdm name="mul_ln287_2"/></StgValue>
</operation>

<operation id="871" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:94 %add_ln301 = add i13 %mul_ln301, i13 %zext_ln271_3

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="872" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:95 %mul_ln301_1 = mul i13 %add_ln301, i13 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln301_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="873" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="8">
<![CDATA[
:4 %zext_ln223_5 = zext i8 %win_itm_x_load_1

]]></Node>
<StgValue><ssdm name="zext_ln223_5"/></StgValue>
</operation>

<operation id="874" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %mul_ln229 = mul i32 %zext_ln229_1, i32 %conv28

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="875" st_id="96" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6 %mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33

]]></Node>
<StgValue><ssdm name="mul_ln229_1"/></StgValue>
</operation>

<operation id="876" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="18">
<![CDATA[
:7 %sext_ln229_2 = sext i18 %mul_ln229_1

]]></Node>
<StgValue><ssdm name="sext_ln229_2"/></StgValue>
</operation>

<operation id="877" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %add_ln229_1 = add i32 %sext_ln229_2, i32 %mul_ln229

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="878" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:11 %mul_ln239_1 = mul i13 %add_ln239, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln239_1"/></StgValue>
</operation>

<operation id="879" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:12 %add_ln239_1 = add i13 %mul_ln239_1, i13 %zext_ln223_5

]]></Node>
<StgValue><ssdm name="add_ln239_1"/></StgValue>
</operation>

<operation id="880" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="34" op_0_bw="34" op_1_bw="31" op_2_bw="3">
<![CDATA[
:19 %shl_ln5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %add_ln263_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="881" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="34">
<![CDATA[
:20 %zext_ln263_9 = zext i34 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln263_9"/></StgValue>
</operation>

<operation id="882" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %add_ln263_3 = add i64 %zext_ln263_9, i64 %weights_read

]]></Node>
<StgValue><ssdm name="add_ln263_3"/></StgValue>
</operation>

<operation id="883" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %trunc_ln3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln263_3, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="884" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30 %mul_ln264_1 = mul i13 %add_ln264, i13 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln264_1"/></StgValue>
</operation>

<operation id="885" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="8">
<![CDATA[
:4 %zext_ln271_1 = zext i8 %output_idx_dim1_load_2

]]></Node>
<StgValue><ssdm name="zext_ln271_1"/></StgValue>
</operation>

<operation id="886" st_id="96" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>

<operation id="887" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:7 %mul_ln287_1 = mul i13 %add_ln287, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln287_1"/></StgValue>
</operation>

<operation id="888" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:8 %mul_ln287_2 = mul i13 %zext_ln287_1, i13 %zext_ln287

]]></Node>
<StgValue><ssdm name="mul_ln287_2"/></StgValue>
</operation>

<operation id="889" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:9 %add_ln287_1 = add i13 %mul_ln287_2, i13 %zext_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln287_1"/></StgValue>
</operation>

<operation id="890" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:95 %mul_ln301_1 = mul i13 %add_ln301, i13 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln301_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="891" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
:9 %sext_ln229_3 = sext i16 %sub_ln229_1

]]></Node>
<StgValue><ssdm name="sext_ln229_3"/></StgValue>
</operation>

<operation id="892" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %add_ln229_1 = add i32 %sext_ln229_2, i32 %mul_ln229

]]></Node>
<StgValue><ssdm name="add_ln229_1"/></StgValue>
</operation>

<operation id="893" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %add_ln229_2 = add i32 %add_ln229_1, i32 %sext_ln229_3

]]></Node>
<StgValue><ssdm name="add_ln229_2"/></StgValue>
</operation>

<operation id="894" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge11:12 %add_ln239_1 = add i13 %mul_ln239_1, i13 %zext_ln223_5

]]></Node>
<StgValue><ssdm name="add_ln239_1"/></StgValue>
</operation>

<operation id="895" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="8">
<![CDATA[
:13 %zext_ln263_6 = zext i8 %output_idx_dim1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln263_6"/></StgValue>
</operation>

<operation id="896" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="61">
<![CDATA[
:23 %sext_ln263 = sext i61 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="897" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %gmem1_addr = getelementptr i64 %gmem1, i64 %sext_ln263

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="898" st_id="97" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="899" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30 %mul_ln264_1 = mul i13 %add_ln264, i13 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln264_1"/></StgValue>
</operation>

<operation id="900" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31 %add_ln264_1 = add i13 %mul_ln264_1, i13 %zext_ln263_6

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="901" st_id="97" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>

<operation id="902" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:7 %mul_ln287_1 = mul i13 %add_ln287, i13 %win_size_x_cast61

]]></Node>
<StgValue><ssdm name="mul_ln287_1"/></StgValue>
</operation>

<operation id="903" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:9 %add_ln287_1 = add i13 %mul_ln287_2, i13 %zext_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln287_1"/></StgValue>
</operation>

<operation id="904" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:10 %add_ln287_2 = add i13 %add_ln287_1, i13 %mul_ln287_1

]]></Node>
<StgValue><ssdm name="add_ln287_2"/></StgValue>
</operation>

<operation id="905" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:95 %mul_ln301_1 = mul i13 %add_ln301, i13 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln301_1"/></StgValue>
</operation>

<operation id="906" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:96 %add_ln301_1 = add i13 %mul_ln301_1, i13 %zext_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln301_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="907" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:12 %shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln229_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="908" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="34">
<![CDATA[
:13 %sext_ln229_4 = sext i34 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln229_4"/></StgValue>
</operation>

<operation id="909" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14 %add_ln229_3 = add i64 %sext_ln229_4, i64 %bottom_read

]]></Node>
<StgValue><ssdm name="add_ln229_3"/></StgValue>
</operation>

<operation id="910" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="911" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="62">
<![CDATA[
:16 %sext_ln229_1 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln229_1"/></StgValue>
</operation>

<operation id="912" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17 %gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln229_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="913" st_id="98" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="914" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31 %add_ln264_1 = add i13 %mul_ln264_1, i13 %zext_ln263_6

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="915" st_id="98" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>

<operation id="916" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:10 %add_ln287_2 = add i13 %add_ln287_1, i13 %mul_ln287_1

]]></Node>
<StgValue><ssdm name="add_ln287_2"/></StgValue>
</operation>

<operation id="917" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge14:96 %add_ln301_1 = add i13 %mul_ln301_1, i13 %zext_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln301_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="918" st_id="99" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="919" st_id="99" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="920" st_id="99" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="921" st_id="100" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="922" st_id="100" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="923" st_id="100" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="924" st_id="101" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="925" st_id="101" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="926" st_id="101" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="927" st_id="102" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="928" st_id="102" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="929" st_id="102" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="930" st_id="103" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="931" st_id="103" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="932" st_id="103" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="933" st_id="104" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="934" st_id="104" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="935" st_id="104" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="936" st_id="105" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="937" st_id="105" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="938" st_id="105" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="939" st_id="106" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="940" st_id="106" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="941" st_id="106" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="942" st_id="107" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="943" st_id="107" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="944" st_id="107" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="945" st_id="108" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="946" st_id="108" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="947" st_id="108" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="948" st_id="109" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="949" st_id="109" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="950" st_id="109" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="951" st_id="110" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="952" st_id="110" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="953" st_id="110" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="954" st_id="111" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="955" st_id="111" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="956" st_id="111" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="957" st_id="112" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="958" st_id="112" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="959" st_id="112" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="960" st_id="113" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="961" st_id="113" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="962" st_id="113" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="963" st_id="114" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="964" st_id="114" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="965" st_id="114" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="966" st_id="115" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="967" st_id="115" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="968" st_id="115" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="969" st_id="116" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="970" st_id="116" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="971" st_id="116" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="972" st_id="117" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="973" st_id="117" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="974" st_id="117" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="975" st_id="118" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="976" st_id="118" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="977" st_id="118" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="978" st_id="119" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="979" st_id="119" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="980" st_id="119" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="981" st_id="120" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="982" st_id="120" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="983" st_id="120" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="984" st_id="121" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="985" st_id="121" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="986" st_id="121" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="987" st_id="122" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="988" st_id="122" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="989" st_id="122" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="990" st_id="123" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="991" st_id="123" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="992" st_id="123" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="993" st_id="124" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="994" st_id="124" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="995" st_id="124" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="996" st_id="125" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="997" st_id="125" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="998" st_id="125" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="999" st_id="126" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1000" st_id="126" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1001" st_id="126" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1002" st_id="127" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1003" st_id="127" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1004" st_id="127" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1005" st_id="128" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1006" st_id="128" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1007" st_id="128" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1008" st_id="129" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1009" st_id="129" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1010" st_id="129" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1011" st_id="130" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1012" st_id="130" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1013" st_id="130" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1014" st_id="131" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1015" st_id="131" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1016" st_id="131" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1017" st_id="132" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1018" st_id="132" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1019" st_id="132" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1020" st_id="133" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1021" st_id="133" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1022" st_id="133" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1023" st_id="134" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1024" st_id="134" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1025" st_id="134" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1026" st_id="135" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1027" st_id="135" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1028" st_id="135" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1029" st_id="136" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1030" st_id="136" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1031" st_id="136" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1032" st_id="137" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1033" st_id="137" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1034" st_id="137" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1035" st_id="138" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1036" st_id="138" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1037" st_id="138" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1038" st_id="139" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1039" st_id="139" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1040" st_id="139" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1041" st_id="140" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1042" st_id="140" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1043" st_id="140" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1044" st_id="141" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1045" st_id="141" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1046" st_id="141" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1047" st_id="142" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1048" st_id="142" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1049" st_id="142" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1050" st_id="143" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1051" st_id="143" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1052" st_id="143" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1053" st_id="144" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1054" st_id="144" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1055" st_id="144" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1056" st_id="145" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1057" st_id="145" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1058" st_id="145" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1059" st_id="146" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1060" st_id="146" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1061" st_id="146" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1062" st_id="147" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1063" st_id="147" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1064" st_id="147" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1065" st_id="148" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1066" st_id="148" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1067" st_id="148" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1068" st_id="149" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1069" st_id="149" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1070" st_id="149" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1071" st_id="150" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1072" st_id="150" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1073" st_id="150" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1074" st_id="151" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1075" st_id="151" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1076" st_id="151" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1077" st_id="152" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1078" st_id="152" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1079" st_id="152" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1080" st_id="153" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1081" st_id="153" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1082" st_id="153" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1083" st_id="154" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1084" st_id="154" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1085" st_id="154" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1086" st_id="155" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1087" st_id="155" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1088" st_id="155" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1089" st_id="156" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1090" st_id="156" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1091" st_id="156" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1092" st_id="157" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1093" st_id="157" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1094" st_id="157" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1095" st_id="158" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1096" st_id="158" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1097" st_id="158" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1098" st_id="159" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1099" st_id="159" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1100" st_id="159" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1101" st_id="160" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1102" st_id="160" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1103" st_id="160" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1104" st_id="161" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1105" st_id="161" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1106" st_id="161" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_req"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1107" st_id="162" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1108" st_id="162" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1109" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:7 %p_Result_s = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1110" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %store_ln278 = store i16 %p_Result_s, i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1111" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln278 = br void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1112" st_id="163" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1113" st_id="163" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1114" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge15:0 %bias_out_tmp_data_V_1 = load i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="bias_out_tmp_data_V_1"/></StgValue>
</operation>

<operation id="1115" st_id="163" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1">
<![CDATA[
._crit_edge15:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %bias_out_V_data_V, i2 %bias_out_V_keep_V, i2 %bias_out_V_strb_V, i1 %bias_out_V_last_V, i16 %bias_out_tmp_data_V_1, i2 0, i2 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1116" st_id="164" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1117" st_id="164" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>

<operation id="1118" st_id="164" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="16" op_6_bw="2" op_7_bw="2" op_8_bw="1">
<![CDATA[
._crit_edge15:1 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %bias_out_V_data_V, i2 %bias_out_V_keep_V, i2 %bias_out_V_strb_V, i1 %bias_out_V_last_V, i16 %bias_out_tmp_data_V_1, i2 0, i2 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="1119" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:2 %br_ln284 = br void %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1120" st_id="165" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1121" st_id="165" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1122" st_id="166" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1123" st_id="166" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1124" st_id="167" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1125" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:26 %gmem1_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="1126" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="64">
<![CDATA[
:33 %trunc_ln264_8 = trunc i64 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln264_8"/></StgValue>
</operation>

<operation id="1127" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36 %trunc_ln264_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln264_1"/></StgValue>
</operation>

<operation id="1128" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39 %trunc_ln264_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln264_2"/></StgValue>
</operation>

<operation id="1129" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42 %trunc_ln264_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln264_3"/></StgValue>
</operation>

<operation id="1130" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %trunc_ln264_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln264_4"/></StgValue>
</operation>

<operation id="1131" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48 %trunc_ln264_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln264_5"/></StgValue>
</operation>

<operation id="1132" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51 %trunc_ln264_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln264_6"/></StgValue>
</operation>

<operation id="1133" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54 %trunc_ln264_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln264_7"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1134" st_id="168" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="1135" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="13">
<![CDATA[
:32 %zext_ln264_2 = zext i13 %add_ln264_1

]]></Node>
<StgValue><ssdm name="zext_ln264_2"/></StgValue>
</operation>

<operation id="1136" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %weight_buffer_0_0_lane_data_addr = getelementptr i8 %weight_buffer_0_0_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_lane_data_addr"/></StgValue>
</operation>

<operation id="1137" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:35 %store_ln264 = store i8 %trunc_ln264_8, i13 %weight_buffer_0_0_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1138" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %weight_buffer_0_1_lane_data_addr = getelementptr i8 %weight_buffer_0_1_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_lane_data_addr"/></StgValue>
</operation>

<operation id="1139" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:38 %store_ln264 = store i8 %trunc_ln264_1, i13 %weight_buffer_0_1_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1140" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %weight_buffer_0_2_lane_data_addr = getelementptr i8 %weight_buffer_0_2_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_lane_data_addr"/></StgValue>
</operation>

<operation id="1141" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:41 %store_ln264 = store i8 %trunc_ln264_2, i13 %weight_buffer_0_2_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1142" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %weight_buffer_0_3_lane_data_addr = getelementptr i8 %weight_buffer_0_3_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_lane_data_addr"/></StgValue>
</operation>

<operation id="1143" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:44 %store_ln264 = store i8 %trunc_ln264_3, i13 %weight_buffer_0_3_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1144" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %weight_buffer_1_0_lane_data_addr = getelementptr i8 %weight_buffer_1_0_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_lane_data_addr"/></StgValue>
</operation>

<operation id="1145" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:47 %store_ln264 = store i8 %trunc_ln264_4, i13 %weight_buffer_1_0_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1146" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %weight_buffer_1_1_lane_data_addr = getelementptr i8 %weight_buffer_1_1_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_lane_data_addr"/></StgValue>
</operation>

<operation id="1147" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:50 %store_ln264 = store i8 %trunc_ln264_5, i13 %weight_buffer_1_1_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1148" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %weight_buffer_1_2_lane_data_addr = getelementptr i8 %weight_buffer_1_2_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_lane_data_addr"/></StgValue>
</operation>

<operation id="1149" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:53 %store_ln264 = store i8 %trunc_ln264_6, i13 %weight_buffer_1_2_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1150" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %weight_buffer_1_3_lane_data_addr = getelementptr i8 %weight_buffer_1_3_lane_data, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_lane_data_addr"/></StgValue>
</operation>

<operation id="1151" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:56 %store_ln264 = store i8 %trunc_ln264_7, i13 %weight_buffer_1_3_lane_data_addr

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="1152" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
:57 %br_ln265 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1153" st_id="169" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:19 %gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read"/></StgValue>
</operation>

<operation id="1154" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="32">
<![CDATA[
:20 %data_vec_8 = trunc i32 %gmem0_addr_1_read

]]></Node>
<StgValue><ssdm name="data_vec_8"/></StgValue>
</operation>

<operation id="1155" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21 %data_vec_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_1_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="data_vec_9"/></StgValue>
</operation>

<operation id="1156" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %data_vec_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_1_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="data_vec_10"/></StgValue>
</operation>

<operation id="1157" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23 %data_vec_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_1_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="data_vec_11"/></StgValue>
</operation>

<operation id="1158" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge14:97 %zext_ln301 = zext i13 %add_ln301_1

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="1159" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:98 %weight_buffer_0_0_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_0_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1160" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:99 %weight_ch_vec = load i13 %weight_buffer_0_0_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec"/></StgValue>
</operation>

<operation id="1161" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:100 %weight_buffer_0_1_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_1_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1162" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:101 %weight_ch_vec_1 = load i13 %weight_buffer_0_1_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_1"/></StgValue>
</operation>

<operation id="1163" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:102 %weight_buffer_0_2_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_2_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1164" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:103 %weight_ch_vec_2 = load i13 %weight_buffer_0_2_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_2"/></StgValue>
</operation>

<operation id="1165" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:104 %weight_buffer_0_3_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_3_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1166" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:105 %weight_ch_vec_3 = load i13 %weight_buffer_0_3_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_3"/></StgValue>
</operation>

<operation id="1167" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:106 %weight_buffer_1_0_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_0_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1168" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:107 %weight_ch_vec_4 = load i13 %weight_buffer_1_0_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_4"/></StgValue>
</operation>

<operation id="1169" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:108 %weight_buffer_1_1_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_1_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1170" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:109 %weight_ch_vec_5 = load i13 %weight_buffer_1_1_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_5"/></StgValue>
</operation>

<operation id="1171" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:110 %weight_buffer_1_2_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_2_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1172" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:111 %weight_ch_vec_6 = load i13 %weight_buffer_1_2_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_6"/></StgValue>
</operation>

<operation id="1173" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:112 %weight_buffer_1_3_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_3_lane_data, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_lane_data_addr_1"/></StgValue>
</operation>

<operation id="1174" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:113 %weight_ch_vec_7 = load i13 %weight_buffer_1_3_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_7"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1175" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %out_idx_xyz = phi i32 0, void %._crit_edge311.loopexit_ifconv, i32 %out_idx_xyz_2, void %._crit_edge13_ifconv

]]></Node>
<StgValue><ssdm name="out_idx_xyz"/></StgValue>
</operation>

<operation id="1176" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1177" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8">
<![CDATA[
.split_ifconv:1 %flag_load = load i8 %flag

]]></Node>
<StgValue><ssdm name="flag_load"/></StgValue>
</operation>

<operation id="1178" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:3 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="1179" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32">
<![CDATA[
.split_ifconv:10 %flag_1 = trunc i32 %out_idx_xyz

]]></Node>
<StgValue><ssdm name="flag_1"/></StgValue>
</operation>

<operation id="1180" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1">
<![CDATA[
.split_ifconv:11 %zext_ln111 = zext i1 %flag_1

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="1181" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split_ifconv:19 %flag_2 = select i1 %icmp_ln192, i8 %zext_ln111, i8 %flag_load

]]></Node>
<StgValue><ssdm name="flag_2"/></StgValue>
</operation>

<operation id="1182" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split_ifconv:22 %store_ln221 = store i8 %flag_2, i8 %flag

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="1183" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
<literal name="and_ln228_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
:24 %br_ln230 = br void %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="1184" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="8">
<![CDATA[
._crit_edge11:7 %trunc_ln239 = trunc i8 %flag_2

]]></Node>
<StgValue><ssdm name="trunc_ln239"/></StgValue>
</operation>

<operation id="1185" st_id="170" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11:14 %xor_ln239 = xor i1 %trunc_ln239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln239"/></StgValue>
</operation>

<operation id="1186" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
._crit_edge11:16 %shl_ln4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln239, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="1187" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge11:17 %empty_53 = or i4 %shl_ln4, i4 7

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1188" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge11:18 %icmp_ln239 = icmp_ugt  i4 %shl_ln4, i4 %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="1189" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge11:38 %zext_ln239_7 = zext i1 %xor_ln239

]]></Node>
<StgValue><ssdm name="zext_ln239_7"/></StgValue>
</operation>

<operation id="1190" st_id="170" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge11:39 %shl_ln239_2 = shl i2 1, i2 %zext_ln239_7

]]></Node>
<StgValue><ssdm name="shl_ln239_2"/></StgValue>
</operation>

<operation id="1191" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge11:42 %icmp_ln239_1 = icmp_ugt  i4 %shl_ln4, i4 %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln239_1"/></StgValue>
</operation>

<operation id="1192" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge11:64 %icmp_ln239_2 = icmp_ugt  i4 %shl_ln4, i4 %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln239_2"/></StgValue>
</operation>

<operation id="1193" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge11:86 %icmp_ln239_3 = icmp_ugt  i4 %shl_ln4, i4 %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln239_3"/></StgValue>
</operation>

<operation id="1194" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="8">
<![CDATA[
._crit_edge14:14 %empty_57 = trunc i8 %flag_2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1195" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
._crit_edge14:15 %tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_57, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1196" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge14:16 %empty_58 = or i4 %tmp_7, i4 7

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1197" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge14:17 %icmp_ln287 = icmp_ugt  i4 %tmp_7, i4 %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="1198" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:18 %zext_ln287_3 = zext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln287_3"/></StgValue>
</operation>

<operation id="1199" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:19 %zext_ln287_4 = zext i4 %empty_58

]]></Node>
<StgValue><ssdm name="zext_ln287_4"/></StgValue>
</operation>

<operation id="1200" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:21 %sub_ln287 = sub i5 %zext_ln287_3, i5 %zext_ln287_4

]]></Node>
<StgValue><ssdm name="sub_ln287"/></StgValue>
</operation>

<operation id="1201" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:23 %sub_ln287_1 = sub i5 %zext_ln287_4, i5 %zext_ln287_3

]]></Node>
<StgValue><ssdm name="sub_ln287_1"/></StgValue>
</operation>

<operation id="1202" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:24 %select_ln287 = select i1 %icmp_ln287, i5 %sub_ln287, i5 %sub_ln287_1

]]></Node>
<StgValue><ssdm name="select_ln287"/></StgValue>
</operation>

<operation id="1203" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:27 %sub_ln287_2 = sub i5 15, i5 %select_ln287

]]></Node>
<StgValue><ssdm name="sub_ln287_2"/></StgValue>
</operation>

<operation id="1204" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge14:36 %icmp_ln287_1 = icmp_ugt  i4 %tmp_7, i4 %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln287_1"/></StgValue>
</operation>

<operation id="1205" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:37 %zext_ln287_7 = zext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln287_7"/></StgValue>
</operation>

<operation id="1206" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:38 %zext_ln287_8 = zext i4 %empty_58

]]></Node>
<StgValue><ssdm name="zext_ln287_8"/></StgValue>
</operation>

<operation id="1207" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:40 %sub_ln287_3 = sub i5 %zext_ln287_7, i5 %zext_ln287_8

]]></Node>
<StgValue><ssdm name="sub_ln287_3"/></StgValue>
</operation>

<operation id="1208" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:42 %sub_ln287_4 = sub i5 %zext_ln287_8, i5 %zext_ln287_7

]]></Node>
<StgValue><ssdm name="sub_ln287_4"/></StgValue>
</operation>

<operation id="1209" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:43 %select_ln287_3 = select i1 %icmp_ln287_1, i5 %sub_ln287_3, i5 %sub_ln287_4

]]></Node>
<StgValue><ssdm name="select_ln287_3"/></StgValue>
</operation>

<operation id="1210" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:46 %sub_ln287_5 = sub i5 15, i5 %select_ln287_3

]]></Node>
<StgValue><ssdm name="sub_ln287_5"/></StgValue>
</operation>

<operation id="1211" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge14:55 %icmp_ln287_2 = icmp_ugt  i4 %tmp_7, i4 %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln287_2"/></StgValue>
</operation>

<operation id="1212" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:56 %zext_ln287_11 = zext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln287_11"/></StgValue>
</operation>

<operation id="1213" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:57 %zext_ln287_12 = zext i4 %empty_58

]]></Node>
<StgValue><ssdm name="zext_ln287_12"/></StgValue>
</operation>

<operation id="1214" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:59 %sub_ln287_6 = sub i5 %zext_ln287_11, i5 %zext_ln287_12

]]></Node>
<StgValue><ssdm name="sub_ln287_6"/></StgValue>
</operation>

<operation id="1215" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:61 %sub_ln287_7 = sub i5 %zext_ln287_12, i5 %zext_ln287_11

]]></Node>
<StgValue><ssdm name="sub_ln287_7"/></StgValue>
</operation>

<operation id="1216" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:62 %select_ln287_6 = select i1 %icmp_ln287_2, i5 %sub_ln287_6, i5 %sub_ln287_7

]]></Node>
<StgValue><ssdm name="select_ln287_6"/></StgValue>
</operation>

<operation id="1217" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:65 %sub_ln287_8 = sub i5 15, i5 %select_ln287_6

]]></Node>
<StgValue><ssdm name="sub_ln287_8"/></StgValue>
</operation>

<operation id="1218" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge14:74 %icmp_ln287_3 = icmp_ugt  i4 %tmp_7, i4 %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln287_3"/></StgValue>
</operation>

<operation id="1219" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:75 %zext_ln287_15 = zext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln287_15"/></StgValue>
</operation>

<operation id="1220" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge14:76 %zext_ln287_16 = zext i4 %empty_58

]]></Node>
<StgValue><ssdm name="zext_ln287_16"/></StgValue>
</operation>

<operation id="1221" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:78 %sub_ln287_9 = sub i5 %zext_ln287_15, i5 %zext_ln287_16

]]></Node>
<StgValue><ssdm name="sub_ln287_9"/></StgValue>
</operation>

<operation id="1222" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:80 %sub_ln287_10 = sub i5 %zext_ln287_16, i5 %zext_ln287_15

]]></Node>
<StgValue><ssdm name="sub_ln287_10"/></StgValue>
</operation>

<operation id="1223" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:81 %select_ln287_9 = select i1 %icmp_ln287_3, i5 %sub_ln287_9, i5 %sub_ln287_10

]]></Node>
<StgValue><ssdm name="select_ln287_9"/></StgValue>
</operation>

<operation id="1224" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:84 %sub_ln287_11 = sub i5 15, i5 %select_ln287_9

]]></Node>
<StgValue><ssdm name="sub_ln287_11"/></StgValue>
</operation>

<operation id="1225" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:99 %weight_ch_vec = load i13 %weight_buffer_0_0_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec"/></StgValue>
</operation>

<operation id="1226" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:101 %weight_ch_vec_1 = load i13 %weight_buffer_0_1_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_1"/></StgValue>
</operation>

<operation id="1227" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:103 %weight_ch_vec_2 = load i13 %weight_buffer_0_2_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_2"/></StgValue>
</operation>

<operation id="1228" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:105 %weight_ch_vec_3 = load i13 %weight_buffer_0_3_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_3"/></StgValue>
</operation>

<operation id="1229" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:107 %weight_ch_vec_4 = load i13 %weight_buffer_1_0_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_4"/></StgValue>
</operation>

<operation id="1230" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:109 %weight_ch_vec_5 = load i13 %weight_buffer_1_1_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_5"/></StgValue>
</operation>

<operation id="1231" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:111 %weight_ch_vec_6 = load i13 %weight_buffer_1_2_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_6"/></StgValue>
</operation>

<operation id="1232" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:113 %weight_ch_vec_7 = load i13 %weight_buffer_1_3_lane_data_addr_1

]]></Node>
<StgValue><ssdm name="weight_ch_vec_7"/></StgValue>
</operation>

<operation id="1233" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13_ifconv:3 %out_idx_xyz_1 = add i32 %out_idx_xyz, i32 1

]]></Node>
<StgValue><ssdm name="out_idx_xyz_1"/></StgValue>
</operation>

<operation id="1234" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13_ifconv:43 %out_idx_xyz_2 = select i1 %icmp_ln348, i32 %out_idx_xyz_1, i32 %out_idx_xyz

]]></Node>
<StgValue><ssdm name="out_idx_xyz_2"/></StgValue>
</operation>

<operation id="1235" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13_ifconv:45 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1236" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge11:0 %data_vec_15 = phi i8 %data_vec_9, void, i8 0, void

]]></Node>
<StgValue><ssdm name="data_vec_15"/></StgValue>
</operation>

<operation id="1237" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge11:1 %data_vec_14 = phi i8 %data_vec_8, void, i8 0, void

]]></Node>
<StgValue><ssdm name="data_vec_14"/></StgValue>
</operation>

<operation id="1238" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge11:2 %data_vec_13 = phi i8 %data_vec_10, void, i8 0, void

]]></Node>
<StgValue><ssdm name="data_vec_13"/></StgValue>
</operation>

<operation id="1239" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge11:3 %data_vec_12 = phi i8 %data_vec_11, void, i8 0, void

]]></Node>
<StgValue><ssdm name="data_vec_12"/></StgValue>
</operation>

<operation id="1240" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge11:13 %zext_ln239 = zext i13 %add_ln239_1

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="1241" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11:15 %win_buffer_0_data_addr_1 = getelementptr i16 %win_buffer_0_data, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="win_buffer_0_data_addr_1"/></StgValue>
</operation>

<operation id="1242" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:19 %zext_ln239_1 = zext i4 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln239_1"/></StgValue>
</operation>

<operation id="1243" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:20 %zext_ln239_2 = zext i4 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln239_2"/></StgValue>
</operation>

<operation id="1244" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge11:21 %zext_ln239_3 = zext i8 %data_vec_14

]]></Node>
<StgValue><ssdm name="zext_ln239_3"/></StgValue>
</operation>

<operation id="1245" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:22 %xor_ln239_1 = xor i5 %zext_ln239_1, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_1"/></StgValue>
</operation>

<operation id="1246" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:23 %select_ln239 = select i1 %icmp_ln239, i5 %zext_ln239_1, i5 %zext_ln239_2

]]></Node>
<StgValue><ssdm name="select_ln239"/></StgValue>
</operation>

<operation id="1247" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:24 %select_ln239_1 = select i1 %icmp_ln239, i5 %zext_ln239_2, i5 %zext_ln239_1

]]></Node>
<StgValue><ssdm name="select_ln239_1"/></StgValue>
</operation>

<operation id="1248" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:25 %select_ln239_2 = select i1 %icmp_ln239, i5 %xor_ln239_1, i5 %zext_ln239_1

]]></Node>
<StgValue><ssdm name="select_ln239_2"/></StgValue>
</operation>

<operation id="1249" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:26 %xor_ln239_2 = xor i5 %select_ln239, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_2"/></StgValue>
</operation>

<operation id="1250" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:27 %zext_ln239_4 = zext i5 %select_ln239_2

]]></Node>
<StgValue><ssdm name="zext_ln239_4"/></StgValue>
</operation>

<operation id="1251" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:28 %zext_ln239_5 = zext i5 %select_ln239_1

]]></Node>
<StgValue><ssdm name="zext_ln239_5"/></StgValue>
</operation>

<operation id="1252" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:29 %zext_ln239_6 = zext i5 %xor_ln239_2

]]></Node>
<StgValue><ssdm name="zext_ln239_6"/></StgValue>
</operation>

<operation id="1253" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:30 %shl_ln239 = shl i16 %zext_ln239_3, i16 %zext_ln239_4

]]></Node>
<StgValue><ssdm name="shl_ln239"/></StgValue>
</operation>

<operation id="1254" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge11:31 %tmp = partselect i16 @llvm.part.select.i16, i16 %shl_ln239, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1255" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge11:32 %select_ln239_3 = select i1 %icmp_ln239, i16 %tmp, i16 %shl_ln239

]]></Node>
<StgValue><ssdm name="select_ln239_3"/></StgValue>
</operation>

<operation id="1256" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:33 %shl_ln239_1 = shl i16 65535, i16 %zext_ln239_5

]]></Node>
<StgValue><ssdm name="shl_ln239_1"/></StgValue>
</operation>

<operation id="1257" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:34 %lshr_ln239 = lshr i16 65535, i16 %zext_ln239_6

]]></Node>
<StgValue><ssdm name="lshr_ln239"/></StgValue>
</operation>

<operation id="1258" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:35 %and_ln239 = and i16 %shl_ln239_1, i16 %lshr_ln239

]]></Node>
<StgValue><ssdm name="and_ln239"/></StgValue>
</operation>

<operation id="1259" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:36 %and_ln239_1 = and i16 %select_ln239_3, i16 %and_ln239

]]></Node>
<StgValue><ssdm name="and_ln239_1"/></StgValue>
</operation>

<operation id="1260" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge11:37 %specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_0_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln239"/></StgValue>
</operation>

<operation id="1261" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge11:40 %store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_0_data_addr_1, i16 %and_ln239_1, i2 %shl_ln239_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1262" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11:41 %win_buffer_1_data_addr_1 = getelementptr i16 %win_buffer_1_data, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="win_buffer_1_data_addr_1"/></StgValue>
</operation>

<operation id="1263" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:43 %zext_ln239_8 = zext i4 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln239_8"/></StgValue>
</operation>

<operation id="1264" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:44 %zext_ln239_9 = zext i4 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln239_9"/></StgValue>
</operation>

<operation id="1265" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge11:45 %zext_ln239_10 = zext i8 %data_vec_15

]]></Node>
<StgValue><ssdm name="zext_ln239_10"/></StgValue>
</operation>

<operation id="1266" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:46 %xor_ln239_3 = xor i5 %zext_ln239_8, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_3"/></StgValue>
</operation>

<operation id="1267" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:47 %select_ln239_4 = select i1 %icmp_ln239_1, i5 %zext_ln239_8, i5 %zext_ln239_9

]]></Node>
<StgValue><ssdm name="select_ln239_4"/></StgValue>
</operation>

<operation id="1268" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:48 %select_ln239_5 = select i1 %icmp_ln239_1, i5 %zext_ln239_9, i5 %zext_ln239_8

]]></Node>
<StgValue><ssdm name="select_ln239_5"/></StgValue>
</operation>

<operation id="1269" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:49 %select_ln239_6 = select i1 %icmp_ln239_1, i5 %xor_ln239_3, i5 %zext_ln239_8

]]></Node>
<StgValue><ssdm name="select_ln239_6"/></StgValue>
</operation>

<operation id="1270" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:50 %xor_ln239_4 = xor i5 %select_ln239_4, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_4"/></StgValue>
</operation>

<operation id="1271" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:51 %zext_ln239_11 = zext i5 %select_ln239_6

]]></Node>
<StgValue><ssdm name="zext_ln239_11"/></StgValue>
</operation>

<operation id="1272" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:52 %zext_ln239_12 = zext i5 %select_ln239_5

]]></Node>
<StgValue><ssdm name="zext_ln239_12"/></StgValue>
</operation>

<operation id="1273" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:53 %zext_ln239_13 = zext i5 %xor_ln239_4

]]></Node>
<StgValue><ssdm name="zext_ln239_13"/></StgValue>
</operation>

<operation id="1274" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:54 %shl_ln239_3 = shl i16 %zext_ln239_10, i16 %zext_ln239_11

]]></Node>
<StgValue><ssdm name="shl_ln239_3"/></StgValue>
</operation>

<operation id="1275" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge11:55 %tmp_4 = partselect i16 @llvm.part.select.i16, i16 %shl_ln239_3, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1276" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge11:56 %select_ln239_7 = select i1 %icmp_ln239_1, i16 %tmp_4, i16 %shl_ln239_3

]]></Node>
<StgValue><ssdm name="select_ln239_7"/></StgValue>
</operation>

<operation id="1277" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:57 %shl_ln239_4 = shl i16 65535, i16 %zext_ln239_12

]]></Node>
<StgValue><ssdm name="shl_ln239_4"/></StgValue>
</operation>

<operation id="1278" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:58 %lshr_ln239_1 = lshr i16 65535, i16 %zext_ln239_13

]]></Node>
<StgValue><ssdm name="lshr_ln239_1"/></StgValue>
</operation>

<operation id="1279" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:59 %and_ln239_2 = and i16 %shl_ln239_4, i16 %lshr_ln239_1

]]></Node>
<StgValue><ssdm name="and_ln239_2"/></StgValue>
</operation>

<operation id="1280" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:60 %and_ln239_3 = and i16 %select_ln239_7, i16 %and_ln239_2

]]></Node>
<StgValue><ssdm name="and_ln239_3"/></StgValue>
</operation>

<operation id="1281" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge11:61 %specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_1_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln239"/></StgValue>
</operation>

<operation id="1282" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge11:62 %store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_1_data_addr_1, i16 %and_ln239_3, i2 %shl_ln239_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1283" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11:63 %win_buffer_2_data_addr_1 = getelementptr i16 %win_buffer_2_data, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="win_buffer_2_data_addr_1"/></StgValue>
</operation>

<operation id="1284" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:65 %zext_ln239_14 = zext i4 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln239_14"/></StgValue>
</operation>

<operation id="1285" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:66 %zext_ln239_15 = zext i4 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln239_15"/></StgValue>
</operation>

<operation id="1286" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge11:67 %zext_ln239_16 = zext i8 %data_vec_13

]]></Node>
<StgValue><ssdm name="zext_ln239_16"/></StgValue>
</operation>

<operation id="1287" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:68 %xor_ln239_5 = xor i5 %zext_ln239_14, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_5"/></StgValue>
</operation>

<operation id="1288" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:69 %select_ln239_8 = select i1 %icmp_ln239_2, i5 %zext_ln239_14, i5 %zext_ln239_15

]]></Node>
<StgValue><ssdm name="select_ln239_8"/></StgValue>
</operation>

<operation id="1289" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:70 %select_ln239_9 = select i1 %icmp_ln239_2, i5 %zext_ln239_15, i5 %zext_ln239_14

]]></Node>
<StgValue><ssdm name="select_ln239_9"/></StgValue>
</operation>

<operation id="1290" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:71 %select_ln239_10 = select i1 %icmp_ln239_2, i5 %xor_ln239_5, i5 %zext_ln239_14

]]></Node>
<StgValue><ssdm name="select_ln239_10"/></StgValue>
</operation>

<operation id="1291" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:72 %xor_ln239_6 = xor i5 %select_ln239_8, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_6"/></StgValue>
</operation>

<operation id="1292" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:73 %zext_ln239_17 = zext i5 %select_ln239_10

]]></Node>
<StgValue><ssdm name="zext_ln239_17"/></StgValue>
</operation>

<operation id="1293" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:74 %zext_ln239_18 = zext i5 %select_ln239_9

]]></Node>
<StgValue><ssdm name="zext_ln239_18"/></StgValue>
</operation>

<operation id="1294" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:75 %zext_ln239_19 = zext i5 %xor_ln239_6

]]></Node>
<StgValue><ssdm name="zext_ln239_19"/></StgValue>
</operation>

<operation id="1295" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:76 %shl_ln239_5 = shl i16 %zext_ln239_16, i16 %zext_ln239_17

]]></Node>
<StgValue><ssdm name="shl_ln239_5"/></StgValue>
</operation>

<operation id="1296" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge11:77 %tmp_5 = partselect i16 @llvm.part.select.i16, i16 %shl_ln239_5, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1297" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge11:78 %select_ln239_11 = select i1 %icmp_ln239_2, i16 %tmp_5, i16 %shl_ln239_5

]]></Node>
<StgValue><ssdm name="select_ln239_11"/></StgValue>
</operation>

<operation id="1298" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:79 %shl_ln239_6 = shl i16 65535, i16 %zext_ln239_18

]]></Node>
<StgValue><ssdm name="shl_ln239_6"/></StgValue>
</operation>

<operation id="1299" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:80 %lshr_ln239_2 = lshr i16 65535, i16 %zext_ln239_19

]]></Node>
<StgValue><ssdm name="lshr_ln239_2"/></StgValue>
</operation>

<operation id="1300" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:81 %and_ln239_4 = and i16 %shl_ln239_6, i16 %lshr_ln239_2

]]></Node>
<StgValue><ssdm name="and_ln239_4"/></StgValue>
</operation>

<operation id="1301" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:82 %and_ln239_5 = and i16 %select_ln239_11, i16 %and_ln239_4

]]></Node>
<StgValue><ssdm name="and_ln239_5"/></StgValue>
</operation>

<operation id="1302" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge11:83 %specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_2_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln239"/></StgValue>
</operation>

<operation id="1303" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge11:84 %store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_2_data_addr_1, i16 %and_ln239_5, i2 %shl_ln239_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1304" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11:85 %win_buffer_3_data_addr_1 = getelementptr i16 %win_buffer_3_data, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="win_buffer_3_data_addr_1"/></StgValue>
</operation>

<operation id="1305" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:87 %zext_ln239_20 = zext i4 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln239_20"/></StgValue>
</operation>

<operation id="1306" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge11:88 %zext_ln239_21 = zext i4 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln239_21"/></StgValue>
</operation>

<operation id="1307" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge11:89 %zext_ln239_22 = zext i8 %data_vec_12

]]></Node>
<StgValue><ssdm name="zext_ln239_22"/></StgValue>
</operation>

<operation id="1308" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:90 %xor_ln239_7 = xor i5 %zext_ln239_20, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_7"/></StgValue>
</operation>

<operation id="1309" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:91 %select_ln239_12 = select i1 %icmp_ln239_3, i5 %zext_ln239_20, i5 %zext_ln239_21

]]></Node>
<StgValue><ssdm name="select_ln239_12"/></StgValue>
</operation>

<operation id="1310" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:92 %select_ln239_13 = select i1 %icmp_ln239_3, i5 %zext_ln239_21, i5 %zext_ln239_20

]]></Node>
<StgValue><ssdm name="select_ln239_13"/></StgValue>
</operation>

<operation id="1311" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge11:93 %select_ln239_14 = select i1 %icmp_ln239_3, i5 %xor_ln239_7, i5 %zext_ln239_20

]]></Node>
<StgValue><ssdm name="select_ln239_14"/></StgValue>
</operation>

<operation id="1312" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge11:94 %xor_ln239_8 = xor i5 %select_ln239_12, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln239_8"/></StgValue>
</operation>

<operation id="1313" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:95 %zext_ln239_23 = zext i5 %select_ln239_14

]]></Node>
<StgValue><ssdm name="zext_ln239_23"/></StgValue>
</operation>

<operation id="1314" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:96 %zext_ln239_24 = zext i5 %select_ln239_13

]]></Node>
<StgValue><ssdm name="zext_ln239_24"/></StgValue>
</operation>

<operation id="1315" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge11:97 %zext_ln239_25 = zext i5 %xor_ln239_8

]]></Node>
<StgValue><ssdm name="zext_ln239_25"/></StgValue>
</operation>

<operation id="1316" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:98 %shl_ln239_7 = shl i16 %zext_ln239_22, i16 %zext_ln239_23

]]></Node>
<StgValue><ssdm name="shl_ln239_7"/></StgValue>
</operation>

<operation id="1317" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge11:99 %tmp_6 = partselect i16 @llvm.part.select.i16, i16 %shl_ln239_7, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1318" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge11:100 %select_ln239_15 = select i1 %icmp_ln239_3, i16 %tmp_6, i16 %shl_ln239_7

]]></Node>
<StgValue><ssdm name="select_ln239_15"/></StgValue>
</operation>

<operation id="1319" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:101 %shl_ln239_8 = shl i16 65535, i16 %zext_ln239_24

]]></Node>
<StgValue><ssdm name="shl_ln239_8"/></StgValue>
</operation>

<operation id="1320" st_id="171" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:102 %lshr_ln239_3 = lshr i16 65535, i16 %zext_ln239_25

]]></Node>
<StgValue><ssdm name="lshr_ln239_3"/></StgValue>
</operation>

<operation id="1321" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:103 %and_ln239_6 = and i16 %shl_ln239_8, i16 %lshr_ln239_3

]]></Node>
<StgValue><ssdm name="and_ln239_6"/></StgValue>
</operation>

<operation id="1322" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:104 %and_ln239_7 = and i16 %select_ln239_15, i16 %and_ln239_6

]]></Node>
<StgValue><ssdm name="and_ln239_7"/></StgValue>
</operation>

<operation id="1323" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge11:105 %specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_3_data

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln239"/></StgValue>
</operation>

<operation id="1324" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge11:106 %store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_3_data_addr_1, i16 %and_ln239_7, i2 %shl_ln239_2

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="1325" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11:126 %br_ln255 = br void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1326" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge14:11 %zext_ln287_2 = zext i13 %add_ln287_2

]]></Node>
<StgValue><ssdm name="zext_ln287_2"/></StgValue>
</operation>

<operation id="1327" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:12 %win_buffer_0_data_addr_2 = getelementptr i16 %win_buffer_0_data, i64 0, i64 %zext_ln287_2

]]></Node>
<StgValue><ssdm name="win_buffer_0_data_addr_2"/></StgValue>
</operation>

<operation id="1328" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:13 %win_buffer_0_data_load = load i13 %win_buffer_0_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_0_data_load"/></StgValue>
</operation>

<operation id="1329" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:34 %win_buffer_1_data_addr_2 = getelementptr i16 %win_buffer_1_data, i64 0, i64 %zext_ln287_2

]]></Node>
<StgValue><ssdm name="win_buffer_1_data_addr_2"/></StgValue>
</operation>

<operation id="1330" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:35 %win_buffer_1_data_load = load i13 %win_buffer_1_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_1_data_load"/></StgValue>
</operation>

<operation id="1331" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:53 %win_buffer_2_data_addr_2 = getelementptr i16 %win_buffer_2_data, i64 0, i64 %zext_ln287_2

]]></Node>
<StgValue><ssdm name="win_buffer_2_data_addr_2"/></StgValue>
</operation>

<operation id="1332" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:54 %win_buffer_2_data_load = load i13 %win_buffer_2_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_2_data_load"/></StgValue>
</operation>

<operation id="1333" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge14:72 %win_buffer_3_data_addr_2 = getelementptr i16 %win_buffer_3_data, i64 0, i64 %zext_ln287_2

]]></Node>
<StgValue><ssdm name="win_buffer_3_data_addr_2"/></StgValue>
</operation>

<operation id="1334" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:73 %win_buffer_3_data_load = load i13 %win_buffer_3_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_3_data_load"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1335" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:13 %win_buffer_0_data_load = load i13 %win_buffer_0_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_0_data_load"/></StgValue>
</operation>

<operation id="1336" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14:20 %tmp_10 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_0_data_load, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1337" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:22 %xor_ln287 = xor i5 %zext_ln287_3, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln287"/></StgValue>
</operation>

<operation id="1338" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge14:25 %select_ln287_1 = select i1 %icmp_ln287, i16 %tmp_10, i16 %win_buffer_0_data_load

]]></Node>
<StgValue><ssdm name="select_ln287_1"/></StgValue>
</operation>

<operation id="1339" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:26 %select_ln287_2 = select i1 %icmp_ln287, i5 %xor_ln287, i5 %zext_ln287_3

]]></Node>
<StgValue><ssdm name="select_ln287_2"/></StgValue>
</operation>

<operation id="1340" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:28 %zext_ln287_5 = zext i5 %select_ln287_2

]]></Node>
<StgValue><ssdm name="zext_ln287_5"/></StgValue>
</operation>

<operation id="1341" st_id="173" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:30 %lshr_ln287 = lshr i16 %select_ln287_1, i16 %zext_ln287_5

]]></Node>
<StgValue><ssdm name="lshr_ln287"/></StgValue>
</operation>

<operation id="1342" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:35 %win_buffer_1_data_load = load i13 %win_buffer_1_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_1_data_load"/></StgValue>
</operation>

<operation id="1343" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14:39 %tmp_11 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_1_data_load, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1344" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:41 %xor_ln287_1 = xor i5 %zext_ln287_7, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln287_1"/></StgValue>
</operation>

<operation id="1345" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge14:44 %select_ln287_4 = select i1 %icmp_ln287_1, i16 %tmp_11, i16 %win_buffer_1_data_load

]]></Node>
<StgValue><ssdm name="select_ln287_4"/></StgValue>
</operation>

<operation id="1346" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:45 %select_ln287_5 = select i1 %icmp_ln287_1, i5 %xor_ln287_1, i5 %zext_ln287_7

]]></Node>
<StgValue><ssdm name="select_ln287_5"/></StgValue>
</operation>

<operation id="1347" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:47 %zext_ln287_9 = zext i5 %select_ln287_5

]]></Node>
<StgValue><ssdm name="zext_ln287_9"/></StgValue>
</operation>

<operation id="1348" st_id="173" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:49 %lshr_ln287_2 = lshr i16 %select_ln287_4, i16 %zext_ln287_9

]]></Node>
<StgValue><ssdm name="lshr_ln287_2"/></StgValue>
</operation>

<operation id="1349" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:54 %win_buffer_2_data_load = load i13 %win_buffer_2_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_2_data_load"/></StgValue>
</operation>

<operation id="1350" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14:58 %tmp_12 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_2_data_load, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1351" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:60 %xor_ln287_2 = xor i5 %zext_ln287_11, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln287_2"/></StgValue>
</operation>

<operation id="1352" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge14:63 %select_ln287_7 = select i1 %icmp_ln287_2, i16 %tmp_12, i16 %win_buffer_2_data_load

]]></Node>
<StgValue><ssdm name="select_ln287_7"/></StgValue>
</operation>

<operation id="1353" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:64 %select_ln287_8 = select i1 %icmp_ln287_2, i5 %xor_ln287_2, i5 %zext_ln287_11

]]></Node>
<StgValue><ssdm name="select_ln287_8"/></StgValue>
</operation>

<operation id="1354" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:66 %zext_ln287_13 = zext i5 %select_ln287_8

]]></Node>
<StgValue><ssdm name="zext_ln287_13"/></StgValue>
</operation>

<operation id="1355" st_id="173" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:68 %lshr_ln287_4 = lshr i16 %select_ln287_7, i16 %zext_ln287_13

]]></Node>
<StgValue><ssdm name="lshr_ln287_4"/></StgValue>
</operation>

<operation id="1356" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge14:73 %win_buffer_3_data_load = load i13 %win_buffer_3_data_addr_2

]]></Node>
<StgValue><ssdm name="win_buffer_3_data_load"/></StgValue>
</operation>

<operation id="1357" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14:77 %tmp_13 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_3_data_load, i32 15, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1358" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
<literal name="icmp_ln287_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge14:79 %xor_ln287_3 = xor i5 %zext_ln287_15, i5 15

]]></Node>
<StgValue><ssdm name="xor_ln287_3"/></StgValue>
</operation>

<operation id="1359" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge14:82 %select_ln287_10 = select i1 %icmp_ln287_3, i16 %tmp_13, i16 %win_buffer_3_data_load

]]></Node>
<StgValue><ssdm name="select_ln287_10"/></StgValue>
</operation>

<operation id="1360" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge14:83 %select_ln287_11 = select i1 %icmp_ln287_3, i5 %xor_ln287_3, i5 %zext_ln287_15

]]></Node>
<StgValue><ssdm name="select_ln287_11"/></StgValue>
</operation>

<operation id="1361" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:85 %zext_ln287_17 = zext i5 %select_ln287_11

]]></Node>
<StgValue><ssdm name="zext_ln287_17"/></StgValue>
</operation>

<operation id="1362" st_id="173" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:87 %lshr_ln287_6 = lshr i16 %select_ln287_10, i16 %zext_ln287_17

]]></Node>
<StgValue><ssdm name="lshr_ln287_6"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1363" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:29 %zext_ln287_6 = zext i5 %sub_ln287_2

]]></Node>
<StgValue><ssdm name="zext_ln287_6"/></StgValue>
</operation>

<operation id="1364" st_id="174" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:31 %lshr_ln287_1 = lshr i16 65535, i16 %zext_ln287_6

]]></Node>
<StgValue><ssdm name="lshr_ln287_1"/></StgValue>
</operation>

<operation id="1365" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:32 %and_ln287 = and i16 %lshr_ln287, i16 %lshr_ln287_1

]]></Node>
<StgValue><ssdm name="and_ln287"/></StgValue>
</operation>

<operation id="1366" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge14:33 %data_vec_16 = trunc i16 %and_ln287

]]></Node>
<StgValue><ssdm name="data_vec_16"/></StgValue>
</operation>

<operation id="1367" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:48 %zext_ln287_10 = zext i5 %sub_ln287_5

]]></Node>
<StgValue><ssdm name="zext_ln287_10"/></StgValue>
</operation>

<operation id="1368" st_id="174" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:50 %lshr_ln287_3 = lshr i16 65535, i16 %zext_ln287_10

]]></Node>
<StgValue><ssdm name="lshr_ln287_3"/></StgValue>
</operation>

<operation id="1369" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:51 %and_ln287_1 = and i16 %lshr_ln287_2, i16 %lshr_ln287_3

]]></Node>
<StgValue><ssdm name="and_ln287_1"/></StgValue>
</operation>

<operation id="1370" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge14:52 %data_vec_17 = trunc i16 %and_ln287_1

]]></Node>
<StgValue><ssdm name="data_vec_17"/></StgValue>
</operation>

<operation id="1371" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:67 %zext_ln287_14 = zext i5 %sub_ln287_8

]]></Node>
<StgValue><ssdm name="zext_ln287_14"/></StgValue>
</operation>

<operation id="1372" st_id="174" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:69 %lshr_ln287_5 = lshr i16 65535, i16 %zext_ln287_14

]]></Node>
<StgValue><ssdm name="lshr_ln287_5"/></StgValue>
</operation>

<operation id="1373" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:70 %and_ln287_2 = and i16 %lshr_ln287_4, i16 %lshr_ln287_5

]]></Node>
<StgValue><ssdm name="and_ln287_2"/></StgValue>
</operation>

<operation id="1374" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge14:71 %data_vec_18 = trunc i16 %and_ln287_2

]]></Node>
<StgValue><ssdm name="data_vec_18"/></StgValue>
</operation>

<operation id="1375" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge14:86 %zext_ln287_18 = zext i5 %sub_ln287_11

]]></Node>
<StgValue><ssdm name="zext_ln287_18"/></StgValue>
</operation>

<operation id="1376" st_id="174" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:88 %lshr_ln287_7 = lshr i16 65535, i16 %zext_ln287_18

]]></Node>
<StgValue><ssdm name="lshr_ln287_7"/></StgValue>
</operation>

<operation id="1377" st_id="174" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge14:89 %and_ln287_3 = and i16 %lshr_ln287_6, i16 %lshr_ln287_7

]]></Node>
<StgValue><ssdm name="and_ln287_3"/></StgValue>
</operation>

<operation id="1378" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge14:90 %data_vec_19 = trunc i16 %and_ln287_3

]]></Node>
<StgValue><ssdm name="data_vec_19"/></StgValue>
</operation>

<operation id="1379" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
._crit_edge14:91 %p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %data_vec_19, i8 %data_vec_18, i8 %data_vec_17, i8 %data_vec_16, i8 %data_vec_19, i8 %data_vec_18, i8 %data_vec_17, i8 %data_vec_16

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="1380" st_id="174" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
._crit_edge14:92 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %p_Result_1, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="1381" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
._crit_edge14:114 %p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %weight_ch_vec_7, i8 %weight_ch_vec_6, i8 %weight_ch_vec_5, i8 %weight_ch_vec_4, i8 %weight_ch_vec_3, i8 %weight_ch_vec_2, i8 %weight_ch_vec_1, i8 %weight_ch_vec

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1382" st_id="174" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
._crit_edge14:115 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %weight_out_V_data_V, i8 %weight_out_V_keep_V, i8 %weight_out_V_strb_V, i1 %weight_out_V_last_V, i64 %p_Result_2, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1383" st_id="175" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
._crit_edge14:92 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %p_Result_1, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="1384" st_id="175" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
._crit_edge14:115 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %weight_out_V_data_V, i8 %weight_out_V_keep_V, i8 %weight_out_V_strb_V, i1 %weight_out_V_last_V, i64 %p_Result_2, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1385" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln394 = ret

]]></Node>
<StgValue><ssdm name="ret_ln394"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
