(S (PP (IN On) (NP (JJ modern) (NNS architectures))) (, ,) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (NML (CD 32) (HYPH -) (NN bit)) (NNS operations)))) (VP (VBZ is) (ADVP (RB often)) (PP (ADVP (ADVP (IN at) (RBS least) (RB twice)) (ADVP (RB as) (RB fast))) (IN as) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (NML (CD 64) (HYPH -) (NN bit)) (NNS operations)))))) (. .))
(S (PP (IN By) (S (VP (VBG using) (NP (NP (DT a) (NN combination)) (PP (IN of) (NP (NML (NML (CD 32) (HYPH -) (NN bit)) (CC and) (NML (CD 64) (HYPH -) (NN bit))) (JJ floating) (NN point) (NN arithmetic))))))) (, ,) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (JJ many) (ADJP (JJ dense) (CC and) (JJ sparse)) (JJ linear) (NN algebra) (NNS algorithms)))) (VP (MD can) (VP (VB be) (ADJP (RB significantly) (VBN enhanced) (PP (IN while) (S (VP (VBG maintaining) (NP (NP (DT the) (NML (CD 64) (HYPH -) (NN bit)) (NN accuracy)) (PP (IN of) (NP (DT the) (VBG resulting) (NN solution)))))))))) (. .))
(S (NP (NP (DT The) (NN approach)) (VP (VBN presented) (ADVP (RB here)))) (VP (MD can) (VP (VB apply) (PP (CONJP (RB not) (RB only)) (PP (IN to) (NP (JJ conventional) (NNS processors))) (CONJP (CC but) (RB also)) (PP (IN to) (NP (NP (JJ other) (NNS technologies)) (PP (JJ such) (IN as) (NP (NP (NP (NN Field) (JJ Programmable) (NN Gate) (NNS Arrays)) (-LRB- -LRB-) (NP (NN FPGA)) (-RRB- -RRB-)) (, ,) (NP (JJ Graphical) (NML (NNP Processing) (NNP Units)) (PRN (-LRB- -LRB-) (NP (NNP GPU)) (-RRB- -RRB-))) (, ,) (CC and) (NP (DT the) (NML (NNP STI) (NNP Cell)))))))) (S (VP (VB BE) (NP (NN processor)))))) (. .))
(S (NP (NP (NNS Results)) (PP (IN on) (NP (NP (JJ modern) (NN processor) (NNS architectures)) (CC and) (NP (DT the) (NNP STI) (NNP Cell)))) (S (VP (VB BE)))) (VP (VBP are) (VP (VBN presented))) (. .))
