unsigned char F_1 ( int V_1 )\r\n{\r\nreturn F_2 ( V_1 + V_2 ) ;\r\n}\r\nvoid F_3 ( unsigned char V_3 , int V_1 )\r\n{\r\nF_4 ( ( V_3 ) , V_1 + V_2 ) ;\r\n}\r\nstatic T_1 F_5 ( int V_4 , void * V_5 )\r\n{\r\nint V_6 ;\r\nV_6 = F_1 ( 0x0B89 ) ;\r\nF_3 ( V_6 , 0x0B89 ) ;\r\nif ( V_6 & 0x08 )\r\n{\r\nF_6 ( V_6 , 1 ) ;\r\nV_6 &= ~ 0x08 ;\r\n}\r\nif ( V_6 & 0x10 )\r\n{\r\nF_7 () ;\r\nV_6 &= ~ 0x10 ;\r\n}\r\nreturn V_7 ;\r\n}\r\nint F_8 ( int V_8 )\r\n{\r\nif ( ! V_8 )\r\nreturn 0 ;\r\nV_9 |= V_8 ;\r\nF_3 ( V_9 , 0x0B8B ) ;\r\nreturn 0 ;\r\n}\r\nint F_9 ( int V_8 )\r\n{\r\nif ( ! V_8 )\r\nreturn 0 ;\r\nV_9 &= ~ V_8 ;\r\nF_3 ( V_9 , 0x0B8B ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_10 ( struct V_10 * V_11 )\r\n{\r\nchar V_12 = 1 ;\r\nunsigned V_13 ;\r\nV_14 = V_11 -> V_4 ;\r\nF_3 ( 0x00 , 0x0B8B ) ;\r\nF_3 ( 0x36 , 0x138B ) ;\r\nF_3 ( 0x36 , 0x1388 ) ;\r\nF_3 ( 0 , 0x1388 ) ;\r\nF_3 ( 0x74 , 0x138B ) ;\r\nF_3 ( 0x74 , 0x1389 ) ;\r\nF_3 ( 0 , 0x1389 ) ;\r\nF_3 ( 0x80 | 0x40 | 0x20 | 1 , 0x0B8A ) ;\r\nF_3 ( 0x80 | 0x20 | 0x10 | 0x08 | 0x01 , 0xF8A ) ;\r\nF_3 ( 0x01 | 0x02 | 0x04 | 0x10 , 0xB88 ) ;\r\nF_3 ( 0x80 | ( V_15 ? 0x40 : 0 ) , 0xF388 ) ;\r\nif ( V_14 < 0 || V_14 > 15 )\r\n{\r\nF_11 ( V_16 L_1 , V_14 ) ;\r\nV_11 -> V_4 = - 1 ;\r\nV_12 = 0 ;\r\n}\r\nelse\r\n{\r\nV_13 = F_1 ( 0xF38A ) ;\r\nV_13 = ( V_13 & 0xf0 ) | V_17 [ V_14 ] ;\r\nF_3 ( V_13 , 0xF38A ) ;\r\nif ( ! V_17 [ V_14 ] )\r\n{\r\nF_11 ( V_16 L_1 , V_14 ) ;\r\nV_11 -> V_4 = - 1 ;\r\nV_12 = 0 ;\r\n}\r\nelse\r\n{\r\nif ( F_12 ( V_14 , F_5 , 0 , L_2 , V_11 ) < 0 ) {\r\nF_11 ( V_16 L_3 , V_14 ) ;\r\nV_11 -> V_4 = - 1 ;\r\nV_12 = 0 ;\r\n}\r\n}\r\n}\r\nif ( V_11 -> V_18 < 0 || V_11 -> V_18 > 7 )\r\n{\r\nF_11 ( V_16 L_4 , V_11 -> V_18 ) ;\r\nV_11 -> V_18 = - 1 ;\r\nV_12 = 0 ;\r\n}\r\nelse\r\n{\r\nF_3 ( V_19 [ V_11 -> V_18 ] , 0xF389 ) ;\r\nif ( ! V_19 [ V_11 -> V_18 ] )\r\n{\r\nF_11 ( V_16 L_4 , V_11 -> V_18 ) ;\r\nV_11 -> V_18 = - 1 ;\r\nV_12 = 0 ;\r\n}\r\nelse\r\n{\r\nif ( F_13 ( V_11 -> V_18 , L_2 ) )\r\n{\r\nF_11 ( V_16 L_5 ) ;\r\nV_11 -> V_18 = - 1 ;\r\nV_12 = 0 ;\r\n}\r\n}\r\n}\r\nif( V_20 )\r\n{\r\nF_4 ( ( 0x05 ) , 0xa8 ) ;\r\nF_4 ( ( 0x60 ) , 0xa9 ) ;\r\n}\r\nif( V_21 )\r\nF_3 ( 0x01 | 0x10 | 0x20 | 0x04 , 0x8388 ) ;\r\nelse\r\nF_3 ( 0x01 | 0x10 | 0x20 , 0x8388 ) ;\r\nF_3 ( 0x18 , 0x838A ) ;\r\nF_3 ( 0x20 | 0x01 , 0x0B8A ) ;\r\nF_3 ( 8 , 0xBF8A ) ;\r\nF_14 ( 0x80 | 5 , 0x078B ) ;\r\nF_14 ( 5 , 0x078B ) ;\r\n{\r\nstruct V_10 * V_22 ;\r\nV_22 = & V_23 ;\r\nif ( V_22 -> V_24 )\r\n{\r\nunsigned char V_25 ;\r\nF_3 ( 0x02 , 0xF788 ) ;\r\nF_3 ( ( V_22 -> V_24 >> 4 ) & 0x0f , 0xF789 ) ;\r\nV_26 = V_22 -> V_24 ;\r\nif ( ! V_27 [ V_22 -> V_18 ] )\r\nF_11 ( V_16 L_6 , V_22 -> V_18 ) ;\r\nif ( ! V_28 [ V_22 -> V_4 ] )\r\nF_11 ( V_16 L_7 , V_22 -> V_4 ) ;\r\nV_25 = V_27 [ V_22 -> V_18 ] |\r\nV_28 [ V_22 -> V_4 ] ;\r\nF_3 ( V_25 , 0xFB8A ) ;\r\n}\r\nelse\r\nF_3 ( 0x00 , 0xF788 ) ;\r\n}\r\nif ( ! V_12 )\r\nF_11 ( V_29 L_8 ) ;\r\nreturn V_12 ;\r\n}\r\nstatic int T_2 F_15 ( struct V_10 * V_11 )\r\n{\r\nunsigned char V_30 , V_31 ;\r\nF_4 ( ( 0xBC ) , 0x9A01 ) ;\r\nF_4 ( ( V_11 -> V_24 >> 2 ) , 0x9A01 ) ;\r\nV_2 = V_11 -> V_24 - 0x388 ;\r\nF_3 ( 1 , 0xBF88 ) ;\r\nV_30 = F_1 ( 0x0B8B ) ;\r\nif ( V_30 == 0xff )\r\nreturn 0 ;\r\nV_31 = V_30 ^ 0xe0 ;\r\nF_3 ( V_31 , 0x0B8B ) ;\r\nV_31 = F_1 ( 0x0B8B ) ;\r\nF_3 ( V_30 , 0x0B8B ) ;\r\nif ( V_30 != V_31 )\r\nreturn 0 ;\r\nV_32 = F_1 ( 0xFF88 ) ;\r\nreturn V_32 ;\r\n}\r\nstatic void T_2 F_16 ( struct V_10 * V_11 )\r\n{\r\nV_14 = V_11 -> V_4 ;\r\nif ( F_15 ( V_11 ) )\r\n{\r\nif ( ( V_32 = F_1 ( 0xFF88 ) ) )\r\n{\r\nchar V_33 [ 100 ] ;\r\nsprintf ( V_33 ,\r\nL_9 , V_34 [ ( int ) V_32 ] ,\r\nF_1 ( 0x2789 ) ) ;\r\nF_17 ( V_33 , V_11 ) ;\r\n}\r\nif ( F_10 ( V_11 ) )\r\n{\r\nF_18 ( V_11 ) ;\r\nF_19 () ;\r\nF_20 () ;\r\n}\r\n}\r\n}\r\nstatic inline int T_2 F_21 ( struct V_10 * V_11 )\r\n{\r\nreturn F_15 ( V_11 ) ;\r\n}\r\nstatic void T_3 F_22 ( struct V_10 * V_11 )\r\n{\r\nextern int V_35 ;\r\nextern int V_36 ;\r\nif ( V_11 -> V_18 > 0 )\r\nF_23 ( V_11 -> V_18 ) ;\r\nif ( V_11 -> V_4 > 0 )\r\nF_24 ( V_11 -> V_4 , V_11 ) ;\r\nif( V_35 != - 1 )\r\nF_25 ( V_37 [ V_35 ] -> V_38 ) ;\r\nif( V_36 != - 1 )\r\nF_26 ( V_36 ) ;\r\nif( V_35 != - 1 )\r\nF_27 ( V_35 ) ;\r\n}\r\nstatic int T_2 F_28 ( void )\r\n{\r\nF_11 ( V_39 L_10 ) ;\r\nV_40 . V_24 = V_41 ;\r\nV_40 . V_4 = V_4 ;\r\nV_40 . V_18 = V_18 ;\r\nV_40 . V_42 = V_43 ;\r\nV_23 . V_24 = V_44 ;\r\nV_23 . V_4 = V_45 ;\r\nV_23 . V_18 = V_46 ;\r\nV_23 . V_42 = V_47 ;\r\nif ( V_40 . V_24 == - 1 || V_40 . V_18 == - 1 || V_40 . V_4 == - 1 ) {\r\nF_11 ( V_39 L_11 ) ;\r\nreturn - V_48 ;\r\n}\r\nif ( ! F_21 ( & V_40 ) )\r\nreturn - V_49 ;\r\nF_16 ( & V_40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_29 ( void )\r\n{\r\nF_22 ( & V_40 ) ;\r\n}\r\nstatic int T_2 F_30 ( char * V_50 )\r\n{\r\nint V_51 [ 9 ] ;\r\nV_50 = F_31 ( V_50 , F_32 ( V_51 ) , V_51 ) ;\r\nV_41 = V_51 [ 1 ] ;\r\nV_4 = V_51 [ 2 ] ;\r\nV_18 = V_51 [ 3 ] ;\r\nV_43 = V_51 [ 4 ] ;\r\nV_44 = V_51 [ 5 ] ;\r\nV_45 = V_51 [ 6 ] ;\r\nV_46 = V_51 [ 7 ] ;\r\nV_47 = V_51 [ 8 ] ;\r\nreturn 1 ;\r\n}
