--------------------------------------------------------------------------------
-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: O.40d
--  \   \         Application: netgen
--  /   /         Filename: ila_pro_0.vhd
-- /___/   /\     Timestamp: Fri May 08 16:18:18 2015
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl D:/Work/FPGA/VLSI/gate2/_ngo/cs_ila_pro_0/tmp/_cg/ila_pro_0.ngc D:/Work/FPGA/VLSI/gate2/_ngo/cs_ila_pro_0/tmp/_cg/ila_pro_0.vhd 
-- Device	: xc6slx16-csg324-2
-- Input file	: D:/Work/FPGA/VLSI/gate2/_ngo/cs_ila_pro_0/tmp/_cg/ila_pro_0.ngc
-- Output file	: D:/Work/FPGA/VLSI/gate2/_ngo/cs_ila_pro_0/tmp/_cg/ila_pro_0.vhd
-- # of Entities	: 1
-- Design Name	: ila_pro_0
-- Xilinx	: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ila_pro_0 is
  port (
    CLK : in STD_LOGIC := 'X'; 
    TRIG0 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    CONTROL : inout STD_LOGIC_VECTOR ( 35 downto 0 ) 
  );
end ila_pro_0;

architecture STRUCTURE of ila_pro_0 is
  signal N1 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_rst : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_iDOUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_iDOUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_iTRIGGER : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_iTRIGGER : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_iCAPTURE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_OUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_SEQ_OUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_DOUT_tmp : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_dout_tmp : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_trigCondIn : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_trigCondOut : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iTRIGGER : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iCAPTURE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iSTAT_DOUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iARM : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iCAP_WR_EN : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iCAP_TRIGGER_OUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iCAP_DONE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_iDATA_DOUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_0_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_1_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_2_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_3_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_4_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_5_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_6_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_7_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_0_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_1_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_2_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_3_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_4_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_5_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_6_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_7_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_3_445 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_4_446 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_DSL1_din_latched : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iCLR : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DIRTY_dstat : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DSTAT_load : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_TDO_next : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_ACTRESET_pulse : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DIRTY_D1 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DIRTY_SEL : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DIRTY_D0 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_NS_load : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_ACT_dstat : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_EXTCAP_READY_dstat : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_FULL_dstat : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_TRIGGER_dstat : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_ARM_dstat : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_CAP_RESET_dly1 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly3 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly2 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly1 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_PRE_RESET1 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_PRE_RESET0 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_HALT_pulse : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_POR : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iCLR : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT_dly_2_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT_dly_0_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_din_latched : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iCLR : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_4_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_2_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_1_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_0_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_din_latched : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q31 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_MUX : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q31 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q31 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX8 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX8 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iTRIGGER_IN : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iTRIGGER_OUT : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iCAP_WR_EN : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_CE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_CE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_CE : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_CMP_RESET : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_Q : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O2 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O21_763 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O22_764 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O23_765 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O24_766 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O1 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O11_768 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O12_769 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O13_770 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O14_771 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O15_772 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O16_773 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O17_774 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O18_775 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O19_776 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O110_777 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O111_778 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O112_779 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O113_780 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O114_781 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O115_782 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O117 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O120 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O121_785 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O122_786 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O123_787 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_FULL_glue_set_789 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_TRIGGER_glue_set_790 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_STAT_U_ARM_glue_set_791 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_SRL_Q_O : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_N1 : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_GAND_CI_I : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_4_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_0_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_1_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_2_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_3_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_0_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_0_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_1_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_1_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_2_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_2_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_3_Q : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1 : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1 : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1 : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_I_NMU_EQ1_U_iDOUT_I_YESLUT6_U_SRLC16E_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_CAP_B_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_15_SI_CFG_I_YESLUT6_U_SRLC16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_I_NO_D_U_ILA_U_STAT_U_DSR_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_WHCMPCE_I_YESLUT6_U_SRL32_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOPADOP_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOPBDOP_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOPBDOP_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_0_UNCONNECTED : STD_LOGIC;
 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_iCFG_DATA : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_I_NO_D_U_ILA_iDATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_I_NO_D_U_ILA_iRESET : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_I_NO_D_U_ILA_iCAP_WR_ADDR : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_iCAP_STATE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_iTRIG_IN : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_iDOUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDIN : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDOUT_dly : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_iSTAT : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_STATE_dstat : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_NS_dstat : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_RST_iRESET : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDIN : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDIN : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q31 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX7 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q31 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX7 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec : STD_LOGIC_VECTOR ( 16 downto 1 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  XST_VCC : VCC
    port map (
      P => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set
    );
  XST_GND : GND
    port map (
      G => N1
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_rst : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      I1 => CONTROL(14),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_rst
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_I_WIDTH_4_u_tc : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(0),
      I1 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(1),
      I2 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(2),
      I3 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(3),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_I_NMU_EQ1_U_iDOUT_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      CE => CONTROL(8),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iCFG_DATA(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_iDOUT,
      Q15 => 
NLW_U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_I_NMU_EQ1_U_iDOUT_I_YESLUT6_U_SRLC16E_Q15_UNCONNECTED
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_I_NMU_EQ1_U_iDOUT_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      CE => CONTROL(8),
      CLK => CONTROL(0),
      D => CONTROL(1),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_iDOUT,
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iCFG_DATA(0)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_CAP_B : LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iCAPTURE,
      O => NLW_U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_CAP_B_O_UNCONNECTED
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_U_T1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_OUT,
      I1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_SEQ_OUT,
      O => U0_I_NO_D_U_ILA_U_TRIG_trigCondOut
    );
  U0_I_NO_D_U_ILA_U_DOUT : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iSTAT_DOUT,
      I1 => U0_I_NO_D_U_ILA_iDATA_DOUT,
      I2 => CONTROL(6),
      O => CONTROL(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_DLY_G_REG_BIT_3_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(3),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_DLY_G_REG_BIT_2_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(2),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_DLY_G_REG_BIT_1_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(1),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_DLY_G_REG_BIT_0_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(0),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(0)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_I_OUTREG_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_iDOUT,
      R => U0_I_NO_D_U_ILA_iRESET(3),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_iTRIGGER
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_I_OUTREG_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TCL_iDOUT,
      R => U0_I_NO_D_U_ILA_iRESET(3),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_iTRIGGER
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_I_SRLT_NE_1_I_NMU_1_TO_4_U_TRIGQ : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_STORAGE_QUAL_iTRIGGER,
      R => U0_I_NO_D_U_ILA_iRESET(4),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iCAPTURE
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_I_SRLT_NE_1_I_NMU_1_TO_4_U_TRIGQ : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_NEQ2_U_TC_EQUATION_iTRIGGER,
      R => U0_I_NO_D_U_ILA_iRESET(4),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_OUT
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_STORAGE_QUAL_U_CAP_DLY : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iCAPTURE,
      R => U0_I_NO_D_U_ILA_iRESET(3),
      Q => U0_I_NO_D_U_ILA_iCAPTURE
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_I_MC_NO_U_NO_MC_REG : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_dout_tmp,
      S => U0_I_NO_D_U_ILA_iRESET(2),
      Q => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn
    );
  U0_I_NO_D_U_ILA_U_TRIG_F_NO_TCMC_U_FDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_trigCondOut,
      R => U0_I_NO_D_U_ILA_iRESET(5),
      Q => U0_I_NO_D_U_ILA_iTRIGGER
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_7_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(7),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(7)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_6_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(6),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(6)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_5_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(5),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(5)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_4_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(4),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(4)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_3_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(3),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(3)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_2_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(2),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(2)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_1_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(1),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(1)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_0_I_SRLT_NE_0_DLY9 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => N1,
      CLK => CLK,
      D => U0_iTRIG_IN(0),
      Q => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(0)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_7_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(7),
      Q => U0_I_NO_D_U_ILA_iDATA(7)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_6_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(6),
      Q => U0_I_NO_D_U_ILA_iDATA(6)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_5_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(5),
      Q => U0_I_NO_D_U_ILA_iDATA(5)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_4_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(4),
      Q => U0_I_NO_D_U_ILA_iDATA(4)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_3_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(3),
      Q => U0_I_NO_D_U_ILA_iDATA(3)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_2_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(2),
      Q => U0_I_NO_D_U_ILA_iDATA(2)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_1_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(1),
      Q => U0_I_NO_D_U_ILA_iDATA(1)
    );
  U0_I_NO_D_U_ILA_I_DQ_U_DQQ_DLY_9_DLY_9_GEN_0_I_SRLT_NE_0_FF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_I_DQ_U_DQQ_temp(0),
      Q => U0_I_NO_D_U_ILA_iDATA(0)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_S0_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(0),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => CONTROL(1),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(0),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(0)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_1_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(0),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(1),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(1),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(1)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_2_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(1),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(2),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(1),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(2),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(2)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_3_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(2),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(3),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(2),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(3),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(3)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_4_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(3),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(4),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(3),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(4),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(4)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_5_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(4),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(5),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(4),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(5),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(5)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_6_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(5),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(6),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(5),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(6),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(6)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_7_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(6),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(7),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(6),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(7),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(7)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_8_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(7),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(8),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(7),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(8),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(8)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_9_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(8),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(9),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(8),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(9),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(9)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_10_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(9),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(10),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(9),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(10),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(10)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_11_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(10),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(11),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(10),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(11),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(11)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_12_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(11),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(12),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(11),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(12),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(12)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_13_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(12),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(13),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(12),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(13),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(13)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_14_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(13),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(14),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(13),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(14),
      Q15 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(14)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_15_SI_CFG_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(14),
      A2 => U0_I_NO_D_U_ILA_U_TRIG_trigCondIn,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(15),
      CE => CONTROL(19),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_cfg(14),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(15),
      Q15 => NLW_U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_15_SI_CFG_I_YESLUT6_U_SRLC16E_Q15_UNCONNECTED
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_RESET1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_SEQ_OUT,
      I1 => U0_I_NO_D_U_ILA_iRESET(4),
      O => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(1)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_RESET0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_SEQ_OUT,
      I1 => U0_I_NO_D_U_ILA_iRESET(3),
      O => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_FINAL_FDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(15),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(1),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_iTRIGGER_SEQ_OUT
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_15_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(15),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(15)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_14_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(14),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(14)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_13_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(13),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(13)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_12_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(12),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(12)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_11_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(11),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(11)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_10_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(10),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(10)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_9_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(9),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(9)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_8_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(8),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(8)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_7_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(7),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(7)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_6_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(6),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(6)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_5_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(5),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(5)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_4_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(4),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(4)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_3_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(3),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(3)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_2_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(2),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(2)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_STATES_1_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(1),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(1)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_U_SRL_U_FDR0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_and_out(0),
      R => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TC_I_TSEQ_EQ1_I_TSEQ_SIMPLE_state(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL1_U_CLEAR : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDOUT_dly(1),
      I1 => CONTROL(5),
      O => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iCLR
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_0_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_1_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"D102"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_2_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"2100"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(2)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_3_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"7610"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(3)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_4_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"F000"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(4)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_5_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"003F"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(5)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_6_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(6)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_7_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"00F5"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(7)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_8_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"FFF0"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(8)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_9_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"110F"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(9)
    );
  U0_I_NO_D_U_ILA_U_STAT_F_SSTAT_10_I_STAT_U_STAT : LUT4
    generic map(
      INIT => X"0070"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTAT(10)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STATCMD_n : INV
    port map (
      I => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE,
      O => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSR : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly3,
      I1 => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly2,
      O => NLW_U0_I_NO_D_U_ILA_U_STAT_U_DSR_O_UNCONNECTED
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly3,
      I1 => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly2,
      O => U0_I_NO_D_U_ILA_U_STAT_DSTAT_load
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STATCMD : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => CONTROL(4),
      I1 => CONTROL(5),
      O => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE
    );
  U0_I_NO_D_U_ILA_U_STAT_U_NSL : LUT4
    generic map(
      INIT => X"0F22"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly3,
      I1 => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly2,
      I2 => U0_I_NO_D_U_ILA_U_STAT_CAP_RESET_dly1,
      I3 => U0_I_NO_D_U_ILA_iRESET(0),
      O => U0_I_NO_D_U_ILA_U_STAT_NS_load
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_3 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(4),
      I1 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(5),
      I2 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(7),
      I3 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(6),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      O => U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_3_445
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_4 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(0),
      I1 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(1),
      I2 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(3),
      I3 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(2),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      O => U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_4_446
    );
  U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_U_DOUT0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => CONTROL(5),
      Q => U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_iDOUT(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_U_DOUT1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_iDOUT(0),
      Q => U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_iDOUT(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_I_H2L_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_iDOUT(1),
      R => U0_I_NO_D_U_ILA_U_STAT_U_RESET_EDGE_iDOUT(0),
      Q => U0_I_NO_D_U_ILA_U_STAT_ACTRESET_pulse
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL1_U_TFDRE : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(5),
      CLR => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iCLR,
      D => CONTROL(5),
      Q => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_din_latched
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL1_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDIN(0),
      R => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDIN(1),
      Q => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly1
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL1_U_RFDRE : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly1,
      CLR => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iCLR,
      D => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly1,
      Q => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDOUT_dly(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL1_U_GEN_DELAY_1_U_FD : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDOUT_dly(0),
      Q => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDOUT_dly(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_TDO : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_TDO_next,
      Q => U0_I_NO_D_U_ILA_iSTAT_DOUT
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DIRTY_LDC : LDC
    generic map(
      INIT => '0'
    )
    port map (
      CLR => U0_I_NO_D_U_ILA_iARM,
      D => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      G => CONTROL(13),
      Q => U0_I_NO_D_U_ILA_U_STAT_DIRTY_SEL
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STATE0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_DSTAT_load,
      D => U0_I_NO_D_U_ILA_iCAP_STATE(0),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_STATE_dstat(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STATE1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_DSTAT_load,
      D => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_STATE_dstat(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_0_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(0),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_1_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(1),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_2_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(2),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(2)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_3_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(3),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(3)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_4_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(4),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(4)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_5_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(5),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(5)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_6_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(6),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(6)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_7_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(7),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(7)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_8_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(8),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(8)
    );
  U0_I_NO_D_U_ILA_U_STAT_G_NS_9_U_NSQ : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_NS_load,
      D => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(9),
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(9)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_CR : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_STAT_CAP_RESET_dly1
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly2,
      Q => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly3
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly1,
      Q => U0_I_NO_D_U_ILA_U_STAT_DSTAT_en_dly2
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_0_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(0),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_0_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(0),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_1_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(1),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(1),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_1_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(1),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(1),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(2)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_2_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(2),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(2),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(2)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_2_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(2),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(2),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(3)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_3_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(3),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(3),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(3)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_3_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(3),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(3),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(4)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_4_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(4),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(4),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(4)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_4_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(4),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(4),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(5)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_5_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(5),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(5),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(5)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_5_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(5),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(5),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(6)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_6_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(6),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(6),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(6)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_6_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(6),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(6),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(7)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_7_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(7),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(7),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(7)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_7_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(7),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(7),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(8)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_8_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(8),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(8),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(8)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_8_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(8),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(8),
      LO => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(9)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_9_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_CI(9),
      LI => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(9),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(9)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_0_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_1_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_2_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(2)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_3_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(3)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_4_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(4)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_5_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(5)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_6_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(6),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(6)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_7_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(7),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(7)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_8_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(8),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(8)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_9_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(9),
      O => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_S(9)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_0_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(0),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_1_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(1),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_2_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(2),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_3_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(3),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_4_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(4),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_5_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(5),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_6_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(6),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(6)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_7_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(7),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(7)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_8_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(8),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(8)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_G_9_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_STAT_U_STAT_CNT_D(9),
      R => U0_I_NO_D_U_ILA_U_STAT_iSTATCMD_CE_n,
      Q => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(9)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_0_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(0),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(0)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_0_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(0),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_1_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(1),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(1),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_1_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(1),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(1),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_2_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(2),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(2),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_2_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(2),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(2),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_3_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(3),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(3),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_3_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(3),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(3),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(4)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_4_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(4),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(4),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(4)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_4_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(4),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(4),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(5)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_5_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(5),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(5),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(5)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_5_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(5),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(5),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(6)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_6_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(6),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(6),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(6)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_6_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(6),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(6),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(7)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_7_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(7),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(7),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(7)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_7_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(7),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(7),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(8)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_8_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(8),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(8),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(8)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_8_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(8),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(8),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(9)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_9_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_CI(9),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(9),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(9)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_0_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(0),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(0)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_1_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(1),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_2_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(2),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_3_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(3),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_4_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(4),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(4)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_5_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(5),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(5)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_6_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(6),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(6)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_7_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(7),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(7)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_8_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(8),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(8)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_9_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(9),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_S(9)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_0_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(0),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(0)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_1_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(1),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_2_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(2),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_3_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(3),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_4_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(4),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(4)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_5_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(5),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(5)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_6_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(6),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(6)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_7_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(7),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(7)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_8_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(8),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(8)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_G_9_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_en,
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_ROW_ADDR_D(9),
      R => CONTROL(14),
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(9)
    );
  U0_I_NO_D_U_ILA_U_RST_U_RST0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iARM,
      I1 => U0_I_NO_D_U_ILA_iRESET(0),
      O => U0_I_NO_D_U_ILA_U_RST_iRESET(0)
    );
  U0_I_NO_D_U_ILA_U_RST_U_PRST1 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_RST_HALT_pulse,
      I1 => U0_I_NO_D_U_ILA_U_RST_POR,
      I2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      O => U0_I_NO_D_U_ILA_U_RST_PRE_RESET1
    );
  U0_I_NO_D_U_ILA_U_RST_U_PRST0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N1,
      I1 => U0_I_NO_D_U_ILA_iCAP_DONE,
      I2 => N1,
      I3 => U0_I_NO_D_U_ILA_U_RST_PRE_RESET1,
      O => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_7_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_iRESET(6),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(7)
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_6_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_iRESET(5),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(6)
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_5_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_iRESET(4),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(5)
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_4_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_iRESET(3),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(4)
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_3_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_iRESET(2),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(3)
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_2_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_iRESET(1),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(2)
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_1_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_iRESET(0),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(1)
    );
  U0_I_NO_D_U_ILA_U_RST_G_RST_0_U_RST : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_RST_iRESET(0),
      S => U0_I_NO_D_U_ILA_U_RST_PRE_RESET0,
      Q => U0_I_NO_D_U_ILA_iRESET(0)
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_CLEAR : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT_dly_2_Q,
      I1 => CONTROL(13),
      O => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iCLR
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_GEN_DELAY_2_U_FD : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_RST_HALT_pulse,
      Q => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT_dly_2_Q
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_GEN_DELAY_1_U_FD : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT_dly_0_Q,
      Q => U0_I_NO_D_U_ILA_U_RST_HALT_pulse
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_RFDRE : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT,
      CLR => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iCLR,
      D => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT,
      Q => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT_dly_0_Q
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDIN(0),
      R => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDIN(1),
      Q => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDOUT
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_TFDRE : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(13),
      CLR => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iCLR,
      D => CONTROL(13),
      Q => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_din_latched
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_CLEAR : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_4_Q,
      I1 => CONTROL(12),
      O => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iCLR
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_GEN_DELAY_4_U_FD : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_4_Q
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_GEN_DELAY_3_U_FD : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_2_Q,
      Q => U0_I_NO_D_U_ILA_iARM
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_GEN_DELAY_2_U_FD : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_1_Q,
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_2_Q
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_GEN_DELAY_1_U_FD : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      D => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_0_Q,
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_1_Q
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_RFDRE : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT,
      CLR => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iCLR,
      D => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT,
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT_dly_0_Q
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_DOUT : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDIN(0),
      R => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDIN(1),
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDOUT
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_TFDRE : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(12),
      CLR => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iCLR,
      D => CONTROL(12),
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_din_latched
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCMPCE_I_YESLUT6_U_SRL32 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(7),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_CE,
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(8),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_WLCMPCE_I_YESLUT6_U_SRL32 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(8),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_CE,
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(9),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_WHCMPCE_I_YESLUT6_U_SRL32 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(9),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_CE,
      Q31 => NLW_U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_WHCMPCE_I_YESLUT6_U_SRL32_Q31_UNCONNECTED,
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_I_YES_RPM_U_SRL32_B : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(6),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q(0),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q31,
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_I_YES_RPM_U_SRL32_A : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q31,
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q(1),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(7),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_I_YES_RPM_U_MUXF7 : MUXF7
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_Q(1),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_MUX
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_I_YES_RPM_U_SRL32_B : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(2),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q(0),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q31,
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_I_YES_RPM_U_SRL32_A : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q31,
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q(1),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(3),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_I_YES_RPM_U_MUXF7 : MUXF7
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCRST_I_YESLUT6_SRL_Q(1),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_I_YES_RPM_U_SRL32_B : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(5),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q(0),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q31,
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_I_YES_RPM_U_SRL32_A : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q31,
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q(1),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(6),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_I_YES_RPM_U_MUXF7 : MUXF7
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CMPRESET_I_YESLUT6_SRL_Q(1),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_CMP_RESET
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_U_SRL32_D : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(0),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(0),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q31(0),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_U_SRL32_C : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q31(0),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(1),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q31(1),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_U_SRL32_B : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q31(1),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(2),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q31(2),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_U_SRL32_A : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q31(2),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(3),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(1),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_U_MUXF7_AB : MUXF7
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(1),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX7(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_U_MUXF7_CD : MUXF7
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(2),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_Q(3),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX7(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_U_MUXF8 : MUXF8
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX7(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX7(1),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX8
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_U_SRL32_D : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(1),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(0),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q31(0),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_U_SRL32_C : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q31(0),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(1),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q31(1),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_U_SRL32_B : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q31(1),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(2),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q31(2),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_U_SRL32_A : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q31(2),
      CE => CONTROL(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(3),
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(2),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q,
      A(3) => U0_I_NO_D_U_ILA_iCAPTURE,
      A(2) => U0_I_NO_D_U_ILA_iTRIGGER,
      A(1) => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_U_MUXF7_AB : MUXF7
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(1),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX7(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_U_MUXF7_CD : MUXF7
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(2),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_Q(3),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX7(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_U_MUXF8 : MUXF8
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX7(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX7(1),
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_Q,
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX8
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_WCE_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_iCAP_STATE(0),
      A1 => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A2 => U0_I_NO_D_U_ILA_iTRIGGER,
      A3 => U0_I_NO_D_U_ILA_iCAPTURE,
      CE => CONTROL(9),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(3),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      Q15 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_SCE_I_YESLUT6_U_SRLC16E : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_iCAP_STATE(0),
      A1 => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      A2 => U0_I_NO_D_U_ILA_iTRIGGER,
      A3 => U0_I_NO_D_U_ILA_iCAPTURE,
      CE => CONTROL(9),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(4),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      Q15 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_TRIG : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iTRIGGER,
      I1 => U0_I_NO_D_U_ILA_iCAP_STATE(0),
      I2 => U0_I_NO_D_U_ILA_iCAP_STATE(1),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iTRIGGER_IN
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_I_YES_RPM_I_YES_OREG_OUT_REG : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_CDONE_I_YESLUT6_SRL_MUX,
      R => N1,
      Q => U0_I_NO_D_U_ILA_iCAP_DONE
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_I_YES_RPM_I_YES_OREG_OUT_REG : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS1_I_YESLUT6_SRL_MUX8,
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_STATE(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_I_YES_RPM_I_YES_OREG_OUT_REG : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_SRLT_NE_1_U_NS0_I_YESLUT6_SRL_MUX8,
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_STATE(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_TRIG1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iTRIGGER_OUT,
      R => U0_I_NO_D_U_ILA_iRESET(7),
      Q => U0_I_NO_D_U_ILA_iCAP_TRIGGER_OUT
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_TRIG0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iTRIGGER_IN,
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iTRIGGER_OUT
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_INTCAP_F_U_CAPWE1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iCAP_WR_EN,
      R => U0_I_NO_D_U_ILA_iRESET(7),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_EN
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_I_INTCAP_F_U_CAPWE0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_iCAP_WR_EN
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_SCNT_CMP_Q : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP,
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_CMP_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP_Q
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_WCNT_LCMP_Q : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP,
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_CMP_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP_Q
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_WCNT_HCMP_Q : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP,
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_CMP_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP_Q
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_9_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(9),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_8_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(8),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_7_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(7),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_6_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(6),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_5_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(5),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_4_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(4),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_3_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(3),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_2_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(2),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_1_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(1),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_0_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(0),
      R => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_RESET,
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_9_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(9),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_8_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(8),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_7_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(7),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_6_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(6),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_5_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(5),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_4_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(4),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_3_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(3),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_2_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(2),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_1_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(1),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_0_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(0),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_9_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(9),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(9),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_8_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(8),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(8),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_8_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(8),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(8),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_7_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(7),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(7),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_7_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(7),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(7),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_6_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(6),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(6),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_6_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(6),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(6),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_5_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(5),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(5),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_5_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(5),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(5),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_4_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(4),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(4),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_4_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(4),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(4),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_3_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(3),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(3),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_3_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(3),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(3),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_2_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(2),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(2),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_2_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(2),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(2),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_1_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(1),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(1),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_1_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(1),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(1),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_0_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(0),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_CI(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_G_0_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_S(0),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_NO_TSEQ_I_SRLT_NE_1_U_SCNT_D(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_9_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(9),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_8_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(8),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_7_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(7),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_6_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(6),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_5_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(5),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_4_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(4),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_3_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(3),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_2_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(2),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_1_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(1),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_0_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_CE,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(0),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_9_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(9),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_8_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(8),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_7_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(7),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_6_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(6),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_5_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(5),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_4_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(4),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_3_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(3),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_2_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(2),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_1_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(1),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_0_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(0),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_9_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(9),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(9),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_8_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(8),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(8),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_8_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(8),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(8),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_7_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(7),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(7),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_7_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(7),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(7),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_6_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(6),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(6),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_6_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(6),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(6),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_5_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(5),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(5),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_5_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(5),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(5),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_4_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(4),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(4),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_4_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(4),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(4),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_3_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(3),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(3),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_3_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(3),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(3),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_2_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(2),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(2),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_2_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(2),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(2),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_1_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(1),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(1),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_1_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(1),
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(1),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_0_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(0),
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_CI(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_G_0_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      LI => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_S(0),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_SRLT_NE_1_U_WCNT_D(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_9_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(9),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(9),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(10),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_8_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(8),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(8),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(9),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_7_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(7),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(7),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(8),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_6_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(6),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(6),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(7),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_5_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(5),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(5),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(6),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_4_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(4),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(4),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(5),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_3_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(3),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(3),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(4),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_2_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(2),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(2),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(3),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_1_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(1),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(1),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(2),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_0_U_CAP_ADDR_MUX : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(0),
      I1 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(0),
      I2 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(1),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_BRK1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(3),
      I1 => CONTROL(9),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_BRK0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(1),
      I1 => CONTROL(9),
      O => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_I_SRL_U_SELX : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A1 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A2 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A3 => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      CE => CONTROL(9),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(16),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_15_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(15),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(16)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_14_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(14),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(15)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_13_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(13),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(14)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_12_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(12),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(13)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_11_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(11),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(12)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_10_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(10),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(11)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_9_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(9),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(10)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_8_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(8),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_7_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(7),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_6_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_5_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(5),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_4_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(4),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_3_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(3),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_2_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(2),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_1_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(1),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_0_TO_64K_F_SEL_0_U_SEL : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(9),
      D => CONTROL(1),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data_vec(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_9_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(9),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_9_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(9),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(9)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_8_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(8),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_8_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(8),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(8)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_7_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(7),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_7_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(7),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(7)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_6_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(6),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_6_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(6),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(6)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_5_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(5),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_5_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(5),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_4_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(4),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_4_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(4),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(4)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_3_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(3),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_3_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(3),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(3)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_2_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(2),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_2_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(2),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(2)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_1_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(1),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_1_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(1),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(1)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_0_U_CAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(0),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_I_INTCAP_F_CAP_ADDR_0_U_iCAP_ADDR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_CAP_ADDR_next(0),
      R => U0_I_NO_D_U_ILA_iRESET(6),
      Q => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iCAP_ADDR(0)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_0_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(0),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(0)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_0_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(0),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_1_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(1),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(1),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_1_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(1),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(1),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_2_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(2),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(2),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_2_GnH_U_MUXCY : MUXCY_L
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(2),
      DI => N1,
      S => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(2),
      LO => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_3_U_XORCY : XORCY
    port map (
      CI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_CI(3),
      LI => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(3),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_0_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(0),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(0)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_1_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(1),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_2_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(2),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_3_U_LUT : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(3),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_S(3)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_0_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(0),
      R => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_rst,
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(0)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_1_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(1),
      R => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_rst,
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(1)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_2_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(2),
      R => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_rst,
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(2)
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_G_3_U_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CE => CONTROL(6),
      D => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_u_cnt_D(3),
      R => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_I_SINGLE_ROW_U_RD_COL_ADDR_rst,
      Q => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr(3)
    );
  U0_I_NO_D_U_ILA_U_STAT_Mmux_DIRTY_dstat11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_DIRTY_SEL,
      I1 => U0_I_NO_D_U_ILA_U_STAT_DIRTY_D0,
      I2 => U0_I_NO_D_U_ILA_U_STAT_DIRTY_D1,
      O => U0_I_NO_D_U_ILA_U_STAT_DIRTY_dstat
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O21 : LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(8),
      I1 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(2),
      I2 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(1),
      I3 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(3),
      I4 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(0),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O2
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O22 : LUT5
    generic map(
      INIT => X"FFFF5140"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(1),
      I1 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(2),
      I2 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(4),
      I3 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(0),
      I4 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(0),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O21_763
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O23 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(1),
      I1 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(2),
      I2 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(2),
      I3 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(6),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O22_764
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O24 : LUT5
    generic map(
      INIT => X"5410FFFF"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(1),
      I1 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(2),
      I2 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(1),
      I3 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(5),
      I4 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(0),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O23_765
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O25 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(1),
      I1 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(2),
      I2 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(3),
      I3 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(7),
      O => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O24_766
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O26 : LUT6
    generic map(
      INIT => X"AAAAAAAAFEFEFEAA"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O2,
      I1 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O21_763,
      I2 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O22_764,
      I3 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O23_765,
      I4 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RD_COL_MUX_I4_U_MUX16_Mmux_O24_766,
      I5 => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_col_addr_dly(3),
      O => U0_I_NO_D_U_ILA_iDATA_DOUT
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(7),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O1
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O12 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O1,
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(6),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(3),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(7),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(6),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O11_768
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O13 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(7),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(6),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(4),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O12_769
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O14 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(7),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(10),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(8),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(0),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O13_770
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O15 : LUT6
    generic map(
      INIT => X"AAAA0A02AAAA0A00"
    )
    port map (
      I0 => CONTROL(4),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(6),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      I3 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O12_769,
      I4 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O11_768,
      I5 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O13_770,
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O14_771
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O16 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O15_772
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O17 : LUT6
    generic map(
      INIT => X"2A0A280822022000"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O15_772,
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(6),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(7),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(9),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(1),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT(5),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O16_773
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O18 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(15),
      I1 => CONTROL(14),
      I2 => CONTROL(16),
      I3 => CONTROL(17),
      I4 => CONTROL(18),
      I5 => CONTROL(19),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O17_774
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O19 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(21),
      I1 => CONTROL(20),
      I2 => CONTROL(22),
      I3 => CONTROL(23),
      I4 => CONTROL(24),
      I5 => CONTROL(25),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O18_775
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O110 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(2),
      I1 => CONTROL(1),
      I2 => CONTROL(4),
      I3 => CONTROL(5),
      I4 => CONTROL(6),
      I5 => CONTROL(7),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O19_776
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O111 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(9),
      I1 => CONTROL(8),
      I2 => CONTROL(10),
      I3 => CONTROL(11),
      I4 => CONTROL(12),
      I5 => CONTROL(13),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O110_777
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O112 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => CONTROL(27),
      I1 => CONTROL(26),
      I2 => CONTROL(28),
      I3 => CONTROL(29),
      I4 => CONTROL(30),
      I5 => CONTROL(31),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O111_778
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O113 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => CONTROL(33),
      I1 => CONTROL(32),
      I2 => CONTROL(34),
      I3 => CONTROL(35),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O112_779
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O114 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O17_774,
      I1 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O18_775,
      I2 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O19_776,
      I3 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O110_777,
      I4 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O111_778,
      I5 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O112_779,
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O113_780
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O115 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAA80"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(7),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(6),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(8),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(9),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O114_781
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O116 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O113_780,
      I1 => CONTROL(4),
      I2 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O114_781,
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O115_782
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O122 : LUT6
    generic map(
      INIT => X"FCCCFCCCFECCFCCC"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_EXTCAP_READY_dstat,
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O121_785
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O123 : LUT6
    generic map(
      INIT => X"0000000A000000CF"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_ARM_dstat,
      I1 => U0_I_NO_D_U_ILA_U_STAT_FULL_dstat,
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O122_786
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O124 : LUT6
    generic map(
      INIT => X"5555555511111110"
    )
    port map (
      I0 => CONTROL(4),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      I2 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O121_785,
      I3 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O122_786,
      I4 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O120,
      I5 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O117,
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O123_787
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O125 : LUT6
    generic map(
      INIT => X"FFFFF1F1FFFFF1F0"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(9),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(8),
      I2 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O115_782,
      I3 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O16_773,
      I4 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O123_787,
      I5 => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O14_771,
      O => U0_I_NO_D_U_ILA_U_STAT_TDO_next
    );
  U0_I_NO_D_U_ILA_U_STAT_U_ECR : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_EXTCAP_READY_dstat
    );
  U0_I_NO_D_U_ILA_U_STAT_U_FULL : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_STAT_U_FULL_glue_set_789,
      R => U0_I_NO_D_U_ILA_iARM,
      Q => U0_I_NO_D_U_ILA_U_STAT_FULL_dstat
    );
  U0_I_NO_D_U_ILA_U_STAT_U_FULL_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_FULL_dstat,
      I1 => U0_I_NO_D_U_ILA_iCAP_DONE,
      O => U0_I_NO_D_U_ILA_U_STAT_U_FULL_glue_set_789
    );
  U0_I_NO_D_U_ILA_U_STAT_U_TRIGGER : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_STAT_U_TRIGGER_glue_set_790,
      R => U0_I_NO_D_U_ILA_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_STAT_TRIGGER_dstat
    );
  U0_I_NO_D_U_ILA_U_STAT_U_TRIGGER_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_TRIGGER_dstat,
      I1 => U0_I_NO_D_U_ILA_iCAP_TRIGGER_OUT,
      O => U0_I_NO_D_U_ILA_U_STAT_U_TRIGGER_glue_set_790
    );
  U0_I_NO_D_U_ILA_U_STAT_U_ARM : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_STAT_U_ARM_glue_set_791,
      R => U0_I_NO_D_U_ILA_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_STAT_ARM_dstat
    );
  U0_I_NO_D_U_ILA_U_STAT_U_ARM_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_ARM_dstat,
      I1 => U0_I_NO_D_U_ILA_iARM,
      O => U0_I_NO_D_U_ILA_U_STAT_U_ARM_glue_set_791
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O118_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFF3FFF5FF"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(8),
      I1 => U0_I_NO_D_U_ILA_U_STAT_NS_dstat(9),
      I2 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      I4 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      I5 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      O => N38
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O118_SW1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(4),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(5),
      O => N39
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O118 : LUT6
    generic map(
      INIT => X"0347014502460044"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      I2 => N39,
      I3 => N38,
      I4 => U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_3_445,
      I5 => U0_I_NO_D_U_ILA_U_STAT_U_DMUX4_U_CS_MUX_I3_U_MUX8_Mmux_O_4_446,
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O117
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_OREG_I_YES_OREG_U_OREG : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_DOUT_tmp,
      PRE => U0_I_NO_D_U_ILA_iRESET(1),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_dout_tmp
    );
  U0_I_TQ0_G_TW_7_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(7),
      Q => U0_iTRIG_IN(7)
    );
  U0_I_TQ0_G_TW_6_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(6),
      Q => U0_iTRIG_IN(6)
    );
  U0_I_TQ0_G_TW_5_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(5),
      Q => U0_iTRIG_IN(5)
    );
  U0_I_TQ0_G_TW_4_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(4),
      Q => U0_iTRIG_IN(4)
    );
  U0_I_TQ0_G_TW_3_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(3),
      Q => U0_iTRIG_IN(3)
    );
  U0_I_TQ0_G_TW_2_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(2),
      Q => U0_iTRIG_IN(2)
    );
  U0_I_TQ0_G_TW_1_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(1),
      Q => U0_iTRIG_IN(1)
    );
  U0_I_TQ0_G_TW_0_U_TQ : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => TRIG0(0),
      Q => U0_iTRIG_IN(0)
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_0_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_0_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_0_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_1_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_1_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_1_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_2_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_2_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_2_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_3_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_3_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_3_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_4_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_4_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_4_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_5_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_5_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_5_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_6_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_6_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_6_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY2_7_I_IN_RANGE_U_GAND_DLY2 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_7_Q,
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_7_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_0_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(0),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_0_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_1_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(1),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_1_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_2_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(2),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_2_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_3_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(3),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_3_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_4_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(4),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_4_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_5_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(5),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_5_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_6_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(6),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_6_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_G_GAND_DLY1_7_I_IN_RANGE_I_USE_INPUT_REG_NE0_U_GAND_DLY1 : 
FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => U0_iTRIG_IN(7),
      PRE => CONTROL(20),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_7_Q
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL1_U_DOUT0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iCLR,
      D => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_din_latched,
      Q => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDIN(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DSL1_U_DOUT1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iCLR,
      D => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDIN(0),
      Q => U0_I_NO_D_U_ILA_U_STAT_U_DSL1_iDIN(1)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DIRTY_FDPE : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_STAT_DIRTY_dstat,
      PRE => CONTROL(13),
      Q => U0_I_NO_D_U_ILA_U_STAT_DIRTY_D1
    );
  U0_I_NO_D_U_ILA_U_STAT_U_DIRTY_FDCE : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CONTROL(0),
      CLR => U0_I_NO_D_U_ILA_iARM,
      D => U0_I_NO_D_U_ILA_U_STAT_DIRTY_dstat,
      Q => U0_I_NO_D_U_ILA_U_STAT_DIRTY_D0
    );
  U0_I_NO_D_U_ILA_U_STAT_U_RISING : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => U0_I_NO_D_U_ILA_U_STAT_ACTRESET_pulse,
      D => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      Q => U0_I_NO_D_U_ILA_U_STAT_ACT_dstat
    );
  U0_I_NO_D_U_ILA_U_RST_U_POR : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => N1,
      Q => U0_I_NO_D_U_ILA_U_RST_POR
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_DOUT1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iCLR,
      D => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDIN(0),
      Q => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDIN(1)
    );
  U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_U_DOUT0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iCLR,
      D => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_din_latched,
      Q => U0_I_NO_D_U_ILA_U_RST_U_HALT_XFER_iDIN(0)
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_DOUT1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iCLR,
      D => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDIN(0),
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDIN(1)
    );
  U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_U_DOUT0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iCLR,
      D => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_din_latched,
      Q => U0_I_NO_D_U_ILA_U_RST_U_ARM_XFER_iDIN(0)
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O121 : MUXF7
    port map (
      I0 => N41,
      I1 => N42,
      S => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(0),
      O => U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O120
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O121_F : LUT5
    generic map(
      INIT => X"AA808080"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      I2 => U0_I_NO_D_U_ILA_U_STAT_DIRTY_dstat,
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I4 => U0_I_NO_D_U_ILA_U_STAT_STATE_dstat(0),
      O => N41
    );
  U0_I_NO_D_U_ILA_U_STAT_U_MUX_U_CS_MUX_I1_U_MUX2_Mmux_O121_G : LUT6
    generic map(
      INIT => X"AAA2AA8080A28080"
    )
    port map (
      I0 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(1),
      I1 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(2),
      I2 => U0_I_NO_D_U_ILA_U_STAT_STATE_dstat(1),
      I3 => U0_I_NO_D_U_ILA_U_STAT_iSTAT_CNT(3),
      I4 => U0_I_NO_D_U_ILA_U_STAT_TRIGGER_dstat,
      I5 => U0_I_NO_D_U_ILA_U_STAT_ACT_dstat,
      O => N42
    );
  U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9 : 
RAMB8BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RSTTYPE => "SYNC",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      SIM_COLLISION_CHECK => "WARNING_ONLY",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST"
    )
    port map (
      RSTBRST => N1,
      ENBRDEN => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      REGCEA => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      ENAWREN => CONTROL(6),
      CLKAWRCLK => CONTROL(0),
      CLKBRDCLK => CLK,
      REGCEBREGCE => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      RSTA => N1,
      WEAWEL(1) => N1,
      WEAWEL(0) => N1,
      DOADO(15) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_15_UNCONNECTED
,
      DOADO(14) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_14_UNCONNECTED
,
      DOADO(13) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_13_UNCONNECTED
,
      DOADO(12) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_12_UNCONNECTED
,
      DOADO(11) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_11_UNCONNECTED
,
      DOADO(10) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_10_UNCONNECTED
,
      DOADO(9) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_9_UNCONNECTED
,
      DOADO(8) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOADO_8_UNCONNECTED
,
      DOADO(7) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(7),
      DOADO(6) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(6),
      DOADO(5) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(5),
      DOADO(4) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(4),
      DOADO(3) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(3),
      DOADO(2) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(2),
      DOADO(1) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(1),
      DOADO(0) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(0),
      DOPADOP(1) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOPADOP_1_UNCONNECTED
,
      DOPADOP(0) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_data(8),
      DOPBDOP(1) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOPBDOP_1_UNCONNECTED
,
      DOPBDOP(0) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOPBDOP_0_UNCONNECTED
,
      WEBWEU(1) => U0_I_NO_D_U_ILA_iCAP_WR_EN,
      WEBWEU(0) => U0_I_NO_D_U_ILA_iCAP_WR_EN,
      ADDRAWRADDR(12) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(9),
      ADDRAWRADDR(11) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(8),
      ADDRAWRADDR(10) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(7),
      ADDRAWRADDR(9) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(6),
      ADDRAWRADDR(8) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(5),
      ADDRAWRADDR(7) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(4),
      ADDRAWRADDR(6) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(3),
      ADDRAWRADDR(5) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(2),
      ADDRAWRADDR(4) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(1),
      ADDRAWRADDR(3) => U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_rd_row_addr(0),
      ADDRAWRADDR(2) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      ADDRAWRADDR(1) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      ADDRAWRADDR(0) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIPBDIP(1) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIPBDIP(0) => U0_I_NO_D_U_ILA_iDATA(7),
      DIBDI(15) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(14) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(13) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(12) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(11) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(10) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(9) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(8) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIBDI(7) => U0_I_NO_D_U_ILA_iDATA(6),
      DIBDI(6) => U0_I_NO_D_U_ILA_iDATA(5),
      DIBDI(5) => U0_I_NO_D_U_ILA_iDATA(4),
      DIBDI(4) => U0_I_NO_D_U_ILA_iDATA(3),
      DIBDI(3) => U0_I_NO_D_U_ILA_iDATA(2),
      DIBDI(2) => U0_I_NO_D_U_ILA_iDATA(1),
      DIBDI(1) => U0_I_NO_D_U_ILA_iDATA(0),
      DIBDI(0) => U0_I_NO_D_U_ILA_iCAP_TRIGGER_OUT,
      DIADI(15) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(14) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(13) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(12) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(11) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(10) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(9) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(8) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(7) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(6) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(5) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(4) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(3) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(2) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(1) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIADI(0) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      ADDRBRDADDR(12) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(9),
      ADDRBRDADDR(11) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(8),
      ADDRBRDADDR(10) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(7),
      ADDRBRDADDR(9) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(6),
      ADDRBRDADDR(8) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(5),
      ADDRBRDADDR(7) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(4),
      ADDRBRDADDR(6) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(3),
      ADDRBRDADDR(5) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(2),
      ADDRBRDADDR(4) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(1),
      ADDRBRDADDR(3) => U0_I_NO_D_U_ILA_iCAP_WR_ADDR(0),
      ADDRBRDADDR(2) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      ADDRBRDADDR(1) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      ADDRBRDADDR(0) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DOBDO(15) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_15_UNCONNECTED
,
      DOBDO(14) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_14_UNCONNECTED
,
      DOBDO(13) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_13_UNCONNECTED
,
      DOBDO(12) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_12_UNCONNECTED
,
      DOBDO(11) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_11_UNCONNECTED
,
      DOBDO(10) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_10_UNCONNECTED
,
      DOBDO(9) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_9_UNCONNECTED
,
      DOBDO(8) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_8_UNCONNECTED
,
      DOBDO(7) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_7_UNCONNECTED
,
      DOBDO(6) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_6_UNCONNECTED
,
      DOBDO(5) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_5_UNCONNECTED
,
      DOBDO(4) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_4_UNCONNECTED
,
      DOBDO(3) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_3_UNCONNECTED
,
      DOBDO(2) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_2_UNCONNECTED
,
      DOBDO(1) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_1_UNCONNECTED
,
      DOBDO(0) => 
NLW_U0_I_NO_D_U_ILA_U_CAPSTOR_I_CASE1_I_YES_TB_U_TRACE_BUFFER_U_RAM_I_S6_U_CS_BRAM_CASCADE_S6_I_DEPTH_LTEQ_16K_U_SBRAM_0_I_B9KGT0_u_ramb9_U_RAMB9_DOBDO_0_UNCONNECTED
,
      DIPADIP(1) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      DIPADIP(0) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_I_IS_TERMINATION_SLICE_NE0_U_MUXF : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_3_Q
,
      DI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_GAND_CI_I
,
      LO => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_4_Q

    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_MUXA : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_GAND_CI_I
,
      DI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_0_Q
,
      LO => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_0_Q

    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_MUXB : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_0_Q
,
      DI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_1_Q
,
      LO => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_1_Q

    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_MUXC : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_1_Q
,
      DI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_2_Q
,
      LO => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_2_Q

    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_MUXD : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_2_Q
,
      DI => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_3_Q
,
      LO => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_3_Q

    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_SRLA : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_0_Q
,
      CE => CONTROL(20),
      Q => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_0_Q
,
      Q31 => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_SRL_Q_O
,
      A(4) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A(3) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_1_Q,
      A(2) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_1_Q,
      A(1) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_0_Q,
      A(0) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_0_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_SRLB : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_1_Q
,
      CE => CONTROL(20),
      Q => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_1_Q
,
      Q31 => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_0_Q
,
      A(4) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A(3) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_3_Q,
      A(2) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_3_Q,
      A(1) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_2_Q,
      A(0) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_2_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_SRLC : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_2_Q
,
      CE => CONTROL(20),
      Q => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_2_Q
,
      Q31 => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_1_Q
,
      A(4) => U0_I_NO_D_U_ILA_U_STAT_U_ECR_glue_set,
      A(3) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_5_Q,
      A(2) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_5_Q,
      A(1) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_4_Q,
      A(0) => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_4_Q
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_U_SRLD : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_6_Q,
      A1 => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_6_Q,
      A2 => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly1_7_Q,
      A3 => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_gand_dly2_7_Q,
      CE => CONTROL(20),
      CLK => CONTROL(0),
      D => CONTROL(1),
      Q => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_sel_3_Q
,
      Q15 => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_lcl_srl_q_2_Q

    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_I_IS_TERMINATION_SLICE_NE0_I_USE_OUTPUT_REG_NE0_U_OREG : 
FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_muxcy_lo_4_Q
,
      S => U0_I_NO_D_U_ILA_iRESET(0),
      Q => U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_DOUT_tmp
    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_XST_GND : 
GND
    port map (
      G => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_N1

    );
  U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_XST_VCC : 
VCC
    port map (
      P => 
U0_I_NO_D_U_ILA_U_TRIG_U_TM_G_NMU_0_U_M_U_MU_I_MUT_GANDX_U_match_I_CS_GANDX_U_CS_GANDX_SRL_I_S6_U_CS_GANDX_SRL_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_WHOLE_SLICE_G_SLICE_IDX_0_U_GAND_SRL_SLICE_GAND_CI_I

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_XST_VCC : VCC
    port map (
      P => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_I_IS_TERMINATION_SLICE_NE0_U_MUXF : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(3)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I
,
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_SCNT_CMP
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXA : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(0)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(0)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXB : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(0)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(1)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(1)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXC : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(1)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(2)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(2)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXD : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(2)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(3)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(3)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLA : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(0)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(0)
,
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(1),
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(4),
      A(3) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(3),
      A(2) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(2),
      A(1) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(1),
      A(0) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLB : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(1)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(1)
,
      Q31 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(0)
,
      A(4) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(9),
      A(3) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(8),
      A(2) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(7),
      A(1) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(6),
      A(0) => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_iSCNT(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLC : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(2)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(2)
,
      Q31 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(1)
,
      A(4) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(3) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(2) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(1) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(0) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLD : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A1 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A2 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A3 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      CE => CONTROL(9),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(0),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(3)
,
      Q15 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(2)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_XST_GND : 
GND
    port map (
      G => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_XST_VCC : 
VCC
    port map (
      P => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_XST_VCC : VCC
    port map (
      P => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_I_IS_TERMINATION_SLICE_NE0_U_MUXF : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(3)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I
,
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_HCMP
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXA : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(0)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(0)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXB : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(0)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(1)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(1)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXC : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(1)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(2)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(2)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXD : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(2)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(3)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(3)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLA : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(0)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(0)
,
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(3),
      A(4) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(4),
      A(3) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(3),
      A(2) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(2),
      A(1) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLB : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(1)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(1)
,
      Q31 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(0)
,
      A(4) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(9),
      A(3) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(8),
      A(2) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(7),
      A(1) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(6),
      A(0) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLC : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(2)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(2)
,
      Q31 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(1)
,
      A(4) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(3) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(2) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(1) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(0) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLD : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A1 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A2 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A3 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      CE => CONTROL(9),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(2),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(3)
,
      Q15 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(2)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_XST_GND : 
GND
    port map (
      G => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_XST_VCC : 
VCC
    port map (
      P => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_XST_VCC : VCC
    port map (
      P => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_I_IS_TERMINATION_SLICE_NE0_U_MUXF : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(3)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I
,
      LO => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_WCNT_LCMP
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXA : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(0)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(0)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXB : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(0)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(1)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(1)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXC : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(1)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(2)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(2)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_MUXD : 
MUXCY_L
    port map (
      CI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(2)
,
      DI => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1
,
      S => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(3)
,
      LO => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_lo(3)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLA : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(0)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(0)
,
      Q31 => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_cfg_data(0),
      A(4) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(4),
      A(3) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(3),
      A(2) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(2),
      A(1) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(1),
      A(0) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLB : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(1)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(1)
,
      Q31 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(0)
,
      A(4) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(9),
      A(3) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(8),
      A(2) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(7),
      A(1) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(6),
      A(0) => U0_I_NO_D_U_ILA_iCAP_NUM_SAMPLES(5)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLC : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => CONTROL(0),
      D => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(2)
,
      CE => CONTROL(9),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(2)
,
      Q31 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(1)
,
      A(4) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(3) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(2) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(1) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A(0) => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0)
    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_U_SRLD : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A1 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A2 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      A3 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_gand_carry(0),
      CE => CONTROL(9),
      CLK => CONTROL(0),
      D => U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_cfg_data(4),
      Q => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_muxcy_sel(3)
,
      Q15 => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_lcl_srl_q(2)

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_XST_GND : 
GND
    port map (
      G => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_N1

    );
  U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_XST_VCC : 
VCC
    port map (
      P => 
U0_I_NO_D_U_ILA_U_G2_SQ_U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_CS_GAND_U_CS_GAND_SRL_I_S6_U_CS_GAND_SRL_S6_I_USE_RPM_NE0_U_GAND_SRL_SET_I_PARTIAL_SLICE_U_GAND_SRL_SLICE_GAND_CI_I

    );

end STRUCTURE;

-- synthesis translate_on
