// Seed: 2549941915
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input wand id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output reg id_5
);
  assign id_5 = 1;
  always @(negedge 1) begin
    if (id_3) id_5 <= 1;
  end
  type_0 id_6 (
      .id_0(id_4),
      .id_1(id_1[1'h0]),
      .id_2(id_3)
  );
endmodule
