\begin{tabular}{|c|c|c|}
\hline
\multirow{3}{*}{Programmable Functionality} &
    \textbf{System Logic Cells (K)} & 154 \\
    \arrayrulecolor{gray!40}\cline{2-3}\arrayrulecolor{black} &
    \textbf{CLB Flip-Flops (K)}     & 141 \\
    \arrayrulecolor{gray!40}\cline{2-3}\arrayrulecolor{black} &
    \textbf{CLB LUTs (K)}                  & 71 \\
\hline
\multirow{3}{*}{Memory} &
    \textbf{Max. Distributed RAM (Mb)}     & 1.8 \\
    \arrayrulecolor{gray!40}\cline{2-3}\arrayrulecolor{black} &
    \textbf{Total Block RAM (Mb)}          & 7.6 \\
    \arrayrulecolor{gray!40}\cline{2-3}\arrayrulecolor{black} &
    \textbf{UltraRAM (Mb)}                 & - \\
\hline
\multirow{1}{*}{Clocking} &
    \textbf{Clock Management Tiles (CMTs)} & 3 \\
\hline
\multirow{1}{*}{Integrated IP} &
    \textbf{DSP Slices}                   & 360 \\
\hline
\end{tabular}
