.. 
   Input file: fe/ips/apb/apb_gpio/docs/APB_GPIO_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |                    Name                     |Offset|Width|                            Description                             |
    +=============================================+======+=====+====================================================================+
    |:ref:`PADDIR_00_31<gpio__PADDIR_00_31>`      |0x0   |   32|GPIO pad direction configuration register for GPIOs 0 to 31.        |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`GPIOEN_00_31<gpio__GPIOEN_00_31>`      |0x4   |   32|GPIO enable register for GPIOs 0 to 31.                             |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADIN_00_31<gpio__PADIN_00_31>`        |0x8   |   32|GPIO pad input value register for GPIOs 0 to 31.                    |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUT_00_31<gpio__PADOUT_00_31>`      |0xC   |   32|GPIO pad output value register for GPIOs 0 to 31.                   |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTSET_00_31<gpio__PADOUTSET_00_31>`|0x10  |   32|GPIO pad output set register for GPIOs 0 to 31.                     |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTCLR_00_31<gpio__PADOUTCLR_00_31>`|0x14  |   32|GPIO pad output clear register for GPIOs 0 to 31.                   |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTEN_00_31<gpio__INTEN_00_31>`        |0x18  |   32|GPIO pad interrupt enable configuration register for GPIOs 0 to 31. |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_00_15<gpio__INTTYPE_00_15>`    |0x1C  |   32|GPIO pad interrupt type for GPIOs 0 to 15.                          |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_16_31<gpio__INTTYPE_16_31>`    |0x20  |   32|GPIO pad interrupt type for GPIOs 16 to 31.                         |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTSTATUS_00_31<gpio__INTSTATUS_00_31>`|0x24  |   32|GPIO pad interrupt status register for GPIOs 0 to 31.               |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADDIR_32_63<gpio__PADDIR_32_63>`      |0x48  |   32|GPIO pad direction configuration register for GPIOs 32 to 63.       |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`GPIOEN_32_63<gpio__GPIOEN_32_63>`      |0x4C  |   32|GPIO enable register for GPIOs 32 to 63.                            |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADIN_32_63<gpio__PADIN_32_63>`        |0x50  |   32|GPIO pad input value register for GPIOs 32 to 63.                   |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUT_32_63<gpio__PADOUT_32_63>`      |0x54  |   32|GPIO pad output value register for GPIOs 32 to 63.                  |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTSET_32_63<gpio__PADOUTSET_32_63>`|0x58  |   32|GPIO pad output set register for GPIOs 32 to 63.                    |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTCLR_32_63<gpio__PADOUTCLR_32_63>`|0x5C  |   32|GPIO pad output clear register for GPIOs 32 to 63.                  |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTEN_32_63<gpio__INTEN_32_63>`        |0x60  |   32|GPIO pad interrupt enable configuration register for GPIOs 32 to 63.|
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_32_47<gpio__INTTYPE_32_47>`    |0x64  |   32|GPIO pad interrupt type for GPIOs 32 to 47.                         |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_48_63<gpio__INTTYPE_48_63>`    |0x68  |   32|GPIO pad interrupt type for GPIOs 48 to 63.                         |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTSTATUS_32_63<gpio__INTSTATUS_32_63>`|0x6C  |   32|GPIO pad interrupt status register for GPIOs 32 to 63.              |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADDIR_64_89<gpio__PADDIR_64_89>`      |0x90  |   32|GPIO pad direction configuration register for GPIO 64 to 89.        |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`GPIOEN_64_89<gpio__GPIOEN_64_89>`      |0x94  |   32|GPIO enable register for GPIO 64 to 89.                             |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADIN_64_89<gpio__PADIN_64_89>`        |0x98  |   32|GPIO pad input value register for GPIO 64 to 89.                    |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUT_64_89<gpio__PADOUT_64_89>`      |0x9C  |   32|GPIO pad output value register for GPIO 64 to 89.                   |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTSET_64_89<gpio__PADOUTSET_64_89>`|0xA0  |   32|GPIO pad output set register for GPIO 64 to 89.                     |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTCLR_64_89<gpio__PADOUTCLR_64_89>`|0xA4  |   32|GPIO pad output clear register for GPIO 64 to 89.                   |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTEN_64_89<gpio__INTEN_64_89>`        |0xA8  |   32|GPIO pad interrupt enable configuration register for GPIO 64 to 89. |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_64_79<gpio__INTTYPE_64_79>`    |0xAC  |   32|GPIO pad interrupt type for GPIO 64 to 79.                          |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_80_89<gpio__INTTYPE_80_89>`    |0xB0  |   32|GPIO pad interrupt type for GPIO 80 to 89.                          |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTSTATUS_64_89<gpio__INTSTATUS_64_89>`|0xB4  |   32|GPIO pad interrupt status register for GPIO 64 to 89.               |
    +---------------------------------------------+------+-----+--------------------------------------------------------------------+

.. _gpio__PADDIR_00_31:

PADDIR_00_31
""""""""""""

GPIO pad direction configuration register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+------------------------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                                 Description                                  |
    +=====+===+======+=====+==============================================================================+
    |31:0 |R/W|PADDIR|0x0  |GPIO direction: bit i=0: GPIO i in input mode; bit i=1: GPIO i in output mode.|
    +-----+---+------+-----+------------------------------------------------------------------------------+

.. _gpio__GPIOEN_00_31:

GPIOEN_00_31
""""""""""""

GPIO enable register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                                                                                                                      Description                                                                                                                      |
    +=====+===+======+=====+=======================================================================================================================================================================================================================================================+
    |31:0 |R/W|GPIOEN|0x0  |GPIO clock enable: bit i=0: disable clock for GPIO i; bit i=1: enable clock for GPIO i. GPIOs are grouped by 4, the clock gating of one group is done only if all 4 GPIOs' clocks are disable. Clock must be enabled for a GPIO to be used as an input.|
    +-----+---+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__PADIN_00_31:

PADIN_00_31
"""""""""""

GPIO pad input value register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-----------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                        Description                        |
    +=====+===+=====+=====+===========================================================+
    |31:0 |R  |PADIN|0x0  |GPIO input data: bit i corresponds to input data of GPIO i.|
    +-----+---+-----+-----+-----------------------------------------------------------+

.. _gpio__PADOUT_00_31:

PADOUT_00_31
""""""""""""

GPIO pad output value register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                        Description                         |
    +=====+===+======+=====+============================================================+
    |31:0 |R/W|PADOUT|0x0  |GPIO output data: bit i corresponds to input data of GPIO i.|
    +-----+---+------+-----+------------------------------------------------------------+

.. _gpio__PADOUTSET_00_31:

PADOUTSET_00_31
"""""""""""""""

GPIO pad output set register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+---------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                             Description                             |
    +=====+===+=========+=====+=====================================================================+
    |31:0 |W  |PADOUTSET|0x0  |GPIO output set bitfield: writing 1 to bit i sets GPIO i output to 1.|
    +-----+---+---------+-----+---------------------------------------------------------------------+

.. _gpio__PADOUTCLR_00_31:

PADOUTCLR_00_31
"""""""""""""""

GPIO pad output clear register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+---------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                             Description                             |
    +=====+===+=========+=====+=====================================================================+
    |31:0 |W  |PADOUTCLR|0x0  |GPIO output set bitfield: writing 1 to bit i sets GPIO i output to 0.|
    +-----+---+---------+-----+---------------------------------------------------------------------+

.. _gpio__INTEN_00_31:

INTEN_00_31
"""""""""""

GPIO pad interrupt enable configuration register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+---------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                                            Description                                            |
    +=====+===+=====+=====+===================================================================================================+
    |31:0 |R/W|INTEN|0x0  |GPIO interrupt enable: bit i=0: disable interrupt for GPIO i; bit i=1: enable interrupt for GPIO i.|
    +-----+---+-----+-----+---------------------------------------------------------------------------------------------------+

.. _gpio__INTTYPE_00_15:

INTTYPE_00_15
"""""""""""""

GPIO pad interrupt type for GPIOs 0 to 15.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                                                       Description                                                                                                        |
    +=====+===+=======+=====+==========================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|0x0  |GPIO interrupt type (2 bits per GPIO): for GPIO i, type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__INTTYPE_16_31:

INTTYPE_16_31
"""""""""""""

GPIO pad interrupt type for GPIOs 16 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                                                          Description                                                                                                          |
    +=====+===+=======+=====+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|0x0  |GPIO interrupt type (2 bits per GPIO): for GPIO (16+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__INTSTATUS_00_31:

INTSTATUS_00_31
"""""""""""""""

GPIO pad interrupt status register for GPIOs 0 to 31.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                            Description                                                                            |
    +=====+===+=========+=====+===================================================================================================================================================================+
    |31:0 |R  |INTSTATUS|0x0  |GPIO interrupt status flag. When read, bit i=1 signals that an interrupt has been received on GPIO i. Reading INTSTATUS clears its value and clears interrupt line.|
    +-----+---+---------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__PADDIR_32_63:

PADDIR_32_63
""""""""""""

GPIO pad direction configuration register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+----------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                                      Description                                       |
    +=====+===+======+=====+========================================================================================+
    |31:0 |R/W|PADDIR|0x0  |GPIO direction: bit i=0: GPIO (32+i) in input mode; bit i=1: GPIO (32+i) in output mode.|
    +-----+---+------+-----+----------------------------------------------------------------------------------------+

.. _gpio__GPIOEN_32_63:

GPIOEN_32_63
""""""""""""

GPIO enable register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                                                                                                                           Description                                                                                                                           |
    +=====+===+======+=====+=================================================================================================================================================================================================================================================================+
    |31:0 |R/W|GPIOEN|0x0  |GPIO clock enable: bit i=0: disable clock for GPIO (32+i); bit i=1: enable clock for GPIO (32+i). GPIOs are grouped by 4, the clock gating of one group is done only if all 4 GPIOs' clocks are disable. Clock must be enabled for a GPIO to be used as an input.|
    +-----+---+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__PADIN_32_63:

PADIN_32_63
"""""""""""

GPIO pad input value register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+----------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                          Description                           |
    +=====+===+=====+=====+================================================================+
    |31:0 |R  |PADIN|0x0  |GPIO input data: bit i corresponds to input data of GPIO (32+i).|
    +-----+---+-----+-----+----------------------------------------------------------------+

.. _gpio__PADOUT_32_63:

PADOUT_32_63
""""""""""""

GPIO pad output value register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+-----------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                           Description                           |
    +=====+===+======+=====+=================================================================+
    |31:0 |R/W|PADOUT|0x0  |GPIO output data: bit i corresponds to input data of GPIO (32+i).|
    +-----+---+------+-----+-----------------------------------------------------------------+

.. _gpio__PADOUTSET_32_63:

PADOUTSET_32_63
"""""""""""""""

GPIO pad output set register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                               Description                                |
    +=====+===+=========+=====+==========================================================================+
    |31:0 |W  |PADOUTSET|0x0  |GPIO output set bitfield: writing 1 to bit i sets GPIO (32+i) output to 1.|
    +-----+---+---------+-----+--------------------------------------------------------------------------+

.. _gpio__PADOUTCLR_32_63:

PADOUTCLR_32_63
"""""""""""""""

GPIO pad output clear register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                               Description                                |
    +=====+===+=========+=====+==========================================================================+
    |31:0 |W  |PADOUTCLR|0x0  |GPIO output set bitfield: writing 1 to bit i sets GPIO (32+i) output to 0.|
    +-----+---+---------+-----+--------------------------------------------------------------------------+

.. _gpio__INTEN_32_63:

INTEN_32_63
"""""""""""

GPIO pad interrupt enable configuration register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                                                 Description                                                 |
    +=====+===+=====+=====+=============================================================================================================+
    |31:0 |R/W|INTEN|0x0  |GPIO interrupt enable: bit i=0: disable interrupt for GPIO (32+i); bit i=1: enable interrupt for GPIO (32+i).|
    +-----+---+-----+-----+-------------------------------------------------------------------------------------------------------------+

.. _gpio__INTTYPE_32_47:

INTTYPE_32_47
"""""""""""""

GPIO pad interrupt type for GPIOs 32 to 47.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                                                          Description                                                                                                          |
    +=====+===+=======+=====+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|0x0  |GPIO interrupt type (2 bits per GPIO): for GPIO (32+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__INTTYPE_48_63:

INTTYPE_48_63
"""""""""""""

GPIO pad interrupt type for GPIOs 48 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                                                          Description                                                                                                          |
    +=====+===+=======+=====+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|0x0  |GPIO interrupt type (2 bits per GPIO): for GPIO (48+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__INTSTATUS_32_63:

INTSTATUS_32_63
"""""""""""""""

GPIO pad interrupt status register for GPIOs 32 to 63.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                              Description                                                                               |
    +=====+===+=========+=====+========================================================================================================================================================================+
    |31:0 |R  |INTSTATUS|0x0  |GPIO interrupt status flag. When read, bit i=1 signals that an interrupt has been received on GPIO (32+i). Reading INTSTATUS clears its value and clears interrupt line.|
    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__PADDIR_64_89:

PADDIR_64_89
""""""""""""

GPIO pad direction configuration register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+----------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                                      Description                                       |
    +=====+===+======+=====+========================================================================================+
    |25:0 |R/W|PADDIR|0x0  |GPIO direction: bit i=0: GPIO (64+i) in input mode; bit i=1: GPIO (64+i) in output mode.|
    +-----+---+------+-----+----------------------------------------------------------------------------------------+

.. _gpio__GPIOEN_64_89:

GPIOEN_64_89
""""""""""""

GPIO enable register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                                                                                                                           Description                                                                                                                           |
    +=====+===+======+=====+=================================================================================================================================================================================================================================================================+
    |25:0 |R/W|GPIOEN|0x0  |GPIO clock enable: bit i=0: disable clock for GPIO (64+i); bit i=1: enable clock for GPIO (64+i). GPIOs are grouped by 4, the clock gating of one group is done only if all 4 GPIOs' clocks are disable. Clock must be enabled for a GPIO to be used as an input.|
    +-----+---+------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__PADIN_64_89:

PADIN_64_89
"""""""""""

GPIO pad input value register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+----------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                          Description                           |
    +=====+===+=====+=====+================================================================+
    |25:0 |R  |PADIN|0x0  |GPIO input data: bit i corresponds to input data of GPIO (64+i).|
    +-----+---+-----+-----+----------------------------------------------------------------+

.. _gpio__PADOUT_64_89:

PADOUT_64_89
""""""""""""

GPIO pad output value register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+-----------------------------------------------------------------+
    |Bit #|R/W| Name |Reset|                           Description                           |
    +=====+===+======+=====+=================================================================+
    |25:0 |R/W|PADOUT|0x0  |GPIO output data: bit i corresponds to input data of GPIO (64+i).|
    +-----+---+------+-----+-----------------------------------------------------------------+

.. _gpio__PADOUTSET_64_89:

PADOUTSET_64_89
"""""""""""""""

GPIO pad output set register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                               Description                                |
    +=====+===+=========+=====+==========================================================================+
    |25:0 |W  |PADOUTSET|0x0  |GPIO output set bitfield: writing 1 to bit i sets GPIO (64+i) output to 1.|
    +-----+---+---------+-----+--------------------------------------------------------------------------+

.. _gpio__PADOUTCLR_64_89:

PADOUTCLR_64_89
"""""""""""""""

GPIO pad output clear register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                               Description                                |
    +=====+===+=========+=====+==========================================================================+
    |25:0 |W  |PADOUTCLR|0x0  |GPIO output set bitfield: writing 1 to bit i sets GPIO (64+i) output to 0.|
    +-----+---+---------+-----+--------------------------------------------------------------------------+

.. _gpio__INTEN_64_89:

INTEN_64_89
"""""""""""

GPIO pad interrupt enable configuration register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                                                 Description                                                 |
    +=====+===+=====+=====+=============================================================================================================+
    |25:0 |R/W|INTEN|0x0  |GPIO interrupt enable: bit i=0: disable interrupt for GPIO (64+i); bit i=1: enable interrupt for GPIO (64+i).|
    +-----+---+-----+-----+-------------------------------------------------------------------------------------------------------------+

.. _gpio__INTTYPE_64_79:

INTTYPE_64_79
"""""""""""""

GPIO pad interrupt type for GPIO 64 to 79.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                                                          Description                                                                                                          |
    +=====+===+=======+=====+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|0x0  |GPIO interrupt type (2 bits per GPIO): for GPIO (64+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__INTTYPE_80_89:

INTTYPE_80_89
"""""""""""""

GPIO pad interrupt type for GPIO 80 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                                                          Description                                                                                                          |
    +=====+===+=======+=====+===============================================================================================================================================================================================================================+
    |19:0 |R/W|INTTYPE|0x0  |GPIO interrupt type (2 bits per GPIO): for GPIO (80+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio__INTSTATUS_64_89:

INTSTATUS_64_89
"""""""""""""""

GPIO pad interrupt status register for GPIO 64 to 89.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                              Description                                                                               |
    +=====+===+=========+=====+========================================================================================================================================================================+
    |25:0 |R  |INTSTATUS|0x0  |GPIO interrupt status flag. When read, bit i=1 signals that an interrupt has been received on GPIO (64+i). Reading INTSTATUS clears its value and clears interrupt line.|
    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
