{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624443957661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624443957676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 10:25:57 2021 " "Processing started: Wed Jun 23 10:25:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624443957676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443957676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off guess_number -c guess_number " "Command: quartus_map --read_settings_files=on --write_settings_files=off guess_number -c guess_number" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443957676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624443958474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624443958474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guess_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guess_final-Structural " "Found design unit 1: guess_final-Structural" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969917 ""} { "Info" "ISGN_ENTITY_NAME" "1 guess_final " "Found entity 1: guess_final" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_select-Behavioral " "Found design unit 1: disp_select-Behavioral" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969932 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_select " "Found entity 1: disp_select" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_bcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd_fsm-Behav " "Found design unit 1: bin_to_bcd_fsm-Behav" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/QuartosLsd/projfinal/bin_to_bcd_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969948 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_fsm " "Found entity 1: bin_to_bcd_fsm" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/QuartosLsd/projfinal/bin_to_bcd_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guesss_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guesss_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guesss_number-Behavioral " "Found design unit 1: guesss_number-Behavioral" {  } { { "guesss_number.vhd" "" { Text "C:/QuartosLsd/projfinal/guesss_number.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969948 ""} { "Info" "ISGN_ENTITY_NAME" "1 guesss_number " "Found entity 1: guesss_number" {  } { { "guesss_number.vhd" "" { Text "C:/QuartosLsd/projfinal/guesss_number.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/QuartosLsd/projfinal/Bin7SegDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/QuartosLsd/projfinal/Bin7SegDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqdivider-RTL " "Found design unit 1: freqdivider-RTL" {  } { { "freqdivider.vhd" "" { Text "C:/QuartosLsd/projfinal/freqdivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969963 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqdivider " "Found entity 1: freqdivider" {  } { { "freqdivider.vhd" "" { Text "C:/QuartosLsd/projfinal/freqdivider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/QuartosLsd/projfinal/Debouncer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/QuartosLsd/projfinal/Debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-heavy " "Found design unit 1: pseudo_random_generator-heavy" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/QuartosLsd/projfinal/pseudo_random_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pseudo_random_generator-light " "Found design unit 2: pseudo_random_generator-light" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/QuartosLsd/projfinal/pseudo_random_generator.vhd" 1304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969995 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/QuartosLsd/projfinal/pseudo_random_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443969995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443969995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_select_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_select_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_select_tb-Stimulus " "Found design unit 1: disp_select_tb-Stimulus" {  } { { "disp_select_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443970010 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_select_tb " "Found entity 1: disp_select_tb" {  } { { "disp_select_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443970010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443970010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd_tb-Stimulus " "Found design unit 1: bintobcd_tb-Stimulus" {  } { { "bintobcd_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/bintobcd_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443970010 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd_tb " "Found entity 1: bintobcd_tb" {  } { { "bintobcd_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/bintobcd_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624443970010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443970010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "guess_final " "Elaborating entity \"guess_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624443970104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG guess_final.vhd(14) " "VHDL Signal Declaration warning at guess_final.vhd(14): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624443970120 "|guess_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqdivider freqdivider:freq_div1hz A:rtl " "Elaborating entity \"freqdivider\" using architecture \"A:rtl\" for hierarchy \"freqdivider:freq_div1hz\"" {  } { { "guess_final.vhd" "freq_div1hz" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqdivider freqdivider:freq_div2hz A:rtl " "Elaborating entity \"freqdivider\" using architecture \"A:rtl\" for hierarchy \"freqdivider:freq_div2hz\"" {  } { { "guess_final.vhd" "freq_div2hz" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqdivider freqdivider:freq_div4hz A:rtl " "Elaborating entity \"freqdivider\" using architecture \"A:rtl\" for hierarchy \"freqdivider:freq_div4hz\"" {  } { { "guess_final.vhd" "freq_div4hz" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqdivider freqdivider:freq_div8hz A:rtl " "Elaborating entity \"freqdivider\" using architecture \"A:rtl\" for hierarchy \"freqdivider:freq_div8hz\"" {  } { { "guess_final.vhd" "freq_div8hz" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Debouncer Debouncer:Debouncer0 A:behavioral " "Elaborating entity \"Debouncer\" using architecture \"A:behavioral\" for hierarchy \"Debouncer:Debouncer0\"" {  } { { "guess_final.vhd" "Debouncer0" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator pseudo_random_generator:rnd_08_gen A:heavy " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:heavy\" for hierarchy \"pseudo_random_generator:rnd_08_gen\"" {  } { { "guess_final.vhd" "rnd_08_gen" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator pseudo_random_generator:rnd_led_gen A:heavy " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:heavy\" for hierarchy \"pseudo_random_generator:rnd_led_gen\"" {  } { { "guess_final.vhd" "rnd_led_gen" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "guesss_number guesss_number:guess_number A:behavioral " "Elaborating entity \"guesss_number\" using architecture \"A:behavioral\" for hierarchy \"guesss_number:guess_number\"" {  } { { "guess_final.vhd" "guess_number" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_to_bcd_fsm bin_to_bcd_fsm:bin_to_bcd0 A:behav " "Elaborating entity \"bin_to_bcd_fsm\" using architecture \"A:behav\" for hierarchy \"bin_to_bcd_fsm:bin_to_bcd0\"" {  } { { "guess_final.vhd" "bin_to_bcd0" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "disp_select disp_select:disp_select A:behavioral " "Elaborating entity \"disp_select\" using architecture \"A:behavioral\" for hierarchy \"disp_select:disp_select\"" {  } { { "guess_final.vhd" "disp_select" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(34) " "VHDL Process Statement warning at disp_select.vhd(34): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(35) " "VHDL Process Statement warning at disp_select.vhd(35): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(36) " "VHDL Process Statement warning at disp_select.vhd(36): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(37) " "VHDL Process Statement warning at disp_select.vhd(37): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(38) " "VHDL Process Statement warning at disp_select.vhd(38): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(39) " "VHDL Process Statement warning at disp_select.vhd(39): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(40) " "VHDL Process Statement warning at disp_select.vhd(40): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin disp_select.vhd(41) " "VHDL Process Statement warning at disp_select.vhd(41): signal \"textin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable disp_select.vhd(43) " "VHDL Process Statement warning at disp_select.vhd(43): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7In disp_select.vhd(44) " "VHDL Process Statement warning at disp_select.vhd(44): signal \"d7In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6In disp_select.vhd(45) " "VHDL Process Statement warning at disp_select.vhd(45): signal \"d6In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5In disp_select.vhd(46) " "VHDL Process Statement warning at disp_select.vhd(46): signal \"d5In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4In disp_select.vhd(47) " "VHDL Process Statement warning at disp_select.vhd(47): signal \"d4In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970291 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin_s2 disp_select.vhd(48) " "VHDL Process Statement warning at disp_select.vhd(48): signal \"textin_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970307 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin_s2 disp_select.vhd(49) " "VHDL Process Statement warning at disp_select.vhd(49): signal \"textin_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970307 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin_s2 disp_select.vhd(50) " "VHDL Process Statement warning at disp_select.vhd(50): signal \"textin_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970307 "|guess_final|disp_select:disp_select"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textin_s2 disp_select.vhd(51) " "VHDL Process Statement warning at disp_select.vhd(51): signal \"textin_s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624443970307 "|guess_final|disp_select:disp_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:bin7seg7 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:bin7seg7\"" {  } { { "guess_final.vhd" "bin7seg7" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443970307 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624443972417 "|guess_final|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624443972417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624443972573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624443973934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624443974387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624443974387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624443974699 "|guess_final|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624443974699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2002 " "Implemented 2002 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624443974699 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624443974699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1912 " "Implemented 1912 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624443974699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624443974699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624443974715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 10:26:14 2021 " "Processing ended: Wed Jun 23 10:26:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624443974715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624443974715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624443974715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624443974715 ""}
