###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:54:48 2025
#  Design:            axis_sa
#  Command:           report_timing -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.setup.timing.rpt"
###############################################################
Path 1: MET (0.241 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) s_ready
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.161 (P)
            Arrival:=    2.000        0.006

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.006
          Data Path:+    1.128
              Slack:=    0.241

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK       R     (arrival)                        20  0.031       -    0.006  
  retime_s1_5_reg/Q                  -      CK->Q    F     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.127    0.132  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           5  0.178   0.097    0.229  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y     F     INV_X1M_A9PP140ZTUL_C35          59  0.113   0.190    0.419  
  g33669__7482/Y                     -      A->Y     F     AND2_X1M_A9PP140ZTUL_C35          2  0.290   0.100    0.519  
  g39222__6417/Y                     -      A0->Y    R     AOI22_X1M_A9PP140ZTUL_C35         1  0.040   0.071    0.591  
  g39176__5122/Y                     -      B->Y     F     NAND4_X1M_A9PP140ZTUL_C35         1  0.118   0.023    0.614  
  g39175__1705/Y                     -      A->Y     F     OR3_X2M_A9PP140ZTUL_C35          54  0.048   0.163    0.777  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y     F     BUFH_X1M_A9PP140ZTUL_C35         37  0.232   0.162    0.939  
  g46132/Y                           -      A->Y     R     INV_X2M_A9PP140ZTUL_C35          67  0.219   0.195    1.134  
  s_ready                            -      s_ready  R     -                                67  0.246   0.000    1.134  
#---------------------------------------------------------------------------------------------------------------------
Path 2: MET (1.237 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) retime_s5_125_reg/CK
              Clock: (R) CLK
           Endpoint: (R) m_valid
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.135
              Slack:=    1.237

#--------------------------------------------------------------------------------------------------------
# Timing Point          Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  retime_s5_125_reg/CK  -      CK       R     (arrival)                        20  0.043       -    0.003  
  retime_s5_125_reg/Q   -      CK->Q    R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.053    0.056  
  g33683/Y              -      B->Y     R     AND2_X1M_A9PP140ZTUL_C35          5  0.018   0.082    0.138  
  m_valid               -      m_valid  R     -                                 5  0.120   0.000    0.138  
#--------------------------------------------------------------------------------------------------------
Path 3: MET (1.280 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) retime_s9_48_reg/CK
              Clock: (R) CLK
           Endpoint: (R) m_last
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.094
              Slack:=    1.280

#------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  retime_s9_48_reg/CK  -      CK      R     (arrival)                        20  0.042       -    0.002  
  retime_s9_48_reg/Q   -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       4  0.042   0.094    0.095  
  m_last               -      m_last  R     -                                 4  0.092   0.000    0.095  
#------------------------------------------------------------------------------------------------------
Path 4: MET (1.302 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][14]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.071
              Slack:=    1.302

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][14]/CK  -      CK             R     (arrival)                        20  0.043       -    0.002  
  ro_reg[0][7][14]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.071    0.073  
  m_data[0][14]        -      m_data[0][14]  R     -                                 2  0.049   0.000    0.073  
#-------------------------------------------------------------------------------------------------------------
Path 5: MET (1.302 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][15]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.071
              Slack:=    1.302

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][15]/CK  -      CK             R     (arrival)                        20  0.043       -    0.002  
  ro_reg[0][7][15]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.071    0.073  
  m_data[0][15]        -      m_data[0][15]  R     -                                 2  0.049   0.000    0.073  
#-------------------------------------------------------------------------------------------------------------
Path 6: MET (1.302 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][12]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.070
              Slack:=    1.302

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][12]/CK  -      CK             R     (arrival)                        20  0.043       -    0.003  
  ro_reg[0][7][12]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.070    0.073  
  m_data[0][12]        -      m_data[0][12]  R     -                                 2  0.048   0.000    0.073  
#-------------------------------------------------------------------------------------------------------------
Path 7: MET (1.303 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][11]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.069
              Slack:=    1.303

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][11]/CK  -      CK             R     (arrival)                        20  0.043       -    0.003  
  ro_reg[0][7][11]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.069    0.072  
  m_data[0][11]        -      m_data[0][11]  R     -                                 2  0.046   0.000    0.072  
#-------------------------------------------------------------------------------------------------------------
Path 8: MET (1.304 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][13]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.068
              Slack:=    1.304

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][13]/CK  -      CK             R     (arrival)                        20  0.043       -    0.003  
  ro_reg[0][7][13]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.068    0.071  
  m_data[0][13]        -      m_data[0][13]  R     -                                 2  0.045   0.000    0.071  
#-------------------------------------------------------------------------------------------------------------
Path 9: MET (1.304 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][10]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.068
              Slack:=    1.304

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][10]/CK  -      CK             R     (arrival)                        20  0.043       -    0.003  
  ro_reg[0][7][10]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.068    0.071  
  m_data[0][10]        -      m_data[0][10]  R     -                                 2  0.045   0.000    0.071  
#-------------------------------------------------------------------------------------------------------------
Path 10: MET (1.304 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][8]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.068
              Slack:=    1.304

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][8]/CK  -      CK            R     (arrival)                        20  0.043       -    0.003  
  ro_reg[0][7][8]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.068    0.071  
  m_data[0][8]        -      m_data[0][8]  R     -                                 2  0.045   0.000    0.071  
#-----------------------------------------------------------------------------------------------------------
Path 11: MET (1.305 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][5]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.068
              Slack:=    1.305

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][5]/CK  -      CK            R     (arrival)                        20  0.043       -    0.002  
  ro_reg[0][7][5]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.068    0.070  
  m_data[0][5]        -      m_data[0][5]  R     -                                 2  0.044   0.000    0.070  
#-----------------------------------------------------------------------------------------------------------
Path 12: MET (1.305 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][3]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.067
              Slack:=    1.305

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][3]/CK  -      CK            R     (arrival)                        20  0.041       -    0.003  
  ro_reg[0][7][3]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.067    0.070  
  m_data[0][3]        -      m_data[0][3]  R     -                                 2  0.044   0.000    0.070  
#-----------------------------------------------------------------------------------------------------------
Path 13: MET (1.305 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][6]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.067
              Slack:=    1.305

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][6]/CK  -      CK            R     (arrival)                        20  0.043       -    0.002  
  ro_reg[0][7][6]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.067    0.070  
  m_data[0][6]        -      m_data[0][6]  R     -                                 2  0.043   0.000    0.070  
#-----------------------------------------------------------------------------------------------------------
Path 14: MET (1.306 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][7]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.067
              Slack:=    1.306

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][7]/CK  -      CK            R     (arrival)                        20  0.043       -    0.003  
  ro_reg[0][7][7]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.067    0.069  
  m_data[0][7]        -      m_data[0][7]  R     -                                 2  0.043   0.000    0.069  
#-----------------------------------------------------------------------------------------------------------
Path 15: MET (1.306 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][9]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.067
              Slack:=    1.306

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][9]/CK  -      CK            R     (arrival)                        20  0.043       -    0.003  
  ro_reg[0][7][9]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.067    0.069  
  m_data[0][9]        -      m_data[0][9]  R     -                                 2  0.042   0.000    0.069  
#-----------------------------------------------------------------------------------------------------------
Path 16: MET (1.307 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][2]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.065
              Slack:=    1.307

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][2]/CK  -      CK            R     (arrival)                        20  0.041       -    0.003  
  ro_reg[0][7][2]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.065    0.068  
  m_data[0][2]        -      m_data[0][2]  R     -                                 2  0.040   0.000    0.068  
#-----------------------------------------------------------------------------------------------------------
Path 17: MET (1.307 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][4]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.066
              Slack:=    1.307

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][4]/CK  -      CK            R     (arrival)                        20  0.043       -    0.002  
  ro_reg[0][7][4]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.066    0.068  
  m_data[0][4]        -      m_data[0][4]  R     -                                 2  0.041   0.000    0.068  
#-----------------------------------------------------------------------------------------------------------
Path 18: MET (1.307 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][0]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.064
              Slack:=    1.307

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][0]/CK  -      CK            R     (arrival)                        20  0.041       -    0.003  
  ro_reg[0][7][0]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.064    0.068  
  m_data[0][0]        -      m_data[0][0]  R     -                                 2  0.039   0.000    0.068  
#-----------------------------------------------------------------------------------------------------------
Path 19: MET (1.308 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][1]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[0][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.064
              Slack:=    1.308

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][1]/CK  -      CK            R     (arrival)                        20  0.041       -    0.003  
  ro_reg[0][7][1]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.064    0.067  
  m_data[0][1]        -      m_data[0][1]  R     -                                 2  0.038   0.000    0.067  
#-----------------------------------------------------------------------------------------------------------
Path 20: MET (1.308 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][4]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.160 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.063
              Slack:=    1.308

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][4]/CK  -      CK            R     (arrival)                        20  0.043       -    0.004  
  ro_reg[1][7][4]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.063    0.067  
  m_data[1][4]        -      m_data[1][4]  R     -                                 2  0.035   0.000    0.067  
#-----------------------------------------------------------------------------------------------------------
Path 21: MET (1.309 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][14]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.063
              Slack:=    1.309

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][14]/CK  -      CK             R     (arrival)                        20  0.041       -    0.003  
  ro_reg[1][7][14]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.063    0.066  
  m_data[1][14]        -      m_data[1][14]  R     -                                 2  0.036   0.000    0.066  
#-------------------------------------------------------------------------------------------------------------
Path 22: MET (1.309 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][12]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.063
              Slack:=    1.309

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][12]/CK  -      CK             R     (arrival)                        20  0.041       -    0.003  
  ro_reg[1][7][12]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.062    0.066  
  m_data[1][12]        -      m_data[1][12]  R     -                                 2  0.035   0.000    0.066  
#-------------------------------------------------------------------------------------------------------------
Path 23: MET (1.309 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][1]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.064
              Slack:=    1.309

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][1]/CK  -      CK            R     (arrival)                        20  0.040       -    0.002  
  ro_reg[3][7][1]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.064    0.066  
  m_data[3][1]        -      m_data[3][1]  R     -                                 2  0.038   0.000    0.066  
#-----------------------------------------------------------------------------------------------------------
Path 24: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][0]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.064
              Slack:=    1.310

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][0]/CK  -      CK            R     (arrival)                        20  0.040       -    0.002  
  ro_reg[3][7][0]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.064    0.065  
  m_data[3][0]        -      m_data[3][0]  R     -                                 2  0.038   0.000    0.065  
#-----------------------------------------------------------------------------------------------------------
Path 25: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][6]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.061
              Slack:=    1.310

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][6]/CK  -      CK            R     (arrival)                        20  0.041       -    0.004  
  ro_reg[1][7][6]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.061    0.065  
  m_data[1][6]        -      m_data[1][6]  R     -                                 2  0.033   0.000    0.065  
#-----------------------------------------------------------------------------------------------------------
Path 26: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][2]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.160 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.061
              Slack:=    1.310

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][2]/CK  -      CK            R     (arrival)                        20  0.043       -    0.004  
  ro_reg[1][7][2]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.061    0.065  
  m_data[1][2]        -      m_data[1][2]  R     -                                 2  0.032   0.000    0.065  
#-----------------------------------------------------------------------------------------------------------
Path 27: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][1]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.061
              Slack:=    1.310

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][1]/CK  -      CK            R     (arrival)                        20  0.043       -    0.004  
  ro_reg[1][7][1]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.061    0.065  
  m_data[1][1]        -      m_data[1][1]  R     -                                 2  0.032   0.000    0.065  
#-----------------------------------------------------------------------------------------------------------
Path 28: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][15]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.061
              Slack:=    1.310

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][15]/CK  -      CK             R     (arrival)                        20  0.041       -    0.003  
  ro_reg[1][7][15]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.061    0.065  
  m_data[1][15]        -      m_data[1][15]  R     -                                 2  0.034   0.000    0.065  
#-------------------------------------------------------------------------------------------------------------
Path 29: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][5]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.061
              Slack:=    1.310

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][5]/CK  -      CK            R     (arrival)                        20  0.041       -    0.004  
  ro_reg[1][7][5]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.061    0.065  
  m_data[1][5]        -      m_data[1][5]  R     -                                 2  0.033   0.000    0.065  
#-----------------------------------------------------------------------------------------------------------
Path 30: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][3]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.160 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.060
              Slack:=    1.310

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][3]/CK  -      CK            R     (arrival)                        20  0.043       -    0.004  
  ro_reg[1][7][3]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.043   0.060    0.065  
  m_data[1][3]        -      m_data[1][3]  R     -                                 2  0.031   0.000    0.065  
#-----------------------------------------------------------------------------------------------------------
Path 31: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][13]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.061
              Slack:=    1.310

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][13]/CK  -      CK             R     (arrival)                        20  0.041       -    0.003  
  ro_reg[1][7][13]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.061    0.065  
  m_data[1][13]        -      m_data[1][13]  R     -                                 2  0.033   0.000    0.065  
#-------------------------------------------------------------------------------------------------------------
Path 32: MET (1.310 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][9]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.061
              Slack:=    1.310

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][9]/CK  -      CK            R     (arrival)                        20  0.041       -    0.004  
  ro_reg[1][7][9]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.061    0.065  
  m_data[1][9]        -      m_data[1][9]  R     -                                 2  0.032   0.000    0.065  
#-----------------------------------------------------------------------------------------------------------
Path 33: MET (1.311 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][11]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.061
              Slack:=    1.311

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][11]/CK  -      CK             R     (arrival)                        20  0.041       -    0.004  
  ro_reg[1][7][11]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.061    0.064  
  m_data[1][11]        -      m_data[1][11]  R     -                                 2  0.032   0.000    0.064  
#-------------------------------------------------------------------------------------------------------------
Path 34: MET (1.311 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][7]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.061
              Slack:=    1.311

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][7]/CK  -      CK            R     (arrival)                        20  0.041       -    0.003  
  ro_reg[1][7][7]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.061    0.064  
  m_data[1][7]        -      m_data[1][7]  R     -                                 2  0.032   0.000    0.064  
#-----------------------------------------------------------------------------------------------------------
Path 35: MET (1.311 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][8]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.060
              Slack:=    1.311

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][8]/CK  -      CK            R     (arrival)                        20  0.041       -    0.004  
  ro_reg[1][7][8]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.060    0.064  
  m_data[1][8]        -      m_data[1][8]  R     -                                 2  0.031   0.000    0.064  
#-----------------------------------------------------------------------------------------------------------
Path 36: MET (1.311 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][10]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.004

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.004
          Data Path:+    0.060
              Slack:=    1.311

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][10]/CK  -      CK             R     (arrival)                        20  0.041       -    0.004  
  ro_reg[1][7][10]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.041   0.060    0.064  
  m_data[1][10]        -      m_data[1][10]  R     -                                 2  0.031   0.000    0.064  
#-------------------------------------------------------------------------------------------------------------
Path 37: MET (1.311 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][3]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.062
              Slack:=    1.311

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][3]/CK  -      CK            R     (arrival)                        20  0.040       -    0.002  
  ro_reg[3][7][3]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.062    0.064  
  m_data[3][3]        -      m_data[3][3]  R     -                                 2  0.034   0.000    0.064  
#-----------------------------------------------------------------------------------------------------------
Path 38: MET (1.312 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][2]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.061
              Slack:=    1.312

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][2]/CK  -      CK            R     (arrival)                        20  0.040       -    0.002  
  ro_reg[3][7][2]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.061    0.063  
  m_data[3][2]        -      m_data[3][2]  R     -                                 2  0.033   0.000    0.063  
#-----------------------------------------------------------------------------------------------------------
Path 39: MET (1.312 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][5]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.061
              Slack:=    1.312

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][5]/CK  -      CK            R     (arrival)                        20  0.040       -    0.002  
  ro_reg[3][7][5]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.061    0.063  
  m_data[3][5]        -      m_data[3][5]  R     -                                 2  0.033   0.000    0.063  
#-----------------------------------------------------------------------------------------------------------
Path 40: MET (1.313 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][4]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.060
              Slack:=    1.313

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][4]/CK  -      CK            R     (arrival)                        20  0.040       -    0.002  
  ro_reg[3][7][4]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.060    0.062  
  m_data[3][4]        -      m_data[3][4]  R     -                                 2  0.031   0.000    0.062  
#-----------------------------------------------------------------------------------------------------------
Path 41: MET (1.313 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][7]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.058
              Slack:=    1.313

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][7]/CK  -      CK            R     (arrival)                        20  0.035       -    0.003  
  ro_reg[3][7][7]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.062  
  m_data[3][7]        -      m_data[3][7]  R     -                                 2  0.030   0.000    0.062  
#-----------------------------------------------------------------------------------------------------------
Path 42: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][7]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.060
              Slack:=    1.314

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][7]/CK  -      CK            R     (arrival)                        20  0.042       -    0.001  
  ro_reg[2][7][7]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.042   0.060    0.061  
  m_data[2][7]        -      m_data[2][7]  R     -                                 2  0.030   0.000    0.061  
#-----------------------------------------------------------------------------------------------------------
Path 43: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][9]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.058
              Slack:=    1.314

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][9]/CK  -      CK            R     (arrival)                        20  0.035       -    0.003  
  ro_reg[3][7][9]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.061  
  m_data[3][9]        -      m_data[3][9]  R     -                                 2  0.029   0.000    0.061  
#-----------------------------------------------------------------------------------------------------------
Path 44: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][6]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.059
              Slack:=    1.314

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][6]/CK  -      CK            R     (arrival)                        20  0.040       -    0.002  
  ro_reg[3][7][6]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.059    0.061  
  m_data[3][6]        -      m_data[3][6]  R     -                                 2  0.030   0.000    0.061  
#-----------------------------------------------------------------------------------------------------------
Path 45: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][0]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[1][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.060
              Slack:=    1.314

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][0]/CK  -      CK            R     (arrival)                        20  0.040       -    0.001  
  ro_reg[1][7][0]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.060    0.061  
  m_data[1][0]        -      m_data[1][0]  R     -                                 2  0.032   0.000    0.061  
#-----------------------------------------------------------------------------------------------------------
Path 46: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][6]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.060
              Slack:=    1.314

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][6]/CK  -      CK            R     (arrival)                        20  0.042       -    0.001  
  ro_reg[2][7][6]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.042   0.060    0.061  
  m_data[2][6]        -      m_data[2][6]  R     -                                 2  0.030   0.000    0.061  
#-----------------------------------------------------------------------------------------------------------
Path 47: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][8]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.057
              Slack:=    1.314

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][8]/CK  -      CK            R     (arrival)                        20  0.035       -    0.003  
  ro_reg[3][7][8]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.061  
  m_data[3][8]        -      m_data[3][8]  R     -                                 2  0.028   0.000    0.061  
#-----------------------------------------------------------------------------------------------------------
Path 48: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][10]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.159 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.058
              Slack:=    1.314

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][10]/CK  -      CK             R     (arrival)                        20  0.035       -    0.003  
  ro_reg[3][7][10]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.061  
  m_data[3][10]        -      m_data[3][10]  R     -                                 2  0.029   0.000    0.061  
#-------------------------------------------------------------------------------------------------------------
Path 49: MET (1.314 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][0]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.060
              Slack:=    1.314

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][0]/CK  -      CK            R     (arrival)                        20  0.039       -    0.001  
  ro_reg[2][7][0]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.039   0.060    0.061  
  m_data[2][0]        -      m_data[2][0]  R     -                                 2  0.031   0.000    0.061  
#-----------------------------------------------------------------------------------------------------------
Path 50: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][5]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][5]/CK  -      CK            R     (arrival)                        20  0.042       -    0.001  
  ro_reg[2][7][5]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.042   0.059    0.060  
  m_data[2][5]        -      m_data[2][5]  R     -                                 2  0.029   0.000    0.060  
#-----------------------------------------------------------------------------------------------------------
Path 51: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][3]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][3]/CK  -      CK            R     (arrival)                        20  0.039       -    0.001  
  ro_reg[2][7][3]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.039   0.059    0.060  
  m_data[2][3]        -      m_data[2][3]  R     -                                 2  0.030   0.000    0.060  
#-----------------------------------------------------------------------------------------------------------
Path 52: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][11]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.158 (P)
            Arrival:=    2.000        0.003

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.003
          Data Path:+    0.057
              Slack:=    1.315

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][11]/CK  -      CK             R     (arrival)                        20  0.035       -    0.003  
  ro_reg[3][7][11]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.060  
  m_data[3][11]        -      m_data[3][11]  R     -                                 2  0.028   0.000    0.060  
#-------------------------------------------------------------------------------------------------------------
Path 53: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][2]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][2]/CK  -      CK            R     (arrival)                        20  0.039       -    0.001  
  ro_reg[2][7][2]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.039   0.059    0.060  
  m_data[2][2]        -      m_data[2][2]  R     -                                 2  0.030   0.000    0.060  
#-----------------------------------------------------------------------------------------------------------
Path 54: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][4]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][4]/CK  -      CK            R     (arrival)                        20  0.039       -    0.001  
  ro_reg[2][7][4]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.039   0.059    0.060  
  m_data[2][4]        -      m_data[2][4]  R     -                                 2  0.030   0.000    0.060  
#-----------------------------------------------------------------------------------------------------------
Path 55: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][1]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][1]/CK  -      CK            R     (arrival)                        20  0.039       -    0.001  
  ro_reg[2][7][1]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.039   0.059    0.060  
  m_data[2][1]        -      m_data[2][1]  R     -                                 2  0.030   0.000    0.060  
#-----------------------------------------------------------------------------------------------------------
Path 56: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][11]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][11]/CK  -      CK             R     (arrival)                        20  0.040       -    0.001  
  ro_reg[2][7][11]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.059    0.060  
  m_data[2][11]        -      m_data[2][11]  R     -                                 2  0.030   0.000    0.060  
#-------------------------------------------------------------------------------------------------------------
Path 57: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][8]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][8]/CK  -      CK            R     (arrival)                        20  0.042       -    0.001  
  ro_reg[2][7][8]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.042   0.059    0.060  
  m_data[2][8]        -      m_data[2][8]  R     -                                 2  0.028   0.000    0.060  
#-----------------------------------------------------------------------------------------------------------
Path 58: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][13]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.315

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][13]/CK  -      CK             R     (arrival)                        20  0.040       -    0.001  
  ro_reg[2][7][13]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.059    0.060  
  m_data[2][13]        -      m_data[2][13]  R     -                                 2  0.029   0.000    0.060  
#-------------------------------------------------------------------------------------------------------------
Path 59: MET (1.315 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][14]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.058
              Slack:=    1.315

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][14]/CK  -      CK             R     (arrival)                        20  0.035       -    0.001  
  ro_reg[3][7][14]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.060  
  m_data[3][14]        -      m_data[3][14]  R     -                                 2  0.029   0.000    0.060  
#-------------------------------------------------------------------------------------------------------------
Path 60: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][14]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.316

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][14]/CK  -      CK             R     (arrival)                        20  0.040       -    0.001  
  ro_reg[2][7][14]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.059    0.059  
  m_data[2][14]        -      m_data[2][14]  R     -                                 2  0.029   0.000    0.059  
#-------------------------------------------------------------------------------------------------------------
Path 61: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][15]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.316

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][15]/CK  -      CK             R     (arrival)                        20  0.040       -    0.001  
  ro_reg[2][7][15]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.059    0.059  
  m_data[2][15]        -      m_data[2][15]  R     -                                 2  0.028   0.000    0.059  
#-------------------------------------------------------------------------------------------------------------
Path 62: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][9]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.058
              Slack:=    1.316

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][9]/CK  -      CK            R     (arrival)                        20  0.042       -    0.001  
  ro_reg[2][7][9]/Q   -      CK->Q         R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.042   0.058    0.059  
  m_data[2][9]        -      m_data[2][9]  R     -                                 2  0.028   0.000    0.059  
#-----------------------------------------------------------------------------------------------------------
Path 63: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][10]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.059
              Slack:=    1.316

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][10]/CK  -      CK             R     (arrival)                        20  0.040       -    0.001  
  ro_reg[2][7][10]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.059    0.059  
  m_data[2][10]        -      m_data[2][10]  R     -                                 2  0.029   0.000    0.059  
#-------------------------------------------------------------------------------------------------------------
Path 64: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][13]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.058
              Slack:=    1.316

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][13]/CK  -      CK             R     (arrival)                        20  0.035       -    0.001  
  ro_reg[3][7][13]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.059  
  m_data[3][13]        -      m_data[3][13]  R     -                                 2  0.029   0.000    0.059  
#-------------------------------------------------------------------------------------------------------------
Path 65: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][15]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.058
              Slack:=    1.316

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][15]/CK  -      CK             R     (arrival)                        20  0.035       -    0.001  
  ro_reg[3][7][15]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.059  
  m_data[3][15]        -      m_data[3][15]  R     -                                 2  0.029   0.000    0.059  
#-------------------------------------------------------------------------------------------------------------
Path 66: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][12]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[3][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.157 (P)
            Arrival:=    2.000        0.002

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.002
          Data Path:+    0.057
              Slack:=    1.316

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][12]/CK  -      CK             R     (arrival)                        20  0.035       -    0.002  
  ro_reg[3][7][12]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.035   0.058    0.059  
  m_data[3][12]        -      m_data[3][12]  R     -                                 2  0.028   0.000    0.059  
#-------------------------------------------------------------------------------------------------------------
Path 67: MET (1.316 ns) Late Output Delay Assertion
               View: wc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][12]/CK
              Clock: (R) CLK
           Endpoint: (R) m_data[2][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+    0.000       -0.156
        Net Latency:+    0.000 (P)    0.156 (P)
            Arrival:=    2.000        0.001

       Output Delay:-    0.500
        Uncertainty:-    0.125
      Required Time:=    1.375
       Launch Clock:=    0.001
          Data Path:+    0.058
              Slack:=    1.316

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][12]/CK  -      CK             R     (arrival)                        20  0.040       -    0.001  
  ro_reg[2][7][12]/Q   -      CK->Q          R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.040   0.058    0.059  
  m_data[2][12]        -      m_data[2][12]  R     -                                 2  0.028   0.000    0.059  
#-------------------------------------------------------------------------------------------------------------

