// Seed: 2539974610
module module_0;
  wire id_1;
  assign module_2.id_2 = 0;
  module_3 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1
);
  input logic [7:0] id_1;
  module_0 modCall_1 ();
  always_comb @(posedge id_1 or -1 or negedge id_1[-1 : 1]) $clog2(78);
  ;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    input tri1 id_4
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
endmodule
