// Seed: 3931297369
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    output wand id_6,
    input wand id_7,
    input tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output wand id_13
);
  assign id_13 = 1;
  uwire id_15;
  always @(negedge ~id_15) #1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri id_3,
    output wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input uwire id_8,
    output tri0 id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  wor  id_14;
  assign id_14 = id_14 - id_14;
  module_0(
      id_3, id_8, id_6, id_9, id_8, id_8, id_4, id_8, id_6, id_6, id_0, id_0, id_0, id_3
  );
endmodule
