# FPGA Projects

This repository showcases a collection of my projects developed using Verilog and SystemVerilog. Each HDL project was implemented and tested on the Nexys A7 FPGA board, demonstrating a range of functionalities and design techniques.
