Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Chifundo Fedlimid\Desktop\NIOS_2\NIOS_2.qsys" --block-symbol-file --output-directory="C:\Users\Chifundo Fedlimid\Desktop\NIOS_2\NIOS_2" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading NIOS_2/NIOS_2.qsys
Progress: Reading input file
Progress: Adding LEDR [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDR
Progress: Adding NIOS_2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module NIOS_2
Progress: Adding SW [altera_avalon_pio 16.1]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_2.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Chifundo Fedlimid\Desktop\NIOS_2\NIOS_2.qsys" --synthesis=VERILOG --output-directory="C:\Users\Chifundo Fedlimid\Desktop\NIOS_2\NIOS_2\synthesis" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading NIOS_2/NIOS_2.qsys
Progress: Reading input file
Progress: Adding LEDR [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDR
Progress: Adding NIOS_2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module NIOS_2
Progress: Adding SW [altera_avalon_pio 16.1]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_2.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOS_2: Generating NIOS_2 "NIOS_2" for QUARTUS_SYNTH
Info: LEDR: Starting RTL generation for module 'NIOS_2_LEDR'
Info: LEDR:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_2_LEDR --dir=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0001_LEDR_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0001_LEDR_gen//NIOS_2_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'NIOS_2_LEDR'
Info: LEDR: "NIOS_2" instantiated altera_avalon_pio "LEDR"
Info: NIOS_2: "NIOS_2" instantiated altera_nios2_gen2 "NIOS_2"
Info: SW: Starting RTL generation for module 'NIOS_2_SW'
Info: SW:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_2_SW --dir=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0002_SW_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0002_SW_gen//NIOS_2_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 'NIOS_2_SW'
Info: SW: "NIOS_2" instantiated altera_avalon_pio "SW"
Info: jtag_uart_0: Starting RTL generation for module 'NIOS_2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_2_jtag_uart_0 --dir=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0003_jtag_uart_0_gen//NIOS_2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NIOS_2_jtag_uart_0'
Info: jtag_uart_0: "NIOS_2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOS_2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_2_onchip_memory2_0 --dir=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0004_onchip_memory2_0_gen//NIOS_2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOS_2_onchip_memory2_0'
Info: onchip_memory2_0: "NIOS_2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS_2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOS_2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS_2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOS_2_NIOS_2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_2_NIOS_2_cpu --dir=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/CHIFUN~1/AppData/Local/Temp/alt7975_1818187998975795081.dir/0007_cpu_gen//NIOS_2_NIOS_2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.03.19 23:43:10 (*) Starting Nios II generation
Info: cpu: # 2019.03.19 23:43:10 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.19 23:43:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2019.03.19 23:43:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.19 23:43:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.19 23:43:11 (*)   Plaintext license not found.
Info: cpu: # 2019.03.19 23:43:11 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.03.19 23:43:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.19 23:43:11 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.19 23:43:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.19 23:43:12 (*)   Creating plain-text RTL
Info: cpu: # 2019.03.19 23:43:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOS_2_NIOS_2_cpu'
Info: cpu: "NIOS_2" instantiated altera_nios2_gen2_unit "cpu"
Error: Generation stopped, 45 or more modules remaining
Info: NIOS_2: Done "NIOS_2" with 27 modules, 21 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
