diff a/Snake_Verilog/wrapper.v b/Snake_Verilog/wrapper.v	(rejected hunks)
@@ -0,0 +1,15 @@
+module wrapper(
+input            CLK,
+input            RESET,
+input            BTNU,
+input            BTNL,
+input            BTNR,
+input            BTND,
+input     [11:0] COLOUR_IN,
+output    [11:0] COLOUR_OUT,
+output    [3:0]  SEG_SELECT_OUT,
+output    [7:0]  HEX_OUT,
+output           HS,
+output           VS,
+output [7:0] LED_OUT
+    );
