{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 11:19:51 2023 " "Info: Processing started: Fri Apr 07 11:19:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../I2C_Rtl/i2c.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../I2C_Rtl/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_scl i2c.v(203) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(203): created implicit net for \"clr_scl\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_clr i2c.v(214) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(214): created implicit net for \"start_clr\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_wdevice i2c.v(215) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(215): created implicit net for \"ld_wdevice\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_waddres i2c.v(216) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(216): created implicit net for \"ld_waddres\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_wdata i2c.v(217) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(217): created implicit net for \"ld_wdata\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_rdevice i2c.v(218) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(218): created implicit net for \"ld_rdevice\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "noack_set i2c.v(219) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(219): created implicit net for \"noack_set\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop_clr i2c.v(220) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(220): created implicit net for \"stop_clr\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop_set i2c.v(221) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(221): created implicit net for \"stop_set\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i2c_rlf i2c.v(223) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(223): created implicit net for \"i2c_rlf\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sda_o i2c.v(265) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(265): created implicit net for \"sda_o\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_sdaen i2c.v(266) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(266): created implicit net for \"clr_sdaen\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_sdaen i2c.v(274) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(274): created implicit net for \"set_sdaen\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sda_wr i2c.v(290) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(290): created implicit net for \"sda_wr\"" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c " "Info: Elaborating entity \"i2c\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 11 -1 0 } } { "../../I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~10 " "Info: Register \"i2c~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~11 " "Info: Register \"i2c~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~12 " "Info: Register \"i2c~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~13 " "Info: Register \"i2c~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~14 " "Info: Register \"i2c~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~15 " "Info: Register \"i2c~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~16 " "Info: Register \"i2c~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~17 " "Info: Register \"i2c~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Info: Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Info: Implemented 160 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 11:19:52 2023 " "Info: Processing ended: Fri Apr 07 11:19:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
