INFO: [v++ 60-1548] Creating build summary session with primary output D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract\xf_cv_subtract.hlscompile_summary, at 07/15/24 00:51:58
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract -config D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg -cmdlineconfig D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 00:52:01 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Pear' on host 'laptop-pear' (Windows NT_amd64 version 10.0) on Mon Jul 15 00:52:02 -0400 2024
INFO: [HLS 200-10] In directory 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test'
INFO: [HLS 200-2005] Using work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.cpp,-IC:\Users\yifei\.Xilinx\Vitis\2024.1\vitis_libraries\vision\L1\include' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.479 seconds; current allocated memory: 177.758 MB.
INFO: [HLS 200-10] Analyzing design file 'xf_cv_subtract.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter '_policytype' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:134:138)
WARNING: [HLS 207-5292] unused parameter '_policytype' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:152:138)
WARNING: [HLS 207-5292] unused parameter 'p' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:202:57)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:202:138)
WARNING: [HLS 207-5292] unused parameter 'p' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:213:57)
WARNING: [HLS 207-5292] unused parameter 'q' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:213:94)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:213:138)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.412 seconds; current allocated memory: 183.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,821 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void kernel_sub::apply<16>(PixelType<16>::name&, PixelType<16>::name&, PixelType<16>::name&, int)' into 'void xf::cv::xFarithm_proc<16, 1080, 1902, 3, 16, 1, 2, 2, 2, 10, 10, 1902, kernel_sub, 1>(xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1080, 1902, 1, 2>&, int, unsigned short, unsigned short)' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:849:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<3, unsigned char>::Scalar(unsigned char)' into 'void xf::cv::subtract<0, 16, 1080, 1902, 1, 2, 2, 2>(xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&)' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:1017:48)
INFO: [HLS 214-377] Adding 'dst' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-377] Adding 'src2' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-377] Adding 'src1' into disaggregation list because there's hls::stream object inside the struct
INFO: [HLS 214-377] Adding 'agg.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\common/xf_structs.hpp:253:9)
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'src1' (xf_cv_subtract.cpp:17:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'src2' (xf_cv_subtract.cpp:17:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'dst' (xf_cv_subtract.cpp:17:0)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'procLoop' is marked as complete unroll implied by the pipeline pragma (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:838:13)
INFO: [HLS 214-186] Unrolling loop 'procLoop' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:838:13) in function 'xf::cv::xFarithm_proc<16, 1080, 1902, 3, 16, 1, 2, 2, 2, 10, 10, 1902, kernel_sub, 1>' completely with a factor of 3 (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1902, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFarithm_proc<16, 1080, 1902, 3, 16, 1, 2, 2, 2, 10, 10, 1902, kernel_sub, 1>(xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1080, 1902, 1, 2>&, int, unsigned short, unsigned short)' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1902, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xf::cv::xFarithm_proc<16, 1080, 1902, 3, 16, 1, 2, 2, 2, 10, 10, 1902, kernel_sub, 1>(xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1080, 1902, 1, 2>&, int, unsigned short, unsigned short)' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFarithm_proc<16, 1080, 1902, 3, 16, 1, 2, 2, 2, 10, 10, 1902, kernel_sub, 1>(xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1080, 1902, 1, 2>&, int, unsigned short, unsigned short)' into 'void xf::cv::subtract<0, 16, 1080, 1902, 1, 2, 2, 2>(xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&, xf::cv::Mat<16, 1080, 1902, 1, 2>&)' (C:/Users/yifei/.Xilinx/Vitis/2024.1/vitis_libraries/vision/L1/include\core/xf_arithm.hpp:1000:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.156 seconds; current allocated memory: 184.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 184.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 189.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 191.535 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 213.594 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 225.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xf_cv_subtract' ...
WARNING: [SYN 201-103] Legalizing function name 'subtract<0, 16, 1080, 1902, 1, 2, 2, 2>_Pipeline_colLoop' to 'subtract_0_16_1080_1902_1_2_2_2_Pipeline_colLoop'.
WARNING: [SYN 201-103] Legalizing function name 'subtract<0, 16, 1080, 1902, 1, 2, 2, 2>' to 'subtract_0_16_1080_1902_1_2_2_2_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subtract_0_16_1080_1902_1_2_2_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 229.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 230.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subtract_0_16_1080_1902_1_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 230.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 230.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xf_cv_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 230.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subtract_0_16_1080_1902_1_2_2_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'subtract_0_16_1080_1902_1_2_2_2_Pipeline_colLoop' pipeline 'colLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'subtract_0_16_1080_1902_1_2_2_2_Pipeline_colLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subtract_0_16_1080_1902_1_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subtract_0_16_1080_1902_1_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 233.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xf_cv_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src1_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src1_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src1_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src1_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src1_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src2_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src2_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src2_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src2_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/src2_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/dst_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/dst_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/dst_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/dst_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/dst_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xf_cv_subtract' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/src1_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/src1_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/src2_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/src2_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/src2_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/src2_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/dst_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/dst_rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/dst_cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xf_cv_subtract/dst_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xf_cv_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.773 seconds; current allocated memory: 234.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 237.859 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.876 seconds; current allocated memory: 241.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for xf_cv_subtract.
INFO: [VLOG 209-307] Generating Verilog RTL for xf_cv_subtract.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.60 MHz
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 29.217 seconds; peak allocated memory: 241.570 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s
