# Tiny Tapeout project information
project:
  title:        "Improved Delay PLL"      # Project title
  author:       "Rekhana"                 # Your name
 
  description:  "Analog PLL with improved delay characteristics"  # One line description
  language:     "Analog"                  # Verilog, Amaranth, VHDL, etc
  clock_hz:     0                         # Clock frequency in Hz (0 for analog)

  # Tile and analog pin configuration
  tiles: "1x2"                            # Valid for analog: 1x2, 2x2
  analog_pins: 2                          # Valid range: 0 to 6
  uses_3v3: false                         # Set true if using 3.3V

  # Top module name (no file extension, no special characters unless escaped)
  top_module:  "tt_um_Improved_delay_PLL_1.gds"  # Avoid brackets or file extensions

  # Source files (must be in ./src)
  source_files:        
    - "project.v"

# Pinout for datasheet/website
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

  # Analog pins
  ua[0]: ""
  ua[1]: ""
  ua[2]: ""
  ua[3]: ""
  ua[4]: ""
  ua[5]: ""

# Do not change!
yaml_version: 6
