// Seed: 660771776
module module_0 (
    output logic id_0,
    input  wire  id_1,
    output logic id_2,
    input  logic id_3,
    input  logic id_4,
    input  logic id_5
);
  type_15 id_6 (
      .id_0(1),
      .id_1(),
      .id_2(id_1[1]),
      .id_3(1),
      .id_4(1),
      .id_5(id_3)
  );
  logic id_7;
  logic id_8;
endmodule
