/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsMtiPcs50RegDb.h
*
* @brief Hawk port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsMtiPcs50RegDb_H
#define __mvHwsMtiPcs50RegDb_H

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
  /*0*/  PCS50_UNITS_CONTROL1_P1_SPEED_SELECTION_E,
  /*1*/  PCS50_UNITS_CONTROL1_P1_SPEED_ALWAYS1_E,
  /*2*/  PCS50_UNITS_CONTROL1_P1_LOW_POWER_E,
  /*3*/  PCS50_UNITS_CONTROL1_P1_SPEED_SELECT_ALWAYS1_E,
  /*4*/  PCS50_UNITS_CONTROL1_P1_LOOPBACK_E,
  /*5*/  PCS50_UNITS_CONTROL1_P1_RESET_E,
  /*6*/  PCS50_UNITS_STATUS1_P1_LOW_POWER_ABILITY_E,
  /*7*/  PCS50_UNITS_STATUS1_P1_PCS_RECEIVE_LINK_E,
  /*8*/  PCS50_UNITS_STATUS1_P1_FAULT_E,
  /*9*/  PCS50_UNITS_STATUS1_P1_RX_LPI_ACTIVE_E,
  /*10*/  PCS50_UNITS_STATUS1_P1_TX_LPI_ACTIVE_E,
  /*11*/  PCS50_UNITS_STATUS1_P1_RX_LPI_E,
  /*12*/  PCS50_UNITS_STATUS1_P1_TX_LPI_E,
  /*13*/  PCS50_UNITS_DEVICE_ID0_P1_IDENTIFIER0_E,
  /*14*/  PCS50_UNITS_DEVICE_ID1_P1_IDENTIFIER1_E,
  /*15*/  PCS50_UNITS_SPEED_ABILITY_P1_C10GETH_E,
  /*16*/  PCS50_UNITS_SPEED_ABILITY_P1_C10PASS_TS_E,
  /*17*/  PCS50_UNITS_SPEED_ABILITY_P1_C40G_E,
  /*18*/  PCS50_UNITS_SPEED_ABILITY_P1_C100G_E,
  /*19*/  PCS50_UNITS_SPEED_ABILITY_P1_C25G_E,
  /*20*/  PCS50_UNITS_SPEED_ABILITY_P1_C50G_E,
  /*21*/  PCS50_UNITS_DEVICES_IN_PKG1_P1_CLAUSE22_E,
  /*22*/  PCS50_UNITS_DEVICES_IN_PKG1_P1_PMD_PMA_E,
  /*23*/  PCS50_UNITS_DEVICES_IN_PKG1_P1_WIS_PRES_E,
  /*24*/  PCS50_UNITS_DEVICES_IN_PKG1_P1_PCS_PRES_E,
  /*25*/  PCS50_UNITS_DEVICES_IN_PKG1_P1_PHY_XS_E,
  /*26*/  PCS50_UNITS_DEVICES_IN_PKG1_P1_DTE_XS_E,
  /*27*/  PCS50_UNITS_DEVICES_IN_PKG1_P1_TC_PRES_E,
  /*28*/  PCS50_UNITS_DEVICES_IN_PKG2_P1_CLAUSE22_E,
  /*29*/  PCS50_UNITS_DEVICES_IN_PKG2_P1_DEVICE1_E,
  /*30*/  PCS50_UNITS_DEVICES_IN_PKG2_P1_DEVICE2_E,
  /*31*/  PCS50_UNITS_CONTROL2_P1_PCS_TYPE_E,
  /*32*/  PCS50_UNITS_STATUS2_P1_C10GBASE_R_E,
  /*33*/  PCS50_UNITS_STATUS2_P1_C10GBASE_X_E,
  /*34*/  PCS50_UNITS_STATUS2_P1_C10GBASE_W_E,
  /*35*/  PCS50_UNITS_STATUS2_P1_C10GBASE_T_E,
  /*36*/  PCS50_UNITS_STATUS2_P1_C40GBASE_R_E,
  /*37*/  PCS50_UNITS_STATUS2_P1_C100GBASE_R_E,
  /*38*/  PCS50_UNITS_STATUS2_P1_C25GBASE_R_E,
  /*39*/  PCS50_UNITS_STATUS2_P1_C50GBASE_R_E,
  /*40*/  PCS50_UNITS_STATUS2_P1_RECEIVE_FAULT_E,
  /*41*/  PCS50_UNITS_STATUS2_P1_TRANSMIT_FAULT_E,
  /*42*/  PCS50_UNITS_STATUS2_P1_DEVICE_PRESENT_E,
  /*43*/  PCS50_UNITS_PKG_ID0_P1_IDENTIFIER_E,
  /*44*/  PCS50_UNITS_PKG_ID1_P1_IDENTIFIER_E,
  /*45*/  PCS50_UNITS_BASER_STATUS1_P1_BLOCK_LOCK_E,
  /*46*/  PCS50_UNITS_BASER_STATUS1_P1_HIGH_BER_E,
  /*47*/  PCS50_UNITS_BASER_STATUS1_P1_RECEIVE_LINK_E,
  /*48*/  PCS50_UNITS_BASER_STATUS2_P1_ERRORED_CNT_E,
  /*49*/  PCS50_UNITS_BASER_STATUS2_P1_BER_COUNTER_E,
  /*50*/  PCS50_UNITS_BASER_STATUS2_P1_HIGH_BER_E,
  /*51*/  PCS50_UNITS_BASER_STATUS2_P1_BLOCK_LOCK_E,
  /*52*/  PCS50_UNITS_SEED_A0_P1_SEED_E,
  /*53*/  PCS50_UNITS_SEED_A1_P1_SEED_E,
  /*54*/  PCS50_UNITS_SEED_A2_P1_SEED_E,
  /*55*/  PCS50_UNITS_SEED_A3_P1_SEED_E,
  /*56*/  PCS50_UNITS_SEED_B0_P1_SEED_E,
  /*57*/  PCS50_UNITS_SEED_B1_P1_SEED_E,
  /*58*/  PCS50_UNITS_SEED_B2_P1_SEED_E,
  /*59*/  PCS50_UNITS_SEED_B3_P1_SEED_E,
  /*60*/  PCS50_UNITS_BASER_TEST_CONTROL_P1_DATA_PATTERN_SEL_E,
  /*61*/  PCS50_UNITS_BASER_TEST_CONTROL_P1_SELECT_SQUARE_E,
  /*62*/  PCS50_UNITS_BASER_TEST_CONTROL_P1_RX_TESTPATTERN_E,
  /*63*/  PCS50_UNITS_BASER_TEST_CONTROL_P1_TX_TESTPATTERN_E,
  /*64*/  PCS50_UNITS_BASER_TEST_CONTROL_P1_SELECT_RANDOM_E,
  /*65*/  PCS50_UNITS_BASER_TEST_ERR_CNT_P1_COUNTER_E,
  /*66*/  PCS50_UNITS_BER_HIGH_ORDER_CNT_P1_BER_COUNTER_E,
  /*67*/  PCS50_UNITS_ERR_BLK_HIGH_ORDER_CNT_P1_ERRORED_BLOCKS_COUNTER_E,
  /*68*/  PCS50_UNITS_ERR_BLK_HIGH_ORDER_CNT_P1_HIGH_ORDER_PRESENT_E,
  /*69*/  PCS50_UNITS_MULTILANE_ALIGN_STAT1_P1_LANE0_BLOCK_LOCK_E,
  /*70*/  PCS50_UNITS_MULTILANE_ALIGN_STAT1_P1_LANE1_BLOCK_LOCK_E,
  /*71*/  PCS50_UNITS_MULTILANE_ALIGN_STAT1_P1_LANE2_BLOCK_LOCK_E,
  /*72*/  PCS50_UNITS_MULTILANE_ALIGN_STAT1_P1_LANE3_BLOCK_LOCK_E,
  /*73*/  PCS50_UNITS_MULTILANE_ALIGN_STAT1_P1_LANE_ALIGN_STATUS_E,
  /*74*/  PCS50_UNITS_MULTILANE_ALIGN_STAT3_P1_LANE0_MARKER_LOCK_E,
  /*75*/  PCS50_UNITS_MULTILANE_ALIGN_STAT3_P1_LANE1_MARKER_LOCK_E,
  /*76*/  PCS50_UNITS_MULTILANE_ALIGN_STAT3_P1_LANE2_MARKER_LOCK_E,
  /*77*/  PCS50_UNITS_MULTILANE_ALIGN_STAT3_P1_LANE3_MARKER_LOCK_E,
  /*78*/  PCS50_UNITS_BIP_ERR_CNT_LANE0_P1_BIP_ERROR_COUNTER_E,
  /*79*/  PCS50_UNITS_BIP_ERR_CNT_LANE1_P1_BIP_ERROR_COUNTER_E,
  /*80*/  PCS50_UNITS_BIP_ERR_CNT_LANE2_P1_BIP_ERROR_COUNTER_E,
  /*81*/  PCS50_UNITS_BIP_ERR_CNT_LANE3_P1_BIP_ERROR_COUNTER_E,
  /*82*/  PCS50_UNITS_LANE0_MAPPING_P1_LANE_MAPPING_E,
  /*83*/  PCS50_UNITS_LANE1_MAPPING_P1_LANE_MAPPING_E,
  /*84*/  PCS50_UNITS_LANE2_MAPPING_P1_LANE_MAPPING_E,
  /*85*/  PCS50_UNITS_LANE3_MAPPING_P1_LANE_MAPPING_E,
  /*86*/  PCS50_UNITS_VENDOR_SCRATCH_P1_SCRATCH_E,
  /*87*/  PCS50_UNITS_VENDOR_CORE_REV_P1_REVISION_E,
  /*88*/  PCS50_UNITS_VENDOR_VL_INTVL_P1_MARKER_COUNTER_E,
  /*89*/  PCS50_UNITS_VENDOR_TXLANE_THRESH_P1_THRESHOLD0_E,
  /*90*/  PCS50_UNITS_VENDOR_TXLANE_THRESH_P1_THRESHOLD1_E,
  /*91*/  PCS50_UNITS_VENDOR_TXLANE_THRESH_P1_THRESHOLD2_E,
  /*92*/  PCS50_UNITS_VENDOR_TXLANE_THRESH_P1_THRESHOLD3_E,
  /*93*/  PCS50_UNITS_VL0_0_P1_VL0_0_E,
  /*94*/  PCS50_UNITS_VL0_1_P1_VL0_1_E,
  /*95*/  PCS50_UNITS_VL1_0_P1_VL1_0_E,
  /*96*/  PCS50_UNITS_VL1_1_P1_VL1_1_E,
  /*97*/  PCS50_UNITS_VL2_0_P1_VL2_0_E,
  /*98*/  PCS50_UNITS_VL2_1_P1_VL2_1_E,
  /*99*/  PCS50_UNITS_VL3_0_P1_VL3_0_E,
  /*100*/  PCS50_UNITS_VL3_1_P1_VL3_1_E,
  /*101*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_ENA_CLAUSE49_E,
  /*102*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_DISABLE_MLD_E,
  /*103*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_HI_BER25_E,
  /*104*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_HI_BER5_E,
  /*105*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_ST_ENA_CLAUSE49_E,
  /*106*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_ST_DISABLE_MLD_E,
  /*107*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_ST_HI_BER25_E,
  /*108*/  PCS50_UNITS_VENDOR_PCS_MODE_P1_ST_HI_BER5_E,
  /*109*/  PCS50_UNITS_VENDOR_MIRROR_VL0_0_P1_MIRROR_M0_E,
  /*110*/  PCS50_UNITS_VENDOR_MIRROR_VL0_0_P1_MIRROR_M1_E,
  /*111*/  PCS50_UNITS_VENDOR_MIRROR_VL0_1_P1_MIRROR_M2_E,
  /*112*/  PCS50_UNITS_VENDOR_MIRROR_VL1_0_P1_MIRROR_M0_E,
  /*113*/  PCS50_UNITS_VENDOR_MIRROR_VL1_0_P1_MIRROR_M1_E,
  /*114*/  PCS50_UNITS_VENDOR_MIRROR_VL1_1_P1_MIRROR_M2_E,
  /*115*/  PCS50_UNITS_VENDOR_MIRROR_VL2_0_P1_MIRROR_M0_E,
  /*116*/  PCS50_UNITS_VENDOR_MIRROR_VL2_0_P1_MIRROR_M1_E,
  /*117*/  PCS50_UNITS_VENDOR_MIRROR_VL2_1_P1_MIRROR_M2_E,
  /*118*/  PCS50_UNITS_VENDOR_MIRROR_VL3_0_P1_MIRROR_M0_E,
  /*119*/  PCS50_UNITS_VENDOR_MIRROR_VL3_0_P1_MIRROR_M1_E,
  /*120*/  PCS50_UNITS_VENDOR_MIRROR_VL3_1_P1_MIRROR_M2_E,
    PCS50_REGISTER_LAST_E
} MV_HWS_PCS50_UNIT_FIELDS_E;



#ifdef __cplusplus
}
#endif

#endif /* __mvHwsMtiPcs50RegDb_H */

