<stg><name>shift_reg_en</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)

]]></Node>
<StgValue><ssdm name="en_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %din_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din)

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8">
<![CDATA[
:2  %regs_6_10_load = load i8* @regs_6_10, align 1

]]></Node>
<StgValue><ssdm name="regs_6_10_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
:3  %regs_6_9_load = load i8* @regs_6_9, align 1

]]></Node>
<StgValue><ssdm name="regs_6_9_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
:4  %regs_6_8_load = load i8* @regs_6_8, align 1

]]></Node>
<StgValue><ssdm name="regs_6_8_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
:5  %regs_6_7_load = load i8* @regs_6_7, align 1

]]></Node>
<StgValue><ssdm name="regs_6_7_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
:6  %regs_6_6_load = load i8* @regs_6_6, align 1

]]></Node>
<StgValue><ssdm name="regs_6_6_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8">
<![CDATA[
:7  %regs_6_5_load = load i8* @regs_6_5, align 1

]]></Node>
<StgValue><ssdm name="regs_6_5_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
:8  %regs_6_4_load = load i8* @regs_6_4, align 1

]]></Node>
<StgValue><ssdm name="regs_6_4_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
:9  %regs_6_3_load = load i8* @regs_6_3, align 1

]]></Node>
<StgValue><ssdm name="regs_6_3_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
:10  %regs_6_2_load = load i8* @regs_6_2, align 1

]]></Node>
<StgValue><ssdm name="regs_6_2_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
:11  %regs_6_1_load = load i8* @regs_6_1, align 1

]]></Node>
<StgValue><ssdm name="regs_6_1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
:12  %regs_6_0_load = load i8* @regs_6_0, align 1

]]></Node>
<StgValue><ssdm name="regs_6_0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %en_read, label %._crit_edge.0, label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:0  store i8 %regs_6_10_load, i8* @regs_6_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:1  store i8 %regs_6_9_load, i8* @regs_6_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:2  store i8 %regs_6_8_load, i8* @regs_6_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:3  store i8 %regs_6_7_load, i8* @regs_6_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:4  store i8 %regs_6_6_load, i8* @regs_6_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:5  store i8 %regs_6_5_load, i8* @regs_6_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:6  store i8 %regs_6_4_load, i8* @regs_6_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:7  store i8 %regs_6_3_load, i8* @regs_6_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:8  store i8 %regs_6_2_load, i8* @regs_6_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:9  store i8 %regs_6_1_load, i8* @regs_6_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:10  store i8 %regs_6_0_load, i8* @regs_6_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:11  store i8 %din_read, i8* @regs_6_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:12  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:0  %dout_10_write_assig = phi i8 [ %regs_6_9_load, %._crit_edge.0 ], [ %regs_6_10_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_10_write_assig"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:1  %dout_9_write_assign = phi i8 [ %regs_6_8_load, %._crit_edge.0 ], [ %regs_6_9_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_9_write_assign"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:2  %dout_8_write_assign = phi i8 [ %regs_6_7_load, %._crit_edge.0 ], [ %regs_6_8_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_8_write_assign"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:3  %dout_7_write_assign = phi i8 [ %regs_6_6_load, %._crit_edge.0 ], [ %regs_6_7_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_7_write_assign"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:4  %dout_6_write_assign = phi i8 [ %regs_6_5_load, %._crit_edge.0 ], [ %regs_6_6_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_6_write_assign"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:5  %dout_5_write_assign = phi i8 [ %regs_6_4_load, %._crit_edge.0 ], [ %regs_6_5_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_5_write_assign"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:6  %dout_4_write_assign = phi i8 [ %regs_6_3_load, %._crit_edge.0 ], [ %regs_6_4_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_4_write_assign"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:7  %dout_3_write_assign = phi i8 [ %regs_6_2_load, %._crit_edge.0 ], [ %regs_6_3_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_3_write_assign"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:8  %dout_2_write_assign = phi i8 [ %regs_6_1_load, %._crit_edge.0 ], [ %regs_6_2_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_2_write_assign"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:9  %dout_1_write_assign = phi i8 [ %regs_6_0_load, %._crit_edge.0 ], [ %regs_6_1_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_1_write_assign"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.11:10  %dout_0_write_assign = phi i8 [ %din_read, %._crit_edge.0 ], [ %regs_6_0_load, %0 ]

]]></Node>
<StgValue><ssdm name="dout_0_write_assign"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.11:11  %regs_6_11_load = load i8* @regs_6_11, align 1

]]></Node>
<StgValue><ssdm name="regs_6_11_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:12  %mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %dout_0_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:13  %mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %dout_1_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:14  %mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %dout_2_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:15  %mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %dout_3_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:16  %mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %dout_4_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:17  %mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %dout_5_write_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:18  %mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %dout_6_write_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:19  %mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %dout_7_write_assign, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:20  %mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %dout_8_write_assign, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:21  %mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %dout_9_write_assign, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:22  %mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %dout_10_write_assig, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="96" op_0_bw="96" op_1_bw="8">
<![CDATA[
._crit_edge.11:23  %mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %regs_6_11_load, 11

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="96">
<![CDATA[
._crit_edge.11:24  ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din"/></StgValue>
</port>
<port id="58" name="en" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="en"/></StgValue>
</port>
<port id="59" name="regs_6_10" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_10"/></StgValue>
</port>
<port id="60" name="regs_6_9" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_9"/></StgValue>
</port>
<port id="61" name="regs_6_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_8"/></StgValue>
</port>
<port id="62" name="regs_6_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_7"/></StgValue>
</port>
<port id="63" name="regs_6_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_6"/></StgValue>
</port>
<port id="64" name="regs_6_5" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_5"/></StgValue>
</port>
<port id="65" name="regs_6_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_4"/></StgValue>
</port>
<port id="66" name="regs_6_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_3"/></StgValue>
</port>
<port id="67" name="regs_6_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_2"/></StgValue>
</port>
<port id="68" name="regs_6_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_1"/></StgValue>
</port>
<port id="69" name="regs_6_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_0"/></StgValue>
</port>
<port id="70" name="regs_6_11" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_6_11"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i1" to="en_read" fromId="71" toId="3">
</dataflow>
<dataflow id="73" from="en" to="en_read" fromId="58" toId="3">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i8" to="din_read" fromId="74" toId="4">
</dataflow>
<dataflow id="76" from="din" to="din_read" fromId="57" toId="4">
</dataflow>
<dataflow id="77" from="regs_6_10" to="regs_6_10_load" fromId="59" toId="5">
</dataflow>
<dataflow id="78" from="regs_6_9" to="regs_6_9_load" fromId="60" toId="6">
</dataflow>
<dataflow id="79" from="regs_6_8" to="regs_6_8_load" fromId="61" toId="7">
</dataflow>
<dataflow id="80" from="regs_6_7" to="regs_6_7_load" fromId="62" toId="8">
</dataflow>
<dataflow id="81" from="regs_6_6" to="regs_6_6_load" fromId="63" toId="9">
</dataflow>
<dataflow id="82" from="regs_6_5" to="regs_6_5_load" fromId="64" toId="10">
</dataflow>
<dataflow id="83" from="regs_6_4" to="regs_6_4_load" fromId="65" toId="11">
</dataflow>
<dataflow id="84" from="regs_6_3" to="regs_6_3_load" fromId="66" toId="12">
</dataflow>
<dataflow id="85" from="regs_6_2" to="regs_6_2_load" fromId="67" toId="13">
</dataflow>
<dataflow id="86" from="regs_6_1" to="regs_6_1_load" fromId="68" toId="14">
</dataflow>
<dataflow id="87" from="regs_6_0" to="regs_6_0_load" fromId="69" toId="15">
</dataflow>
<dataflow id="88" from="en_read" to="br_ln12" fromId="3" toId="16">
</dataflow>
<dataflow id="89" from="regs_6_10_load" to="store_ln16" fromId="5" toId="17">
</dataflow>
<dataflow id="90" from="regs_6_11" to="store_ln16" fromId="70" toId="17">
</dataflow>
<dataflow id="91" from="regs_6_9_load" to="store_ln16" fromId="6" toId="18">
</dataflow>
<dataflow id="92" from="regs_6_10" to="store_ln16" fromId="59" toId="18">
</dataflow>
<dataflow id="93" from="regs_6_8_load" to="store_ln16" fromId="7" toId="19">
</dataflow>
<dataflow id="94" from="regs_6_9" to="store_ln16" fromId="60" toId="19">
</dataflow>
<dataflow id="95" from="regs_6_7_load" to="store_ln16" fromId="8" toId="20">
</dataflow>
<dataflow id="96" from="regs_6_8" to="store_ln16" fromId="61" toId="20">
</dataflow>
<dataflow id="97" from="regs_6_6_load" to="store_ln16" fromId="9" toId="21">
</dataflow>
<dataflow id="98" from="regs_6_7" to="store_ln16" fromId="62" toId="21">
</dataflow>
<dataflow id="99" from="regs_6_5_load" to="store_ln16" fromId="10" toId="22">
</dataflow>
<dataflow id="100" from="regs_6_6" to="store_ln16" fromId="63" toId="22">
</dataflow>
<dataflow id="101" from="regs_6_4_load" to="store_ln16" fromId="11" toId="23">
</dataflow>
<dataflow id="102" from="regs_6_5" to="store_ln16" fromId="64" toId="23">
</dataflow>
<dataflow id="103" from="regs_6_3_load" to="store_ln16" fromId="12" toId="24">
</dataflow>
<dataflow id="104" from="regs_6_4" to="store_ln16" fromId="65" toId="24">
</dataflow>
<dataflow id="105" from="regs_6_2_load" to="store_ln16" fromId="13" toId="25">
</dataflow>
<dataflow id="106" from="regs_6_3" to="store_ln16" fromId="66" toId="25">
</dataflow>
<dataflow id="107" from="regs_6_1_load" to="store_ln16" fromId="14" toId="26">
</dataflow>
<dataflow id="108" from="regs_6_2" to="store_ln16" fromId="67" toId="26">
</dataflow>
<dataflow id="109" from="regs_6_0_load" to="store_ln16" fromId="15" toId="27">
</dataflow>
<dataflow id="110" from="regs_6_1" to="store_ln16" fromId="68" toId="27">
</dataflow>
<dataflow id="111" from="din_read" to="store_ln14" fromId="4" toId="28">
</dataflow>
<dataflow id="112" from="regs_6_0" to="store_ln14" fromId="69" toId="28">
</dataflow>
<dataflow id="113" from="regs_6_9_load" to="dout_10_write_assig" fromId="6" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="br_ln17" to="dout_10_write_assig" fromId="29" toId="30">
</dataflow>
<dataflow id="115" from="regs_6_10_load" to="dout_10_write_assig" fromId="5" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="br_ln12" to="dout_10_write_assig" fromId="16" toId="30">
</dataflow>
<dataflow id="117" from="regs_6_8_load" to="dout_9_write_assign" fromId="7" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln17" to="dout_9_write_assign" fromId="29" toId="31">
</dataflow>
<dataflow id="119" from="regs_6_9_load" to="dout_9_write_assign" fromId="6" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln12" to="dout_9_write_assign" fromId="16" toId="31">
</dataflow>
<dataflow id="121" from="regs_6_7_load" to="dout_8_write_assign" fromId="8" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="br_ln17" to="dout_8_write_assign" fromId="29" toId="32">
</dataflow>
<dataflow id="123" from="regs_6_8_load" to="dout_8_write_assign" fromId="7" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln12" to="dout_8_write_assign" fromId="16" toId="32">
</dataflow>
<dataflow id="125" from="regs_6_6_load" to="dout_7_write_assign" fromId="9" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln17" to="dout_7_write_assign" fromId="29" toId="33">
</dataflow>
<dataflow id="127" from="regs_6_7_load" to="dout_7_write_assign" fromId="8" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln12" to="dout_7_write_assign" fromId="16" toId="33">
</dataflow>
<dataflow id="129" from="regs_6_5_load" to="dout_6_write_assign" fromId="10" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln17" to="dout_6_write_assign" fromId="29" toId="34">
</dataflow>
<dataflow id="131" from="regs_6_6_load" to="dout_6_write_assign" fromId="9" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln12" to="dout_6_write_assign" fromId="16" toId="34">
</dataflow>
<dataflow id="133" from="regs_6_4_load" to="dout_5_write_assign" fromId="11" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="br_ln17" to="dout_5_write_assign" fromId="29" toId="35">
</dataflow>
<dataflow id="135" from="regs_6_5_load" to="dout_5_write_assign" fromId="10" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln12" to="dout_5_write_assign" fromId="16" toId="35">
</dataflow>
<dataflow id="137" from="regs_6_3_load" to="dout_4_write_assign" fromId="12" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln17" to="dout_4_write_assign" fromId="29" toId="36">
</dataflow>
<dataflow id="139" from="regs_6_4_load" to="dout_4_write_assign" fromId="11" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="br_ln12" to="dout_4_write_assign" fromId="16" toId="36">
</dataflow>
<dataflow id="141" from="regs_6_2_load" to="dout_3_write_assign" fromId="13" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="br_ln17" to="dout_3_write_assign" fromId="29" toId="37">
</dataflow>
<dataflow id="143" from="regs_6_3_load" to="dout_3_write_assign" fromId="12" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln12" to="dout_3_write_assign" fromId="16" toId="37">
</dataflow>
<dataflow id="145" from="regs_6_1_load" to="dout_2_write_assign" fromId="14" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln17" to="dout_2_write_assign" fromId="29" toId="38">
</dataflow>
<dataflow id="147" from="regs_6_2_load" to="dout_2_write_assign" fromId="13" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln12" to="dout_2_write_assign" fromId="16" toId="38">
</dataflow>
<dataflow id="149" from="regs_6_0_load" to="dout_1_write_assign" fromId="15" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="br_ln17" to="dout_1_write_assign" fromId="29" toId="39">
</dataflow>
<dataflow id="151" from="regs_6_1_load" to="dout_1_write_assign" fromId="14" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln12" to="dout_1_write_assign" fromId="16" toId="39">
</dataflow>
<dataflow id="153" from="din_read" to="dout_0_write_assign" fromId="4" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln17" to="dout_0_write_assign" fromId="29" toId="40">
</dataflow>
<dataflow id="155" from="regs_6_0_load" to="dout_0_write_assign" fromId="15" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="en_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln12" to="dout_0_write_assign" fromId="16" toId="40">
</dataflow>
<dataflow id="157" from="regs_6_11" to="regs_6_11_load" fromId="70" toId="41">
</dataflow>
<dataflow id="159" from="StgValue_158" to="mrv" fromId="158" toId="42">
</dataflow>
<dataflow id="160" from="dout_0_write_assign" to="mrv" fromId="40" toId="42">
</dataflow>
<dataflow id="161" from="mrv" to="mrv_1" fromId="42" toId="43">
</dataflow>
<dataflow id="162" from="dout_1_write_assign" to="mrv_1" fromId="39" toId="43">
</dataflow>
<dataflow id="163" from="mrv_1" to="mrv_2" fromId="43" toId="44">
</dataflow>
<dataflow id="164" from="dout_2_write_assign" to="mrv_2" fromId="38" toId="44">
</dataflow>
<dataflow id="165" from="mrv_2" to="mrv_3" fromId="44" toId="45">
</dataflow>
<dataflow id="166" from="dout_3_write_assign" to="mrv_3" fromId="37" toId="45">
</dataflow>
<dataflow id="167" from="mrv_3" to="mrv_4" fromId="45" toId="46">
</dataflow>
<dataflow id="168" from="dout_4_write_assign" to="mrv_4" fromId="36" toId="46">
</dataflow>
<dataflow id="169" from="mrv_4" to="mrv_5" fromId="46" toId="47">
</dataflow>
<dataflow id="170" from="dout_5_write_assign" to="mrv_5" fromId="35" toId="47">
</dataflow>
<dataflow id="171" from="mrv_5" to="mrv_6" fromId="47" toId="48">
</dataflow>
<dataflow id="172" from="dout_6_write_assign" to="mrv_6" fromId="34" toId="48">
</dataflow>
<dataflow id="173" from="mrv_6" to="mrv_7" fromId="48" toId="49">
</dataflow>
<dataflow id="174" from="dout_7_write_assign" to="mrv_7" fromId="33" toId="49">
</dataflow>
<dataflow id="175" from="mrv_7" to="mrv_8" fromId="49" toId="50">
</dataflow>
<dataflow id="176" from="dout_8_write_assign" to="mrv_8" fromId="32" toId="50">
</dataflow>
<dataflow id="177" from="mrv_8" to="mrv_9" fromId="50" toId="51">
</dataflow>
<dataflow id="178" from="dout_9_write_assign" to="mrv_9" fromId="31" toId="51">
</dataflow>
<dataflow id="179" from="mrv_9" to="mrv_10" fromId="51" toId="52">
</dataflow>
<dataflow id="180" from="dout_10_write_assig" to="mrv_10" fromId="30" toId="52">
</dataflow>
<dataflow id="181" from="mrv_10" to="mrv_s" fromId="52" toId="53">
</dataflow>
<dataflow id="182" from="regs_6_11_load" to="mrv_s" fromId="41" toId="53">
</dataflow>
<dataflow id="183" from="mrv_s" to="ret_ln25" fromId="53" toId="54">
</dataflow>
<dataflow id="184" from="en_read" to="StgValue_1" fromId="3" toId="1">
</dataflow>
</dataflows>


</stg>
