Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jun 17 13:02:54 2023
| Host         : r7cad-tsmc40r2 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.257        0.000                      0                10165        0.058        0.000                      0                10165        1.100        0.000                       0                  3721  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sclk                             {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_ember_fpga_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ember_fpga_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                   0.257        0.000                      0                 7211        0.058        0.000                      0                 7211        4.600        0.000                       0                  3714  
sys_diff_clock_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_ember_fpga_clk_wiz_0        0.526        0.000                      0                 7211        0.258        0.000                      0                 7211        4.600        0.000                       0                  3716  
  clkfbout_ember_fpga_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_ember_fpga_clk_wiz_0  clk_out1_ember_fpga_clk_wiz_0        1.918        0.000                      0                 2953        0.556        0.000                      0                 2953  
**async_default**              sclk                           sclk                                 1.649        0.000                      0                 2953        0.356        0.000                      0                 2953  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 1.861ns (20.282%)  route 7.315ns (79.718%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434    13.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043    13.793 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232    14.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043    14.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.703    14.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X16Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.271    15.127    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X16Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]/C
                         clock pessimism              0.415    15.542    
                         clock uncertainty           -0.335    15.207    
    SLICE_X16Y281        FDCE (Setup_fdce_C_CE)      -0.178    15.029    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 1.861ns (20.324%)  route 7.296ns (79.676%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434    13.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043    13.793 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232    14.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043    14.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.684    14.753    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X16Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.271    15.127    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X16Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/C
                         clock pessimism              0.415    15.542    
                         clock uncertainty           -0.335    15.207    
    SLICE_X16Y280        FDCE (Setup_fdce_C_CE)      -0.178    15.029    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.753    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.861ns (20.396%)  route 7.263ns (79.604%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434    13.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043    13.793 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232    14.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043    14.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.652    14.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269    15.125    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/C
                         clock pessimism              0.415    15.540    
                         clock uncertainty           -0.335    15.205    
    SLICE_X26Y284        FDCE (Setup_fdce_C_CE)      -0.201    15.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.861ns (20.396%)  route 7.263ns (79.604%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434    13.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043    13.793 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232    14.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043    14.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.652    14.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269    15.125    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/C
                         clock pessimism              0.415    15.540    
                         clock uncertainty           -0.335    15.205    
    SLICE_X26Y284        FDCE (Setup_fdce_C_CE)      -0.201    15.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 1.997ns (21.492%)  route 7.295ns (78.508%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.269    12.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[37]
    SLICE_X15Y266        LUT2 (Prop_lut2_I0_O)        0.043    12.332 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/failure_counter[0]_i_18/O
                         net (fo=5, routed)           0.342    12.674    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3_0
    SLICE_X14Y265        LUT6 (Prop_lut6_I1_O)        0.043    12.717 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[4]_i_17/O
                         net (fo=1, routed)           0.190    12.907    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[4]_i_17_n_0
    SLICE_X14Y264        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    13.190 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[4]_i_8/CO[3]
                         net (fo=4, routed)           0.327    13.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/state[3]_i_7[0]
    SLICE_X15Y263        LUT2 (Prop_lut2_I1_O)        0.043    13.559 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/state[0]_i_8/O
                         net (fo=4, routed)           0.677    14.236    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_4
    SLICE_X29Y269        LUT6 (Prop_lut6_I4_O)        0.043    14.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_3/O
                         net (fo=1, routed)           0.192    14.471    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_3_n_0
    SLICE_X29Y271        LUT6 (Prop_lut6_I1_O)        0.043    14.514 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_1/O
                         net (fo=1, routed)           0.374    14.888    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/fsm_bits[5]
    SLICE_X29Y271        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.262    15.118    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y271        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]/C
                         clock pessimism              0.415    15.533    
                         clock uncertainty           -0.335    15.198    
    SLICE_X29Y271        FDCE (Setup_fdce_C_D)       -0.022    15.176    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 1.861ns (20.427%)  route 7.250ns (79.573%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434    13.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043    13.793 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232    14.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043    14.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.638    14.706    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X24Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269    15.125    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/C
                         clock pessimism              0.415    15.540    
                         clock uncertainty           -0.335    15.205    
    SLICE_X24Y284        FDCE (Setup_fdce_C_CE)      -0.201    15.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 1.904ns (20.372%)  route 7.442ns (79.628%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.432    13.748    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]_0[0]
    SLICE_X24Y271        LUT5 (Prop_lut5_I0_O)        0.043    13.791 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22/O
                         net (fo=48, routed)          0.642    14.433    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22_n_0
    SLICE_X20Y277        LUT6 (Prop_lut6_I4_O)        0.043    14.476 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_3/O
                         net (fo=1, routed)           0.423    14.899    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_3_n_0
    SLICE_X20Y272        LUT6 (Prop_lut6_I2_O)        0.043    14.942 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_1/O
                         net (fo=1, routed)           0.000    14.942    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_1_n_0
    SLICE_X20Y272        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.266    15.122    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y272        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]/C
                         clock pessimism              0.415    15.537    
                         clock uncertainty           -0.335    15.202    
    SLICE_X20Y272        FDCE (Setup_fdce_C_D)        0.066    15.268    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -14.942    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 1.861ns (20.496%)  route 7.219ns (79.504%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434    13.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043    13.793 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232    14.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043    14.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.607    14.676    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X25Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.267    15.123    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/C
                         clock pessimism              0.415    15.538    
                         clock uncertainty           -0.335    15.203    
    SLICE_X25Y282        FDCE (Setup_fdce_C_CE)      -0.201    15.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 1.861ns (20.613%)  route 7.167ns (79.387%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434    13.750    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043    13.793 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232    14.026    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043    14.069 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.556    14.624    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X27Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.267    15.123    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X27Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/C
                         clock pessimism              0.415    15.538    
                         clock uncertainty           -0.335    15.203    
    SLICE_X27Y282        FDCE (Setup_fdce_C_CE)      -0.201    15.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 1.904ns (20.573%)  route 7.351ns (79.427%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448     5.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259     5.855 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762     6.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147     6.764 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471     7.235    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     7.359 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     7.973 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     8.234    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     8.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     8.474    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     8.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     9.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     9.065 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     9.519    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     9.562 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     9.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513    10.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043    10.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107    10.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043    10.523 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340    10.863    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.146 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526    11.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043    11.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112    11.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043    11.870 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108    11.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043    12.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406    12.426    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043    12.469 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420    12.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043    12.932 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194    13.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    13.316 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.432    13.748    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]_0[0]
    SLICE_X24Y271        LUT5 (Prop_lut5_I0_O)        0.043    13.791 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22/O
                         net (fo=48, routed)          0.648    14.439    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22_n_0
    SLICE_X26Y284        LUT6 (Prop_lut6_I4_O)        0.043    14.482 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_3/O
                         net (fo=1, routed)           0.326    14.808    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_3_n_0
    SLICE_X26Y284        LUT6 (Prop_lut6_I2_O)        0.043    14.851 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_1/O
                         net (fo=1, routed)           0.000    14.851    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_1_n_0
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269    15.125    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/C
                         clock pessimism              0.415    15.540    
                         clock uncertainty           -0.335    15.205    
    SLICE_X26Y284        FDCE (Setup_fdce_C_D)        0.034    15.239    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.656%)  route 0.221ns (63.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.642     2.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X39Y265        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y265        FDCE (Prop_fdce_C_Q)         0.100     2.302 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[84]/Q
                         net (fo=1, routed)           0.221     2.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[84]
    SLICE_X43Y260        LUT6 (Prop_lut6_I1_O)        0.028     2.551 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[85]_i_1/O
                         net (fo=1, routed)           0.000     2.551    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[85]
    SLICE_X43Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.866     2.697    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]/C
                         clock pessimism             -0.464     2.233    
                         clock uncertainty            0.200     2.433    
    SLICE_X43Y260        FDCE (Hold_fdce_C_D)         0.060     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[130]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.575%)  route 0.222ns (63.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.646     2.206    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X37Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y256        FDCE (Prop_fdce_C_Q)         0.100     2.306 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[130]/Q
                         net (fo=1, routed)           0.222     2.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[130]
    SLICE_X43Y256        LUT6 (Prop_lut6_I1_O)        0.028     2.556 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[131]_i_1/O
                         net (fo=1, routed)           0.000     2.556    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[131]
    SLICE_X43Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.868     2.699    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]/C
                         clock pessimism             -0.464     2.235    
                         clock uncertainty            0.200     2.435    
    SLICE_X43Y256        FDCE (Hold_fdce_C_D)         0.060     2.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.713%)  route 0.204ns (58.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.653     2.274    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y284        FDCE (Prop_fdce_C_Q)         0.118     2.392 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/Q
                         net (fo=3, routed)           0.204     2.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[13]
    SLICE_X18Y284        LUT6 (Prop_lut6_I5_O)        0.028     2.624 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1/O
                         net (fo=1, routed)           0.000     2.624    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1_n_0
    SLICE_X18Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.876     2.776    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                         clock pessimism             -0.502     2.274    
                         clock uncertainty            0.200     2.474    
    SLICE_X18Y284        FDCE (Hold_fdce_C_D)         0.087     2.561    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.426%)  route 0.197ns (60.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.647     2.268    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y287        FDCE (Prop_fdce_C_Q)         0.100     2.368 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/Q
                         net (fo=4, routed)           0.197     2.564    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[25]
    SLICE_X29Y287        LUT6 (Prop_lut6_I5_O)        0.028     2.592 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1/O
                         net (fo=1, routed)           0.000     2.592    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1_n_0
    SLICE_X29Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.872     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                         clock pessimism             -0.504     2.268    
                         clock uncertainty            0.200     2.468    
    SLICE_X29Y287        FDCE (Hold_fdce_C_D)         0.061     2.529    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[134]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.765%)  route 0.211ns (62.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.643     2.203    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X44Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y257        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[134]/Q
                         net (fo=1, routed)           0.211     2.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[134]
    SLICE_X44Y254        LUT6 (Prop_lut6_I1_O)        0.028     2.542 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[135]_i_1/O
                         net (fo=1, routed)           0.000     2.542    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[135]
    SLICE_X44Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.868     2.699    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X44Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]/C
                         clock pessimism             -0.481     2.218    
                         clock uncertainty            0.200     2.418    
    SLICE_X44Y254        FDCE (Hold_fdce_C_D)         0.060     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.812%)  route 0.229ns (64.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.642     2.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y260        FDCE (Prop_fdce_C_Q)         0.100     2.302 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[86]/Q
                         net (fo=1, routed)           0.229     2.531    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[86]
    SLICE_X40Y260        LUT6 (Prop_lut6_I1_O)        0.028     2.559 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[87]_i_1/O
                         net (fo=1, routed)           0.000     2.559    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[87]
    SLICE_X40Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.868     2.699    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X40Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]/C
                         clock pessimism             -0.464     2.235    
                         clock uncertainty            0.200     2.435    
    SLICE_X40Y260        FDCE (Hold_fdce_C_D)         0.060     2.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.128ns (20.925%)  route 0.484ns (79.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.645     2.205    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y268        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268        FDCE (Prop_fdce_C_Q)         0.100     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[59]/Q
                         net (fo=3, routed)           0.484     2.789    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_i_11_0[58]
    SLICE_X26Y273        LUT6 (Prop_lut6_I5_O)        0.028     2.817 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[3]_i_1/O
                         net (fo=1, routed)           0.000     2.817    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[3]_i_1_n_0
    SLICE_X26Y273        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.862     2.762    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y273        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]/C
                         clock pessimism             -0.271     2.491    
                         clock uncertainty            0.200     2.691    
    SLICE_X26Y273        FDCE (Hold_fdce_C_D)         0.061     2.752    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.645     2.266    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X27Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y281        FDCE (Prop_fdce_C_Q)         0.100     2.366 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/Q
                         net (fo=3, routed)           0.197     2.563    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[1]
    SLICE_X27Y281        LUT6 (Prop_lut6_I5_O)        0.028     2.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.591    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1_n_0
    SLICE_X27Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.868     2.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X27Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                         clock pessimism             -0.502     2.266    
                         clock uncertainty            0.200     2.466    
    SLICE_X27Y281        FDCE (Hold_fdce_C_D)         0.060     2.526    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.644     2.265    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDCE (Prop_fdce_C_Q)         0.100     2.365 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/Q
                         net (fo=3, routed)           0.197     2.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[28]
    SLICE_X29Y282        LUT6 (Prop_lut6_I5_O)        0.028     2.590 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][28]_i_1/O
                         net (fo=1, routed)           0.000     2.590    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][28]_i_1_n_0
    SLICE_X29Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.868     2.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/C
                         clock pessimism             -0.503     2.265    
                         clock uncertainty            0.200     2.465    
    SLICE_X29Y282        FDCE (Hold_fdce_C_D)         0.060     2.525    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[140]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.620%)  route 0.231ns (64.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.644     2.204    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y253        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y253        FDCE (Prop_fdce_C_Q)         0.100     2.304 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[140]/Q
                         net (fo=1, routed)           0.231     2.535    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[140]
    SLICE_X40Y256        LUT6 (Prop_lut6_I1_O)        0.028     2.563 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[141]_i_1/O
                         net (fo=1, routed)           0.000     2.563    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[141]
    SLICE_X40Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.870     2.701    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X40Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]/C
                         clock pessimism             -0.464     2.237    
                         clock uncertainty            0.200     2.437    
    SLICE_X40Y256        FDCE (Hold_fdce_C_D)         0.060     2.497    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PROG_SCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X36Y263  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][145]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X17Y255  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][77]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X17Y255  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][80]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X33Y260  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][82]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X29Y254  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][84]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X20Y249  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][85]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X20Y254  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][86]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X29Y254  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][87]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X37Y277  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][69]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X37Y277  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][98]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X17Y255  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][77]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X17Y255  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][80]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X17Y259  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][89]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X41Y284  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][67]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X16Y258  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][77]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X16Y258  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][78]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X16Y258  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][80]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X18Y255  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][37]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X6Y221   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X6Y221   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X32Y280  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X46Y257  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][133]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X52Y252  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][135]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X50Y250  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][138]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X52Y254  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][139]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X50Y256  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][109]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X50Y256  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][113]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X46Y251  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][114]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 1.861ns (20.282%)  route 7.315ns (79.718%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.192ns = ( 8.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434     6.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043     6.536 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232     6.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.703     7.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X16Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.271     8.808    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X16Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]/C
                         clock pessimism             -0.524     8.285    
                         clock uncertainty           -0.066     8.218    
    SLICE_X16Y281        FDCE (Setup_fdce_C_CE)      -0.178     8.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[16]
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 1.861ns (20.324%)  route 7.296ns (79.676%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.192ns = ( 8.808 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434     6.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043     6.536 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232     6.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.684     7.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X16Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.271     8.808    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X16Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]/C
                         clock pessimism             -0.524     8.285    
                         clock uncertainty           -0.066     8.218    
    SLICE_X16Y280        FDCE (Setup_fdce_C_CE)      -0.178     8.040    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[45]
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.861ns (20.396%)  route 7.263ns (79.604%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 8.806 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434     6.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043     6.536 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232     6.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.652     7.463    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269     8.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/C
                         clock pessimism             -0.524     8.283    
                         clock uncertainty           -0.066     8.216    
    SLICE_X26Y284        FDCE (Setup_fdce_C_CE)      -0.201     8.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.861ns (20.396%)  route 7.263ns (79.604%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 8.806 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434     6.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043     6.536 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232     6.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.652     7.463    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269     8.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]/C
                         clock pessimism             -0.524     8.283    
                         clock uncertainty           -0.066     8.216    
    SLICE_X26Y284        FDCE (Setup_fdce_C_CE)      -0.201     8.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[46]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 1.997ns (21.492%)  route 7.295ns (78.508%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 8.799 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.269     5.032    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[37]
    SLICE_X15Y266        LUT2 (Prop_lut2_I0_O)        0.043     5.075 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/failure_counter[0]_i_18/O
                         net (fo=5, routed)           0.342     5.417    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3_0
    SLICE_X14Y265        LUT6 (Prop_lut6_I1_O)        0.043     5.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[4]_i_17/O
                         net (fo=1, routed)           0.190     5.649    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[4]_i_17_n_0
    SLICE_X14Y264        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     5.932 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[4]_i_8/CO[3]
                         net (fo=4, routed)           0.327     6.259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/state[3]_i_7[0]
    SLICE_X15Y263        LUT2 (Prop_lut2_I1_O)        0.043     6.302 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/state[0]_i_8/O
                         net (fo=4, routed)           0.677     6.979    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]_4
    SLICE_X29Y269        LUT6 (Prop_lut6_I4_O)        0.043     7.022 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_3/O
                         net (fo=1, routed)           0.192     7.214    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_3_n_0
    SLICE_X29Y271        LUT6 (Prop_lut6_I1_O)        0.043     7.257 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_1/O
                         net (fo=1, routed)           0.374     7.631    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/fsm_bits[5]
    SLICE_X29Y271        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.262     8.799    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y271        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]/C
                         clock pessimism             -0.524     8.276    
                         clock uncertainty           -0.066     8.209    
    SLICE_X29Y271        FDCE (Setup_fdce_C_D)       -0.022     8.187    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 1.861ns (20.427%)  route 7.250ns (79.573%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 8.806 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434     6.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043     6.536 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232     6.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.638     7.449    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X24Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269     8.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]/C
                         clock pessimism             -0.524     8.283    
                         clock uncertainty           -0.066     8.216    
    SLICE_X24Y284        FDCE (Setup_fdce_C_CE)      -0.201     8.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[26]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 1.904ns (20.372%)  route 7.442ns (79.628%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 8.803 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.432     6.490    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]_0[0]
    SLICE_X24Y271        LUT5 (Prop_lut5_I0_O)        0.043     6.533 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22/O
                         net (fo=48, routed)          0.642     7.176    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22_n_0
    SLICE_X20Y277        LUT6 (Prop_lut6_I4_O)        0.043     7.219 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_3/O
                         net (fo=1, routed)           0.423     7.642    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_3_n_0
    SLICE_X20Y272        LUT6 (Prop_lut6_I2_O)        0.043     7.685 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_1/O
                         net (fo=1, routed)           0.000     7.685    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[32]_i_1_n_0
    SLICE_X20Y272        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.266     8.803    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y272        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]/C
                         clock pessimism             -0.524     8.280    
                         clock uncertainty           -0.066     8.213    
    SLICE_X20Y272        FDCE (Setup_fdce_C_D)        0.066     8.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[32]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 1.861ns (20.496%)  route 7.219ns (79.504%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 8.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434     6.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043     6.536 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232     6.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.607     7.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X25Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.267     8.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X25Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]/C
                         clock pessimism             -0.524     8.281    
                         clock uncertainty           -0.066     8.214    
    SLICE_X25Y282        FDCE (Setup_fdce_C_CE)      -0.201     8.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[28]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 1.861ns (20.613%)  route 7.167ns (79.387%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 8.804 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.434     6.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask_reg[47][0]
    SLICE_X27Y271        LUT2 (Prop_lut2_I1_O)        0.043     6.536 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/mask[47]_i_5/O
                         net (fo=1, routed)           0.232     6.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_incr_en0
    SLICE_X27Y271        LUT6 (Prop_lut6_I3_O)        0.043     6.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1/O
                         net (fo=48, routed)          0.556     7.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_1_n_0
    SLICE_X27Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.267     8.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X27Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]/C
                         clock pessimism             -0.524     8.281    
                         clock uncertainty           -0.066     8.214    
    SLICE_X27Y282        FDCE (Setup_fdce_C_CE)      -0.201     8.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[14]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 1.904ns (20.573%)  route 7.351ns (79.427%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.194ns = ( 8.806 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.448    -1.661    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X22Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y256        FDCE (Prop_fdce_C_Q)         0.259    -1.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]_rep__2/Q
                         net (fo=30, routed)          0.762    -0.640    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_24_0
    SLICE_X23Y260        MUXF7 (Prop_muxf7_S_O)       0.147    -0.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19/O
                         net (fo=1, routed)           0.471    -0.022    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[1]_i_19_n_0
    SLICE_X23Y260        LUT6 (Prop_lut6_I0_O)        0.124     0.102 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[1]_i_8/O
                         net (fo=4, routed)           0.571     0.673    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/set_rst_loop_reg_11[1]
    SLICE_X18Y259        LUT6 (Prop_lut6_I1_O)        0.043     0.716 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35/O
                         net (fo=11, routed)          0.261     0.977    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_35_n_0
    SLICE_X17Y260        LUT3 (Prop_lut3_I0_O)        0.043     1.020 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7/O
                         net (fo=3, routed)           0.197     1.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_7_n_0
    SLICE_X18Y260        LUT5 (Prop_lut5_I4_O)        0.043     1.260 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13/O
                         net (fo=24, routed)          0.505     1.765    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_13_n_0
    SLICE_X22Y264        LUT3 (Prop_lut3_I1_O)        0.043     1.808 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9/O
                         net (fo=3, routed)           0.454     2.262    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[3]_i_9_n_0
    SLICE_X22Y265        LUT4 (Prop_lut4_I0_O)        0.043     2.305 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63/O
                         net (fo=1, routed)           0.000     2.305    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_63_n_0
    SLICE_X22Y265        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.561 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=25, routed)          0.513     3.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_fsm/next_pw_loop1
    SLICE_X24Y264        LUT3 (Prop_lut3_I1_O)        0.043     3.116 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=2, routed)           0.107     3.223    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X24Y264        LUT6 (Prop_lut6_I1_O)        0.043     3.266 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61/O
                         net (fo=1, routed)           0.340     3.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_61_n_0
    SLICE_X20Y265        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     3.889 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36/CO[3]
                         net (fo=2, routed)           0.526     4.414    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_36_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I3_O)        0.043     4.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15/O
                         net (fo=2, routed)           0.112     4.569    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_15_n_0
    SLICE_X14Y266        LUT5 (Prop_lut5_I0_O)        0.043     4.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12/O
                         net (fo=1, routed)           0.108     4.720    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_12_n_0
    SLICE_X14Y266        LUT6 (Prop_lut6_I3_O)        0.043     4.763 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prdata_sr[152]_i_8/O
                         net (fo=8, routed)           0.406     5.169    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[0]_0
    SLICE_X18Y268        LUT5 (Prop_lut5_I1_O)        0.043     5.212 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17/O
                         net (fo=4, routed)           0.420     5.632    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_17_n_0
    SLICE_X24Y269        LUT6 (Prop_lut6_I3_O)        0.043     5.675 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8/O
                         net (fo=1, routed)           0.194     5.869    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter[0]_i_8_n_0
    SLICE_X24Y268        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     6.059 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/failure_counter_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.432     6.490    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/attempts_counter_reg[7]_0[0]
    SLICE_X24Y271        LUT5 (Prop_lut5_I0_O)        0.043     6.533 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22/O
                         net (fo=48, routed)          0.648     7.182    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[47]_i_22_n_0
    SLICE_X26Y284        LUT6 (Prop_lut6_I4_O)        0.043     7.225 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_3/O
                         net (fo=1, routed)           0.326     7.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_3_n_0
    SLICE_X26Y284        LUT6 (Prop_lut6_I2_O)        0.043     7.593 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_1/O
                         net (fo=1, routed)           0.000     7.593    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[30]_i_1_n_0
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         1.269     8.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]/C
                         clock pessimism             -0.524     8.283    
                         clock uncertainty           -0.066     8.216    
    SLICE_X26Y284        FDCE (Setup_fdce_C_D)        0.034     8.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[30]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.656%)  route 0.221ns (63.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.642    -0.467    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X39Y265        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y265        FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[84]/Q
                         net (fo=1, routed)           0.221    -0.145    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[84]
    SLICE_X43Y260        LUT6 (Prop_lut6_I1_O)        0.028    -0.117 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[85]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[85]
    SLICE_X43Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.866    -0.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]/C
                         clock pessimism              0.047    -0.436    
    SLICE_X43Y260        FDCE (Hold_fdce_C_D)         0.060    -0.376    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[85]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[130]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.575%)  route 0.222ns (63.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.646    -0.463    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X37Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y256        FDCE (Prop_fdce_C_Q)         0.100    -0.363 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[130]/Q
                         net (fo=1, routed)           0.222    -0.141    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[130]
    SLICE_X43Y256        LUT6 (Prop_lut6_I1_O)        0.028    -0.113 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[131]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[131]
    SLICE_X43Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.868    -0.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]/C
                         clock pessimism              0.047    -0.434    
    SLICE_X43Y256        FDCE (Hold_fdce_C_D)         0.060    -0.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[131]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.146ns (41.713%)  route 0.204ns (58.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.653    -0.395    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y284        FDCE (Prop_fdce_C_Q)         0.118    -0.277 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/Q
                         net (fo=3, routed)           0.204    -0.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[13]
    SLICE_X18Y284        LUT6 (Prop_lut6_I5_O)        0.028    -0.045 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][13]_i_1_n_0
    SLICE_X18Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.876    -0.403    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X18Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]/C
                         clock pessimism              0.009    -0.395    
    SLICE_X18Y284        FDCE (Hold_fdce_C_D)         0.087    -0.308    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][13]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.426%)  route 0.197ns (60.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.647    -0.401    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y287        FDCE (Prop_fdce_C_Q)         0.100    -0.301 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/Q
                         net (fo=4, routed)           0.197    -0.104    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_20[25]
    SLICE_X29Y287        LUT6 (Prop_lut6_I5_O)        0.028    -0.076 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1_n_0
    SLICE_X29Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.872    -0.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                         clock pessimism              0.007    -0.401    
    SLICE_X29Y287        FDCE (Hold_fdce_C_D)         0.061    -0.340    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[134]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.765%)  route 0.211ns (62.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.643    -0.466    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X44Y257        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y257        FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[134]/Q
                         net (fo=1, routed)           0.211    -0.155    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[134]
    SLICE_X44Y254        LUT6 (Prop_lut6_I1_O)        0.028    -0.127 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[135]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[135]
    SLICE_X44Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.868    -0.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X44Y254        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]/C
                         clock pessimism              0.030    -0.451    
    SLICE_X44Y254        FDCE (Hold_fdce_C_D)         0.060    -0.391    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[135]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.812%)  route 0.229ns (64.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.642    -0.467    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y260        FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[86]/Q
                         net (fo=1, routed)           0.229    -0.137    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[86]
    SLICE_X40Y260        LUT6 (Prop_lut6_I1_O)        0.028    -0.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[87]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[87]
    SLICE_X40Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.868    -0.480    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X40Y260        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]/C
                         clock pessimism              0.047    -0.434    
    SLICE_X40Y260        FDCE (Hold_fdce_C_D)         0.060    -0.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[87]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.128ns (20.925%)  route 0.484ns (79.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.417ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.645    -0.464    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y268        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268        FDCE (Prop_fdce_C_Q)         0.100    -0.364 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/misc_cnfg_bits_reg[59]/Q
                         net (fo=3, routed)           0.484     0.120    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_i_11_0[58]
    SLICE_X26Y273        LUT6 (Prop_lut6_I5_O)        0.028     0.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[3]_i_1/O
                         net (fo=1, routed)           0.000     0.148    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[3]_i_1_n_0
    SLICE_X26Y273        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.862    -0.417    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y273        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]/C
                         clock pessimism              0.240    -0.178    
    SLICE_X26Y273        FDCE (Hold_fdce_C_D)         0.061    -0.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.645    -0.403    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X27Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y281        FDCE (Prop_fdce_C_Q)         0.100    -0.303 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/Q
                         net (fo=3, routed)           0.197    -0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[1]
    SLICE_X27Y281        LUT6 (Prop_lut6_I5_O)        0.028    -0.078 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][1]_i_1_n_0
    SLICE_X27Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.868    -0.411    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X27Y281        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]/C
                         clock pessimism              0.009    -0.403    
    SLICE_X27Y281        FDCE (Hold_fdce_C_D)         0.060    -0.343    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.644    -0.404    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDCE (Prop_fdce_C_Q)         0.100    -0.304 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/Q
                         net (fo=3, routed)           0.197    -0.107    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[28]
    SLICE_X29Y282        LUT6 (Prop_lut6_I5_O)        0.028    -0.079 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][28]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][28]_i_1_n_0
    SLICE_X29Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=391, routed)         0.868    -0.411    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X29Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]/C
                         clock pessimism              0.008    -0.404    
    SLICE_X29Y282        FDCE (Hold_fdce_C_D)         0.060    -0.344    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][28]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[140]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.620%)  route 0.231ns (64.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.644    -0.465    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X43Y253        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y253        FDCE (Prop_fdce_C_Q)         0.100    -0.365 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[140]/Q
                         net (fo=1, routed)           0.231    -0.133    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[140]
    SLICE_X40Y256        LUT6 (Prop_lut6_I1_O)        0.028    -0.105 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[141]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[141]
    SLICE_X40Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.870    -0.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X40Y256        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]/C
                         clock pessimism              0.047    -0.432    
    SLICE_X40Y256        FDCE (Hold_fdce_C_D)         0.060    -0.372    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[141]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y15   ember_fpga_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I1
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X36Y263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][145]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X17Y255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][77]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X17Y255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][80]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X33Y260    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][82]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X29Y254    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][84]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X20Y249    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][85]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X33Y260    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][82]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X29Y254    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][84]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X20Y249    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][85]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X20Y254    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][86]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X29Y254    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][87]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X22Y258    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][88]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X17Y259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][89]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X36Y259    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][58]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y258    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][59]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X22Y250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][62]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X29Y271    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X29Y271    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X32Y280    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X24Y252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][130]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X31Y252    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][132]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X50Y265    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X52Y260    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][137]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X36Y285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X36Y285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X36Y263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][145]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ember_fpga_clk_wiz_0
  To Clock:  clkfbout_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    ember_fpga_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.266ns (3.544%)  route 7.240ns (96.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.881     5.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X48Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134     8.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X48Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]/C
                         clock pessimism             -0.657     7.813    
                         clock uncertainty           -0.066     7.746    
    SLICE_X48Y249        FDCE (Recov_fdce_C_CLR)     -0.212     7.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.266ns (3.545%)  route 7.238ns (96.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.879     5.615    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X49Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134     8.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X49Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]/C
                         clock pessimism             -0.657     7.813    
                         clock uncertainty           -0.066     7.746    
    SLICE_X49Y249        FDCE (Recov_fdce_C_CLR)     -0.212     7.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 0.266ns (3.586%)  route 7.151ns (96.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.792     5.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X47Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134     8.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X47Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]/C
                         clock pessimism             -0.657     7.813    
                         clock uncertainty           -0.066     7.746    
    SLICE_X47Y248        FDCE (Recov_fdce_C_CLR)     -0.212     7.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.266ns (3.584%)  route 7.155ns (96.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.796     5.532    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X40Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138     8.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]/C
                         clock pessimism             -0.657     7.817    
                         clock uncertainty           -0.066     7.750    
    SLICE_X40Y249        FDCE (Recov_fdce_C_CLR)     -0.212     7.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.266ns (3.585%)  route 7.153ns (96.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.794     5.530    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X41Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138     8.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]/C
                         clock pessimism             -0.657     7.817    
                         clock uncertainty           -0.066     7.750    
    SLICE_X41Y249        FDCE (Recov_fdce_C_CLR)     -0.212     7.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 0.266ns (3.586%)  route 7.151ns (96.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.792     5.528    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X46Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134     8.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X46Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]/C
                         clock pessimism             -0.657     7.813    
                         clock uncertainty           -0.066     7.746    
    SLICE_X46Y248        FDCE (Recov_fdce_C_CLR)     -0.154     7.592    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.266ns (3.666%)  route 6.990ns (96.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.631     5.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X39Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138     8.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]/C
                         clock pessimism             -0.657     7.817    
                         clock uncertainty           -0.066     7.750    
    SLICE_X39Y248        FDCE (Recov_fdce_C_CLR)     -0.212     7.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.266ns (3.679%)  route 6.964ns (96.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.605     5.341    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X39Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138     8.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]/C
                         clock pessimism             -0.657     7.817    
                         clock uncertainty           -0.066     7.750    
    SLICE_X39Y249        FDCE (Recov_fdce_C_CLR)     -0.212     7.538    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.266ns (3.666%)  route 6.990ns (96.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.631     5.367    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X38Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138     8.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]/C
                         clock pessimism             -0.657     7.817    
                         clock uncertainty           -0.066     7.750    
    SLICE_X38Y248        FDCE (Recov_fdce_C_CLR)     -0.154     7.596    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 0.266ns (3.675%)  route 6.971ns (96.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445    -1.889    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223    -1.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359    -1.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043    -1.264 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.612     5.348    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X42Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.136     8.471    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X42Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]/C
                         clock pessimism             -0.657     7.815    
                         clock uncertainty           -0.066     7.748    
    SLICE_X42Y248        FDCE (Recov_fdce_C_CLR)     -0.154     7.594    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  2.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     0.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X22Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875    -0.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X22Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/C
                         clock pessimism              0.029    -0.445    
    SLICE_X22Y286        FDCE (Remov_fdce_C_CLR)     -0.050    -0.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     0.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X22Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875    -0.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X22Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]/C
                         clock pessimism              0.029    -0.445    
    SLICE_X22Y286        FDCE (Remov_fdce_C_CLR)     -0.050    -0.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     0.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X22Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875    -0.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X22Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]/C
                         clock pessimism              0.029    -0.445    
    SLICE_X22Y286        FDCE (Remov_fdce_C_CLR)     -0.050    -0.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.390%)  route 0.397ns (75.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.217     0.069    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X21Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.877    -0.471    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X21Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]/C
                         clock pessimism              0.047    -0.425    
    SLICE_X21Y287        FDCE (Remov_fdce_C_CLR)     -0.069    -0.494    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     0.061    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X23Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875    -0.473    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X23Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]/C
                         clock pessimism              0.029    -0.445    
    SLICE_X23Y286        FDCE (Remov_fdce_C_CLR)     -0.069    -0.514    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.890%)  route 0.431ns (77.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.251     0.104    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X25Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X25Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]/C
                         clock pessimism              0.047    -0.429    
    SLICE_X25Y287        FDCE (Remov_fdce_C_CLR)     -0.069    -0.498    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.890%)  route 0.431ns (77.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.251     0.104    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X25Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X25Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]/C
                         clock pessimism              0.047    -0.429    
    SLICE_X25Y287        FDCE (Remov_fdce_C_CLR)     -0.069    -0.498    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.128ns (22.805%)  route 0.433ns (77.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.253     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X24Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X24Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]/C
                         clock pessimism              0.047    -0.429    
    SLICE_X24Y287        FDCE (Remov_fdce_C_CLR)     -0.069    -0.498    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.128ns (22.805%)  route 0.433ns (77.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.253     0.106    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X24Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X24Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]/C
                         clock pessimism              0.047    -0.429    
    SLICE_X24Y287        FDCE (Remov_fdce_C_CLR)     -0.069    -0.498    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.413%)  route 0.443ns (77.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653    -0.456    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100    -0.356 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180    -0.175    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.263     0.116    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X21Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.876    -0.472    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X21Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]/C
                         clock pessimism              0.047    -0.426    
    SLICE_X21Y286        FDCE (Remov_fdce_C_CLR)     -0.069    -0.495    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        1.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.266ns (3.544%)  route 7.240ns (96.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.881    12.874    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X48Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134    14.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X48Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]/C
                         clock pessimism              0.282    15.070    
                         clock uncertainty           -0.335    14.735    
    SLICE_X48Y249        FDCE (Recov_fdce_C_CLR)     -0.212    14.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][138]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.874    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.266ns (3.545%)  route 7.238ns (96.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.879    12.872    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X49Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134    14.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X49Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]/C
                         clock pessimism              0.282    15.070    
                         clock uncertainty           -0.335    14.735    
    SLICE_X49Y249        FDCE (Recov_fdce_C_CLR)     -0.212    14.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[6][138]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 0.266ns (3.586%)  route 7.151ns (96.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.792    12.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X47Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134    14.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X47Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]/C
                         clock pessimism              0.282    15.070    
                         clock uncertainty           -0.335    14.735    
    SLICE_X47Y248        FDCE (Recov_fdce_C_CLR)     -0.212    14.523    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][138]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.266ns (3.584%)  route 7.155ns (96.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.796    12.789    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X40Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138    14.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]/C
                         clock pessimism              0.282    15.074    
                         clock uncertainty           -0.335    14.739    
    SLICE_X40Y249        FDCE (Recov_fdce_C_CLR)     -0.212    14.527    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][140]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.266ns (3.585%)  route 7.153ns (96.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.794    12.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X41Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138    14.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]/C
                         clock pessimism              0.282    15.074    
                         clock uncertainty           -0.335    14.739    
    SLICE_X41Y249        FDCE (Recov_fdce_C_CLR)     -0.212    14.527    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][140]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 0.266ns (3.586%)  route 7.151ns (96.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.792    12.785    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X46Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.134    14.788    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X46Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]/C
                         clock pessimism              0.282    15.070    
                         clock uncertainty           -0.335    14.735    
    SLICE_X46Y248        FDCE (Recov_fdce_C_CLR)     -0.154    14.581    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][138]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.266ns (3.666%)  route 6.990ns (96.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.631    12.624    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X39Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138    14.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]/C
                         clock pessimism              0.282    15.074    
                         clock uncertainty           -0.335    14.739    
    SLICE_X39Y248        FDCE (Recov_fdce_C_CLR)     -0.212    14.527    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][140]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.266ns (3.679%)  route 6.964ns (96.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.605    12.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X39Y249        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138    14.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y249        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]/C
                         clock pessimism              0.282    15.074    
                         clock uncertainty           -0.335    14.739    
    SLICE_X39Y249        FDCE (Recov_fdce_C_CLR)     -0.212    14.527    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][140]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.266ns (3.666%)  route 6.990ns (96.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.631    12.624    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X38Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.138    14.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]/C
                         clock pessimism              0.282    15.074    
                         clock uncertainty           -0.335    14.739    
    SLICE_X38Y248        FDCE (Recov_fdce_C_CLR)     -0.154    14.585    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][140]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 0.266ns (3.675%)  route 6.971ns (96.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.445     5.368    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.223     5.591 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.359     5.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.043     5.993 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        6.612    12.605    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X42Y248        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        1.136    14.790    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X42Y248        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]/C
                         clock pessimism              0.282    15.072    
                         clock uncertainty           -0.335    14.737    
    SLICE_X42Y248        FDCE (Recov_fdce_C_CLR)     -0.154    14.583    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][136]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     2.730    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X22Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875     2.706    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X22Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]/C
                         clock pessimism             -0.482     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X22Y286        FDCE (Remov_fdce_C_CLR)     -0.050     2.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     2.730    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X22Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875     2.706    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X22Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]/C
                         clock pessimism             -0.482     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X22Y286        FDCE (Remov_fdce_C_CLR)     -0.050     2.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     2.730    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X22Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875     2.706    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X22Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]/C
                         clock pessimism             -0.482     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X22Y286        FDCE (Remov_fdce_C_CLR)     -0.050     2.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[0][47]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.390%)  route 0.397ns (75.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.217     2.738    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X21Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.877     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X21Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]/C
                         clock pessimism             -0.464     2.244    
                         clock uncertainty            0.200     2.444    
    SLICE_X21Y287        FDCE (Remov_fdce_C_CLR)     -0.069     2.375    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][47]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.757%)  route 0.389ns (75.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.209     2.730    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X23Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.875     2.706    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X23Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]/C
                         clock pessimism             -0.482     2.224    
                         clock uncertainty            0.200     2.424    
    SLICE_X23Y286        FDCE (Remov_fdce_C_CLR)     -0.069     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.890%)  route 0.431ns (77.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.251     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X25Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X25Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]/C
                         clock pessimism             -0.464     2.240    
                         clock uncertainty            0.200     2.440    
    SLICE_X25Y287        FDCE (Remov_fdce_C_CLR)     -0.069     2.371    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.890%)  route 0.431ns (77.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.251     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X25Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X25Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]/C
                         clock pessimism             -0.464     2.240    
                         clock uncertainty            0.200     2.440    
    SLICE_X25Y287        FDCE (Remov_fdce_C_CLR)     -0.069     2.371    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[2][46]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.128ns (22.805%)  route 0.433ns (77.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.253     2.774    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X24Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X24Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]/C
                         clock pessimism             -0.464     2.240    
                         clock uncertainty            0.200     2.440    
    SLICE_X24Y287        FDCE (Remov_fdce_C_CLR)     -0.069     2.371    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.128ns (22.805%)  route 0.433ns (77.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.253     2.774    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X24Y287        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X24Y287        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]/C
                         clock pessimism             -0.464     2.240    
                         clock uncertainty            0.200     2.440    
    SLICE_X24Y287        FDCE (Remov_fdce_C_CLR)     -0.069     2.371    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][46]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.413%)  route 0.443ns (77.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.653     2.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X23Y288        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y288        FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X23Y287        LUT2 (Prop_lut2_I0_O)        0.028     2.521 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.263     2.784    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_10
    SLICE_X21Y286        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3325, routed)        0.876     2.707    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X21Y286        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]/C
                         clock pessimism             -0.464     2.243    
                         clock uncertainty            0.200     2.443    
    SLICE_X21Y286        FDCE (Remov_fdce_C_CLR)     -0.069     2.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.410    





