m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Pavalon_mm_data_buffer_pkg
Z0 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 w1555096424
Z4 dC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench
Z5 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
Z6 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
l0
L5
VX?c6S7RaI?DQAnQG2V=nn1
!s100 z>:1K3mmXj5bnM;^Z9I122
Z7 OV;C;10.5b;63
32
Z8 !s110 1555099306
!i10b 1
Z9 !s108 1555099306.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Bbody
Z14 DPx4 work 25 avalon_mm_data_buffer_pkg 0 22 X?c6S7RaI?DQAnQG2V=nn1
R0
R1
R2
l0
L26
V^nQFOJN=@JQhPRzl`X7FH1
!s100 Lz04?4e1c3a9C]YVXLOC<0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_mm_data_buffer_write_ent
R3
R14
R0
R1
R2
R4
Z15 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
Z16 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
l0
L7
V3fmEg`lfHzRm79;BnlEZ;1
!s100 <6KkFRi?Q4BTQbc;24ZQ@1
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd|
Z18 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd|
!i113 1
R12
R13
Artl
R14
R0
R1
R2
Z19 DEx4 work 31 avalon_mm_data_buffer_write_ent 0 22 3fmEg`lfHzRm79;BnlEZ;1
l26
L22
VR3V89m]Wab3IN6b]0@@T23
!s100 05_Z68llScT2OGzXQVBCQ0
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Pavalon_mm_dcom_pkg
R0
R1
R2
R3
R4
Z20 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
Z21 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
l0
L5
V8@MaP3e_X3nRa<C6;Q0F12
!s100 `DPg9iARLzDho2;]SK3TQ3
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd|
Z23 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd|
!i113 1
R12
R13
Bbody
Z24 DPx4 work 18 avalon_mm_dcom_pkg 0 22 8@MaP3e_X3nRa<C6;Q0F12
R0
R1
R2
l0
L35
VPPc_JhYX@f4=8]4]HEfCS1
!s100 m=X>GXBQO>fK_VZSHDVPX1
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Eavalon_mm_dcom_read_ent
Z25 w1555099033
Z26 DPx4 work 28 avalon_mm_dcom_registers_pkg 0 22 aKlRG3<N2FLmh_Wk^kTaU1
R24
R0
R1
R2
R4
Z27 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
Z28 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
l0
L8
Vn:^5X^Zm_[PV2o5zLbGZA0
!s100 9H:QW?3hMKO_z89l9jSAU0
R7
32
Z29 !s110 1555099307
!i10b 1
Z30 !s108 1555099307.000000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd|
Z32 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd|
!i113 1
R12
R13
Artl
R26
R24
R0
R1
R2
Z33 DEx4 work 23 avalon_mm_dcom_read_ent 0 22 n:^5X^Zm_[PV2o5zLbGZA0
l21
L19
VNTXCQWIHhRQSVIZ^aCRh=2
!s100 9flNUiLRCELEE9I<3hXSk1
R7
32
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Pavalon_mm_dcom_registers_pkg
R0
R1
R2
R3
R4
Z34 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
Z35 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
l0
L5
VaKlRG3<N2FLmh_Wk^kTaU1
!s100 :UonmPTJB<cASQGR1>7Nh0
R7
32
R8
!i10b 1
R9
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd|
Z37 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R26
R0
R1
R2
l0
L117
V@a@ICZle>kUC^^H<_6J=[2
!s100 Gl]ZAl4fcBlI7e1UjhJ6O3
R7
32
R8
!i10b 1
R9
R36
R37
!i113 1
R12
R13
Eavalon_mm_dcom_write_ent
Z38 w1555099073
R26
R24
R0
R1
R2
R4
Z39 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
Z40 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
l0
L8
VcnNL@7m]lkJ=PPXkGCIf]3
!s100 iEDRL;QDjZ?^BY;`[BgEd0
R7
32
R29
!i10b 1
R30
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd|
Z42 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd|
!i113 1
R12
R13
Artl
R26
R24
R0
R1
R2
Z43 DEx4 work 24 avalon_mm_dcom_write_ent 0 22 cnNL@7m]lkJ=PPXkGCIf]3
l20
L18
V41<f]R=BbEDkUWh4NHho_1
!s100 mB<hc?[AMle3Q<?caBcOj2
R7
32
R29
!i10b 1
R30
R41
R42
!i113 1
R12
R13
Eavs_byteen_buffer_sc_fifo
R3
R1
R2
R4
Z44 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
Z45 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
l0
L43
Vg6Cl9^3l7d[^30e`bf_5T3
!s100 ]c=nzP[CU[HPjF:n^;TOk2
R7
32
R29
!i10b 1
R30
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd|
Z47 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R1
R2
Z48 DEx4 work 25 avs_byteen_buffer_sc_fifo 0 22 g6Cl9^3l7d[^30e`bf_5T3
l96
L60
VO>9OBg51HJ?Xg7VV?Q2:@2
!s100 JU6Jf=?e0^Q19PLE^AjV>3
R7
32
R29
!i10b 1
R30
R46
R47
!i113 1
R12
R13
Eavs_data_buffer_sc_fifo
R3
R1
R2
R4
Z49 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
Z50 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
l0
L43
VJOkKTM1YTj`jka_aJUC=73
!s100 <f:a2_]c]m:_V36e;WlMM0
R7
32
R29
!i10b 1
R30
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd|
Z52 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R1
R2
Z53 DEx4 work 23 avs_data_buffer_sc_fifo 0 22 JOkKTM1YTj`jka_aJUC=73
l96
L60
VNf4l_N@RO?BzVMg429XXM2
!s100 U<W9gfWUoa05U5XzTKb?13
R7
32
R29
!i10b 1
R30
R51
R52
!i113 1
R12
R13
Edata_buffer_ent
Z54 w1555099251
Z55 DPx4 work 15 data_buffer_pkg 0 22 0eA:C:QjS>U2d9b:?:VaL3
R0
R1
R2
R4
Z56 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd
Z57 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd
l0
L7
Vl^h344Y0Q32KK3ZS@1h>e2
!s100 dO76_EJBz54_<Yke0A2EX0
R7
32
R29
!i10b 1
R30
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd|
Z59 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z60 DEx4 work 25 dctrl_data_buffer_sc_fifo 0 22 =bQl[ieYF=hl2c0gPgI0>3
R48
R53
R55
R0
R1
R2
Z61 DEx4 work 15 data_buffer_ent 0 22 l^h344Y0Q32KK3ZS@1h>e2
l59
L29
VbOBRH:2<]Z?_G:3gLXU_M2
!s100 1Hli<eckQeX<n`Q;9X>A13
R7
32
R29
!i10b 1
R30
R58
R59
!i113 1
R12
R13
Pdata_buffer_pkg
R0
R1
R2
Z62 w1555099091
R4
Z63 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd
Z64 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd
l0
L5
V0eA:C:QjS>U2d9b:?:VaL3
!s100 N::_X`[W<H7@ekCg^Gi7_0
R7
32
R29
!i10b 1
R30
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd|
Z66 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd|
!i113 1
R12
R13
Bbody
R55
R0
R1
R2
l0
L55
Vj@nQm__DoRfGWOaW1nWFa0
!s100 3IH?W5J1zzgR:MhGa45Q73
R7
32
R29
!i10b 1
R30
R65
R66
!i113 1
R12
R13
Edata_controller_ent
Z67 w1555099217
R0
R1
R2
R4
Z68 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd
Z69 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VBiX`cioXUEAf=ZW:2z4>:3
!s100 k0[1EjSmXa<:Ci1W[OBkC3
R7
32
Z70 !s110 1555099308
!i10b 1
R30
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd|
Z72 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R0
R1
R2
Z73 DEx4 work 19 data_controller_ent 0 22 BiX`cioXUEAf=ZW:2z4>:3
l66
L32
VMFD8_fhJAcKPV_RH3mZQH2
!s100 `fI6=C?:Co67TU]OPb=FC3
R7
32
R70
!i10b 1
R30
R71
R72
!i113 1
R12
R13
Edata_scheduler_ent
R3
R0
R1
R2
R4
Z74 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd
Z75 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd
l0
L5
VT;TGD0]2;:?QFHVc2aC?d0
!s100 <OT`<RC4[<9A1KhoT=i5R0
R7
32
R70
!i10b 1
Z76 !s108 1555099308.000000
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd|
Z78 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd|
!i113 1
R12
R13
Artl
R0
R1
R2
Z79 DEx4 work 18 data_scheduler_ent 0 22 T;TGD0]2;:?QFHVc2aC?d0
l47
L29
V8:16KbZGeJg6CS5m5U;4I1
!s100 lWA5h51jN>`X<G`2XVWjJ2
R7
32
R70
!i10b 1
R76
R77
R78
!i113 1
R12
R13
Edcom_v1_top
Z80 w1555099301
Z81 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z82 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R55
R14
R26
R24
R0
R1
R2
R4
Z83 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
Z84 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
l0
L21
VEEZV2A?J4LZ9]BLPEnaEm2
!s100 01@K`_4b=IF49h6QbLfkm2
R7
32
Z85 !s110 1555099309
!i10b 1
Z86 !s108 1555099309.000000
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd|
Z88 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd|
!i113 1
R12
R13
Artl
Z89 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z90 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
R79
R73
R61
R19
R43
R33
R81
R82
R55
R14
R26
R24
R0
R1
R2
Z91 DEx4 work 11 dcom_v1_top 0 22 EEZV2A?J4LZ9]BLPEnaEm2
l126
L46
Z92 VzJNHG=I]7f[1:Hn27JSQ`0
Z93 !s100 ^MQ^iHhaao:H0Y;a2dAm`3
R7
32
R85
!i10b 1
R86
R87
R88
!i113 1
R12
R13
Edctrl_data_buffer_sc_fifo
R3
R1
R2
R4
Z94 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
Z95 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
l0
L43
V=bQl[ieYF=hl2c0gPgI0>3
!s100 9L1^L:cYBh=SP>95B0bg13
R7
32
R29
!i10b 1
R30
Z96 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd|
Z97 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R1
R2
R60
l96
L60
V4AZBfRJgVniKaHgU3hd6O2
!s100 H[;BAG_06Qa4cE@_^5?E>2
R7
32
R29
!i10b 1
R30
R96
R97
!i113 1
R12
R13
Espw_clk_synchronization_ent
R3
R81
R82
R0
R1
R2
R4
Z98 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z99 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R7
32
R85
!i10b 1
R86
Z100 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z101 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R12
R13
Artl
Z102 DEx4 work 20 spw_timecode_dc_fifo 0 22 cS1KYN8?Qh4CKPoY:@;Z<2
Z103 DEx4 work 16 spw_data_dc_fifo 0 22 Y[_5@oMi9TizDoJ^o43VQ0
R81
R82
R0
R1
R2
R90
l91
L33
VKXkEN@ZOi6RmfC6?41K?O2
!s100 hR4m^E5[?=Sd`Rln6O`m61
R7
32
R85
!i10b 1
R86
R100
R101
!i113 1
R12
R13
Espw_codec_ent
R3
R82
R81
R0
R1
R2
R4
Z104 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd
Z105 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R7
32
R85
!i10b 1
R86
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd|
Z107 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z108 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R82
R81
R0
R1
R2
R89
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R7
32
R85
!i10b 1
R86
R106
R107
!i113 1
R12
R13
Pspw_codec_pkg
R81
R0
R1
R2
R3
R4
8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd
FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R85
!i10b 1
R86
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espw_data_dc_fifo
Z109 w1554465599
R1
R2
R4
Z110 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z111 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L43
VY[_5@oMi9TizDoJ^o43VQ0
!s100 BmJSC2oI9O]S3ScW<1d[X2
R7
32
R85
!i10b 1
R86
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z113 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R1
R2
R103
l103
L61
VA<CVc^[]QHC7nA2R?>k?=2
!s100 OI<X3<?P>lKeB_]9[Z7]I0
R7
32
R85
!i10b 1
R86
R112
R113
!i113 1
R12
R13
Espw_mux_ent
Z114 w1554465600
R81
R82
R0
R1
R2
R4
Z115 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd
Z116 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd
l0
L7
VTlRIeCYCSdho3?;[gHo;73
!s100 _MHfT;LEK_8Fmo<ne>5RJ2
R7
32
R85
!i10b 1
R86
Z117 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd|
Z118 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd|
!i113 1
R12
R13
Artl
R81
R82
R0
R1
R2
DEx4 work 11 spw_mux_ent 0 22 TlRIeCYCSdho3?;[gHo;73
l76
L26
VE3jbcQ6ZIiCj>F]7ADoih3
!s100 Pzl3W>h<z]I:nBACRJJj:1
R7
32
R85
!i10b 1
R86
R117
R118
!i113 1
R12
R13
Espw_timecode_dc_fifo
R114
R1
R2
R4
Z119 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z120 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L43
VcS1KYN8?Qh4CKPoY:@;Z<2
!s100 ABz3TUl1G8GPM_kQHn15C0
R7
32
R85
!i10b 1
R86
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z122 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R1
R2
R102
l103
L61
VbjX^1h^lM;FDI9CK[l;2U0
!s100 B3C>a6BeXOO^Zm6C=O2Ii3
R7
32
R85
!i10b 1
R86
R121
R122
!i113 1
R12
R13
Espwlink
R114
R81
R0
R1
R2
R4
Z123 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z124 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
R70
!i10b 1
R76
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z126 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R81
R0
R1
R2
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R70
!i10b 1
R76
R125
R126
!i113 1
R12
R13
Pspwpkg
R1
R2
R114
R4
8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R70
!i10b 1
R76
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R114
R0
R1
R2
R4
Z127 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z128 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R70
!i10b 1
R76
Z129 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z130 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R0
R1
R2
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R70
!i10b 1
R76
R129
R130
!i113 1
R12
R13
Espwrecv
R114
R81
R0
R1
R2
R4
Z131 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z132 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R70
!i10b 1
R76
Z133 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z134 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R81
R0
R1
R2
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R70
!i10b 1
R76
R133
R134
!i113 1
R12
R13
Espwrecvfront_fast
R114
R81
R0
R1
R2
R4
Z135 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z136 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R70
!i10b 1
R76
Z137 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z138 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R81
R0
R1
R2
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R70
!i10b 1
R76
R137
R138
!i113 1
R12
R13
Espwrecvfront_generic
R114
R0
R1
R2
R4
Z139 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z140 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R70
!i10b 1
R76
Z141 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z142 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R0
R1
R2
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R70
!i10b 1
R76
R141
R142
!i113 1
R12
R13
Espwstream
R114
R81
R0
R1
R2
R4
Z143 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z144 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R70
!i10b 1
R76
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z146 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R81
R0
R1
R2
R108
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R70
!i10b 1
R76
R145
R146
!i113 1
R12
R13
Espwxmit
R114
R81
R0
R1
R2
R4
Z147 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z148 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R70
!i10b 1
R76
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z150 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R81
R0
R1
R2
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R70
!i10b 1
R76
R149
R150
!i113 1
R12
R13
Espwxmit_fast
R114
R81
R0
R1
R2
R4
Z151 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z152 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R70
!i10b 1
R76
Z153 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z154 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R81
R0
R1
R2
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R70
!i10b 1
R76
R153
R154
!i113 1
R12
R13
Estreamtest
R114
R81
R0
R1
R2
R4
Z155 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z156 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R85
!i10b 1
R76
Z157 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z158 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R81
R0
R1
R2
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R85
!i10b 1
R76
R157
R158
!i113 1
R12
R13
Esyncdff
R114
R1
R2
R4
Z159 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z160 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R85
!i10b 1
R86
Z161 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z162 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R1
R2
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R85
!i10b 1
R86
R161
R162
!i113 1
R12
R13
