DSCH Ver 3.0
VERSION 23/12/2004 11:18:05
BB(-35,-110,200,15)
SYM  #button3
BB(-34,-39,-25,-31)
TITLE -30 -35  #~MainReset
MODEL 59
PROP                                                                                                                                    
REC(-33,-38,6,6,y)
VIS 1
PIN(-25,-35,0.000,0.000)~MainReset
LIG(-26,-35,-25,-35)
LIG(-34,-31,-34,-39)
LIG(-26,-31,-34,-31)
LIG(-26,-39,-26,-31)
LIG(-34,-39,-26,-39)
LIG(-33,-32,-33,-38)
LIG(-27,-32,-33,-32)
LIG(-27,-38,-27,-32)
LIG(-33,-38,-27,-38)
FSYM
SYM  #kbd2
BB(-25,-30,25,10)
TITLE -25 12  #A
MODEL 85
PROP                                                                                                                                    
REC(-25,-30,40,40,r)
VIS 4
PIN(25,5,0.000,0.000)A0
PIN(25,-5,0.000,0.000)A1
PIN(25,-15,0.000,0.000)A2
PIN(25,-25,0.000,0.000)A3
LIG(15,-30,15,10)
LIG(-25,-30,15,-30)
LIG(-25,-30,-25,10)
LIG(9,-25,9,-22)
LIG(-25,-10,15,-10)
LIG(-5,-30,-5,10)
LIG(-15,10,-15,-30)
LIG(-25,-20,15,-20)
LIG(5,-30,5,10)
LIG(-25,0,15,0)
LIG(15,5,25,5)
LIG(25,-5,15,-5)
LIG(15,-15,25,-15)
LIG(25,-25,15,-25)
LIG(-21,8,-21,2)
LIG(-21,2,-19,2)
LIG(-19,2,-19,8)
LIG(-19,8,-21,8)
LIG(-9,8,-9,2)
LIG(-1,2,1,2)
LIG(1,2,1,4)
LIG(1,4,-1,4)
LIG(-1,4,-1,8)
LIG(-1,8,1,8)
LIG(9,8,11,8)
LIG(11,2,9,2)
LIG(11,2,11,8)
LIG(9,4,11,4)
LIG(-21,-8,-21,-4)
LIG(-21,-4,-19,-4)
LIG(-19,-8,-19,-2)
LIG(-9,-8,-11,-8)
LIG(-11,-8,-11,-6)
LIG(-11,-6,-9,-6)
LIG(-9,-6,-9,-2)
LIG(-9,-2,-11,-2)
LIG(-1,-8,-1,-2)
LIG(-1,-2,1,-2)
LIG(1,-2,1,-6)
LIG(1,-6,-1,-6)
LIG(9,-8,11,-8)
LIG(11,-8,11,-2)
LIG(-21,-18,-21,-12)
LIG(-21,-18,-19,-18)
LIG(-19,-18,-19,-12)
LIG(-19,-12,-21,-12)
LIG(-21,-16,-19,-16)
LIG(9,-25,11,-25)
LIG(-25,10,15,10)
LIG(-11,-18,-9,-18)
LIG(9,-28,9,-25)
LIG(-2,-22,-2,-25)
LIG(-2,-28,1,-28)
LIG(-11,-28,-11,-22)
LIG(-22,-22,-22,-28)
LIG(-22,-28,-19,-28)
LIG(8,-18,11,-18)
LIG(11,-18,12,-17)
LIG(12,-17,11,-16)
LIG(8,-16,11,-16)
LIG(8,-12,8,-16)
LIG(-11,-16,-9,-16)
LIG(-22,-22,-19,-22)
LIG(-11,-18,-11,-16)
LIG(-9,-16,-9,-12)
LIG(-9,-18,-9,-16)
LIG(-9,-12,-11,-12)
LIG(-2,-22,1,-22)
LIG(-2,-12,0,-18)
LIG(0,-18,2,-12)
LIG(8,-16,8,-18)
LIG(11,-16,12,-15)
LIG(9,-28,12,-28)
LIG(12,-15,12,-13)
LIG(-2,-14,2,-14)
LIG(-8,-23,-9,-22)
LIG(12,-13,11,-12)
LIG(-2,-25,-2,-28)
LIG(-2,-25,0,-25)
LIG(-8,-27,-8,-23)
LIG(-9,-28,-8,-27)
LIG(-12,-22,-11,-22)
LIG(-12,-28,-11,-28)
LIG(8,-12,11,-12)
LIG(-11,-28,-9,-28)
LIG(-11,-22,-9,-22)
FSYM
SYM  #digit1
BB(135,-100,160,-65)
TITLE 135 -79  #OutA
MODEL 89
PROP                                                                                                                                    
REC(140,-95,15,21,r)
VIS 2
PIN(140,-65,0.000,0.000)OutA3
PIN(145,-65,0.000,0.000)OutA2
PIN(150,-65,0.000,0.000)OutA1
PIN(155,-65,0.000,0.000)OutA0
LIG(135,-100,135,-70)
LIG(160,-100,135,-100)
LIG(160,-70,160,-100)
LIG(135,-70,160,-70)
LIG(140,-70,140,-65)
LIG(145,-70,145,-65)
LIG(150,-70,150,-65)
LIG(155,-70,155,-65)
FSYM
SYM  #clock1
BB(-35,-68,-20,-62)
TITLE -30 -65  #clock
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(-33,-67,6,4,r)
VIS 1
PIN(-20,-65,1.500,0.070)MainClock
LIG(-25,-65,-20,-65)
LIG(-30,-67,-32,-67)
LIG(-26,-67,-28,-67)
LIG(-25,-68,-25,-62)
LIG(-35,-62,-35,-68)
LIG(-30,-63,-30,-67)
LIG(-28,-67,-28,-63)
LIG(-28,-63,-30,-63)
LIG(-32,-63,-34,-63)
LIG(-32,-67,-32,-63)
LIG(-25,-62,-35,-62)
LIG(-25,-68,-35,-68)
FSYM
SYM  #button1
BB(-34,-59,-25,-51)
TITLE -30 -55  #button
MODEL 59
PROP                                                                                                                                    
REC(-33,-58,6,6,r)
VIS 1
PIN(-25,-55,0.000,0.000)LatchA
LIG(-26,-55,-25,-55)
LIG(-34,-51,-34,-59)
LIG(-26,-51,-34,-51)
LIG(-26,-59,-26,-51)
LIG(-34,-59,-26,-59)
LIG(-33,-52,-33,-58)
LIG(-27,-52,-33,-52)
LIG(-27,-58,-27,-52)
LIG(-33,-58,-27,-58)
FSYM
SYM  #digit2
BB(175,-60,200,-25)
TITLE 175 -28  #AluA
MODEL 89
PROP                                                                                                                                   
REC(180,-55,15,21,r)
VIS 4
PIN(180,-25,0.000,0.000)AluA3
PIN(185,-25,0.000,0.000)AluA2
PIN(190,-25,0.000,0.000)AluA1
PIN(195,-25,0.000,0.000)AluA0
LIG(175,-60,175,-30)
LIG(200,-60,175,-60)
LIG(200,-30,200,-60)
LIG(175,-30,200,-30)
LIG(180,-30,180,-25)
LIG(185,-30,185,-25)
LIG(190,-30,190,-25)
LIG(195,-30,195,-25)
FSYM
SYM  #button3
BB(-34,-49,-25,-41)
TITLE -30 -45  #EnableA
MODEL 59
PROP                                                                                                                                    
REC(-33,-48,6,6,r)
VIS 1
PIN(-25,-45,0.000,0.000)EnableA
LIG(-26,-45,-25,-45)
LIG(-34,-41,-34,-49)
LIG(-26,-41,-34,-41)
LIG(-26,-49,-26,-41)
LIG(-34,-49,-26,-49)
LIG(-33,-42,-33,-48)
LIG(-27,-42,-33,-42)
LIG(-27,-48,-27,-42)
LIG(-33,-48,-27,-48)
FSYM
SYM  #VsmAccumulatorA
BB(40,-75,80,15)
TITLE 50 -77  #VsmAccumulatorA
MODEL 6000
PROP                                                                                                                                   
REC(45,-70,30,80,r)
VIS 5
PIN(40,-35,0.000,0.000)ClearA
PIN(40,-55,0.000,0.000)LatchA
PIN(40,5,0.000,0.000)A0
PIN(40,-5,0.000,0.000)A1
PIN(40,-15,0.000,0.000)A2
PIN(40,-25,0.000,0.000)A3
PIN(40,-45,0.000,0.000)EnableA
PIN(40,-65,0.000,0.000)MainClock
PIN(80,-65,0.060,0.140)IB3
PIN(80,-35,0.060,0.140)IB0
PIN(80,-45,0.060,0.140)IB1
PIN(80,-55,0.060,0.140)IB2
PIN(80,5,0.060,0.140)AluA0
PIN(80,-5,0.060,0.140)AluA1
PIN(80,-15,0.060,0.140)AluA2
PIN(80,-25,0.060,0.140)AluA3
LIG(40,-35,45,-35)
LIG(40,-55,45,-55)
LIG(40,5,45,5)
LIG(40,-5,45,-5)
LIG(40,-15,45,-15)
LIG(40,-25,45,-25)
LIG(40,-45,45,-45)
LIG(40,-65,45,-65)
LIG(75,-65,80,-65)
LIG(75,-35,80,-35)
LIG(75,-45,80,-45)
LIG(75,-55,80,-55)
LIG(75,5,80,5)
LIG(75,-5,80,-5)
LIG(75,-15,80,-15)
LIG(75,-25,80,-25)
LIG(45,-70,45,10)
LIG(45,-70,75,-70)
LIG(75,-70,75,10)
LIG(75,10,45,10)
VLG  module VsmAccumulatorA( ClearA,LatchA,A0,A1,A2,A3,EnableA,MainClock,
VLG   IB3,IB0,IB1,IB2,AluA0,AluA1,AluA2,AluA3);
VLG   input ClearA,LatchA,A0,A1,A2,A3,EnableA,MainClock;
VLG   output IB3,IB0,IB1,IB2,AluA0,AluA1,AluA2,AluA3;
VLG   wire w3,w6,w8,w11,w18,w21,;
VLG   not #(31) inv_1(w3,ClearA);
VLG   dreg #(19) dreg17_2(AluA0,w8,A0,w3,w6);
VLG   dreg #(19) dreg18_3(AluA3,w11,A3,w3,w6);
VLG   dreg #(19) dreg19_4(AluA2,w18,A2,w3,w6);
VLG   dreg #(19) dreg20_5(AluA1,w21,A1,w3,w6);
VLG   notif1 #(10) notif1_6(IB0,w8,EnableA);
VLG   notif1 #(10) notif1_7(IB1,w21,EnableA);
VLG   notif1 #(10) notif1_8(IB3,w11,EnableA);
VLG   notif1 #(10) notif1_9(IB2,w18,EnableA);
VLG   and #(37) and2_10(w6,MainClock,LatchA);
VLG  endmodule
FSYM
LIG(-25,-35,40,-35)
LIG(25,-5,40,-5)
LIG(25,-15,40,-15)
LIG(25,-25,40,-25)
LIG(80,-65,140,-65)
LIG(145,-65,145,-55)
LIG(80,-55,145,-55)
LIG(150,-65,150,-45)
LIG(80,-45,150,-45)
LIG(155,-65,155,-35)
LIG(80,-35,155,-35)
LIG(-20,-65,40,-65)
LIG(-25,-55,40,-55)
LIG(-25,-45,40,-45)
LIG(25,5,40,5)
LIG(80,-25,180,-25)
LIG(185,-25,185,-15)
LIG(80,-15,185,-15)
LIG(190,-25,190,-5)
LIG(80,-5,190,-5)
LIG(195,-25,195,5)
LIG(80,5,195,5)
TEXT -7 -110  #Very simple microprocessor - Register A
FFIG D:\Documents and Settings\sicard\Mes documents\Dsch3\vsm\Vsm-AccumulatorA-test.sch
