// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _generic_sincos_16_6_s_HH_
#define _generic_sincos_16_6_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cordic_circ_apfixed_18_3_0_s.h"
#include "myproject_mul_mul_16ns_24ns_39_1_0.h"
#include "myproject_mac_mulsub_6ns_19ns_23ns_25_1_0.h"

namespace ap_rtl {

struct generic_sincos_16_6_s : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<16> > in_V;
    sc_out< sc_lv<12> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    generic_sincos_16_6_s(sc_module_name name);
    SC_HAS_PROCESS(generic_sincos_16_6_s);

    ~generic_sincos_16_6_s();

    sc_trace_file* mVcdFile;

    cordic_circ_apfixed_18_3_0_s* grp_cordic_circ_apfixed_18_3_0_s_fu_66;
    myproject_mul_mul_16ns_24ns_39_1_0<1,1,16,24,39>* myproject_mul_mul_16ns_24ns_39_1_0_U2;
    myproject_mac_mulsub_6ns_19ns_23ns_25_1_0<1,1,6,19,23,25>* myproject_mac_mulsub_6ns_19ns_23ns_25_1_0_U3;
    sc_signal< sc_lv<1> > sign0_V_fu_71_p2;
    sc_signal< sc_lv<1> > sign0_V_reg_282;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > sign0_V_reg_282_pp0_iter1_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_282_pp0_iter2_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_282_pp0_iter3_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_282_pp0_iter4_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_282_pp0_iter5_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_282_pp0_iter6_reg;
    sc_signal< sc_lv<1> > sign0_V_reg_282_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Val2_s_fu_83_p3;
    sc_signal< sc_lv<16> > p_Val2_s_reg_287;
    sc_signal< sc_lv<6> > ret_V_reg_292;
    sc_signal< sc_lv<2> > k_V_reg_297;
    sc_signal< sc_lv<1> > icmp_ln879_fu_136_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_304;
    sc_signal< sc_lv<1> > icmp_ln879_reg_304_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_304_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_304_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_304_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_304_pp0_iter6_reg;
    sc_signal< sc_lv<17> > z_V_1_fu_185_p3;
    sc_signal< sc_lv<17> > z_V_1_reg_309;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_193_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_314;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_314_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_314_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_314_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_314_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_314_pp0_iter6_reg;
    sc_signal< sc_lv<12> > p_Val2_48_fu_245_p3;
    sc_signal< sc_lv<12> > p_Val2_48_reg_320;
    sc_signal< sc_lv<18> > grp_cordic_circ_apfixed_18_3_0_s_fu_66_ap_return;
    sc_signal< sc_logic > grp_cordic_circ_apfixed_18_3_0_s_fu_66_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call24;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call24;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call24;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call24;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call24;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call24;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call24;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call24;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call24;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp35;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > inabs_V_fu_77_p2;
    sc_signal< sc_lv<39> > r_V_37_fu_264_p2;
    sc_signal< sc_lv<23> > lhs_V_fu_116_p3;
    sc_signal< sc_lv<25> > grp_fu_272_p3;
    sc_signal< sc_lv<17> > p_Val2_45_fu_127_p4;
    sc_signal< sc_lv<16> > trunc_ln708_s_fu_145_p4;
    sc_signal< sc_lv<18> > rhs_V_10_fu_141_p1;
    sc_signal< sc_lv<18> > ret_V_51_fu_158_p2;
    sc_signal< sc_lv<1> > icmp_ln251_fu_174_p2;
    sc_signal< sc_lv<1> > or_ln251_fu_179_p2;
    sc_signal< sc_lv<17> > trunc_ln708_16_fu_164_p4;
    sc_signal< sc_lv<17> > z_V_fu_154_p1;
    sc_signal< sc_lv<19> > zext_ln703_fu_208_p1;
    sc_signal< sc_lv<19> > sub_ln1253_fu_212_p2;
    sc_signal< sc_lv<12> > trunc_ln_fu_198_p4;
    sc_signal< sc_lv<12> > trunc_ln708_17_fu_218_p4;
    sc_signal< sc_lv<1> > xor_ln879_fu_235_p2;
    sc_signal< sc_lv<1> > and_ln879_fu_240_p2;
    sc_signal< sc_lv<12> > select_ln879_fu_228_p3;
    sc_signal< sc_lv<12> > sub_ln703_fu_253_p2;
    sc_signal< sc_lv<16> > r_V_37_fu_264_p0;
    sc_signal< sc_lv<24> > r_V_37_fu_264_p1;
    sc_signal< sc_lv<6> > grp_fu_272_p0;
    sc_signal< sc_lv<19> > grp_fu_272_p1;
    sc_signal< sc_lv<23> > grp_fu_272_p2;
    sc_signal< sc_lv<12> > p_Val2_49_fu_258_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<16> > in_V_int_reg;
    sc_signal< sc_lv<12> > ap_return_int_reg;
    sc_signal< sc_lv<24> > grp_fu_272_p00;
    sc_signal< sc_lv<25> > grp_fu_272_p20;
    sc_signal< sc_lv<39> > r_V_37_fu_264_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<18> ap_const_lv18_1921F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<39> ap_const_lv39_517CC1;
    static const sc_lv<24> ap_const_lv24_3243F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln879_fu_240_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp35();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call24();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call24();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call24();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call24();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call24();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call24();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call24();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call24();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call24();
    void thread_ap_return();
    void thread_grp_cordic_circ_apfixed_18_3_0_s_fu_66_ap_ce();
    void thread_grp_fu_272_p0();
    void thread_grp_fu_272_p00();
    void thread_grp_fu_272_p1();
    void thread_grp_fu_272_p2();
    void thread_grp_fu_272_p20();
    void thread_icmp_ln251_fu_174_p2();
    void thread_icmp_ln879_1_fu_193_p2();
    void thread_icmp_ln879_fu_136_p2();
    void thread_inabs_V_fu_77_p2();
    void thread_lhs_V_fu_116_p3();
    void thread_or_ln251_fu_179_p2();
    void thread_p_Val2_45_fu_127_p4();
    void thread_p_Val2_48_fu_245_p3();
    void thread_p_Val2_49_fu_258_p3();
    void thread_p_Val2_s_fu_83_p3();
    void thread_r_V_37_fu_264_p0();
    void thread_r_V_37_fu_264_p00();
    void thread_r_V_37_fu_264_p1();
    void thread_ret_V_51_fu_158_p2();
    void thread_rhs_V_10_fu_141_p1();
    void thread_select_ln879_fu_228_p3();
    void thread_sign0_V_fu_71_p2();
    void thread_sub_ln1253_fu_212_p2();
    void thread_sub_ln703_fu_253_p2();
    void thread_trunc_ln708_16_fu_164_p4();
    void thread_trunc_ln708_17_fu_218_p4();
    void thread_trunc_ln708_s_fu_145_p4();
    void thread_trunc_ln_fu_198_p4();
    void thread_xor_ln879_fu_235_p2();
    void thread_z_V_1_fu_185_p3();
    void thread_z_V_fu_154_p1();
    void thread_zext_ln703_fu_208_p1();
};

}

using namespace ap_rtl;

#endif
