
*** Running vivado
    with args -log Mux_8_way_4_Bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mux_8_way_4_Bit.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Mux_8_way_4_Bit.tcl -notrace
Command: synth_design -top Mux_8_way_4_Bit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4968 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 435.000 ; gain = 94.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_Bit' [C:/Personal/UOM/Sem 02/CODD Labs/8_Way_4_Bit_Mux/8_Way_4_Bit_Mux.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/MUX_8_to_1.vhd:33' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Personal/UOM/Sem 02/CODD Labs/8_Way_4_Bit_Mux/8_Way_4_Bit_Mux.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/MUX_8_to_1.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decorder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/MUX_8_to_1.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_3_to_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (3#1) [C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/MUX_8_to_1.vhd:40]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/MUX_8_to_1.vhd:33' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Personal/UOM/Sem 02/CODD Labs/8_Way_4_Bit_Mux/8_Way_4_Bit_Mux.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:64]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/MUX_8_to_1.vhd:33' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Personal/UOM/Sem 02/CODD Labs/8_Way_4_Bit_Mux/8_Way_4_Bit_Mux.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:71]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Personal/UOM/Sem 02/CODD Labs/Lab_04/Lab_04.srcs/sources_1/new/MUX_8_to_1.vhd:33' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Personal/UOM/Sem 02/CODD Labs/8_Way_4_Bit_Mux/8_Way_4_Bit_Mux.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_Bit' (4#1) [C:/Personal/UOM/Sem 02/CODD Labs/8_Way_4_Bit_Mux/8_Way_4_Bit_Mux.srcs/sources_1/new/Mux_8_way_4_Bit.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 490.570 ; gain = 150.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 490.570 ; gain = 150.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 490.570 ; gain = 150.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 490.570 ; gain = 150.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT6  |     8|
|2     |MUXF7 |     4|
|3     |IBUF  |    35|
|4     |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    51|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 629.047 ; gain = 288.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 629.047 ; gain = 288.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 629.047 ; gain = 288.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 728.332 ; gain = 400.543
INFO: [Common 17-1381] The checkpoint 'C:/Personal/UOM/Sem 02/CODD Labs/8_Way_4_Bit_Mux/8_Way_4_Bit_Mux.runs/synth_1/Mux_8_way_4_Bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mux_8_way_4_Bit_utilization_synth.rpt -pb Mux_8_way_4_Bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 728.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 14 19:30:28 2025...
