{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 06:10:18 2019 " "Info: Processing started: Tue May 14 06:10:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Control\[0\] " "Info: Assuming node \"Control\[0\]\" is an undefined clock" {  } { { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Control\[0\] memory lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11~porta_address_reg11 memory lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11 279.33 MHz 3.58 ns Internal " "Info: Clock \"Control\[0\]\" has Internal fmax of 279.33 MHz between source memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11~porta_address_reg11\" and destination memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11\" (period= 3.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11~porta_address_reg11 1 MEM M4K_X32_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y13; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11~porta_address_reg11'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11 2 MEM M4K_X32_Y13 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y13; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Control\[0\] destination 2.346 ns + Shortest memory " "Info: + Shortest clock path from clock \"Control\[0\]\" to destination memory is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Control\[0\] 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Control\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Control\[0\]~clkctrl 2 COMB CLKCTRL_G3 1048 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1048; COMB Node = 'Control\[0\]~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Control[0] Control[0]~clkctrl } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.472 ns) 2.346 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11 3 MEM M4K_X32_Y13 1 " "Info: 3: + IC(0.677 ns) + CELL(0.472 ns) = 2.346 ns; Loc. = M4K_X32_Y13; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.52 % ) " "Info: Total cell delay = 1.326 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.020 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Control\[0\] source 2.355 ns - Longest memory " "Info: - Longest clock path from clock \"Control\[0\]\" to source memory is 2.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Control\[0\] 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Control\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Control\[0\]~clkctrl 2 COMB CLKCTRL_G3 1048 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1048; COMB Node = 'Control\[0\]~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Control[0] Control[0]~clkctrl } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.481 ns) 2.355 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11~porta_address_reg11 3 MEM M4K_X32_Y13 1 " "Info: 3: + IC(0.677 ns) + CELL(0.481 ns) = 2.355 ns; Loc. = M4K_X32_Y13; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a11~porta_address_reg11'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.69 % ) " "Info: Total cell delay = 1.335 ns ( 56.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 43.31 % ) " "Info: Total interconnect delay = 1.020 ns ( 43.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 266 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 266 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 266 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a11~porta_address_reg11 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a1~porta_we_reg Address\[12\] Control\[0\] 7.180 ns memory " "Info: tsu for memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a1~porta_we_reg\" (data pin = \"Address\[12\]\", clock pin = \"Control\[0\]\") is 7.180 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.511 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Address\[12\] 1 PIN PIN_Y16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 9; PIN Node = 'Address\[12\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[12] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { 40 -248 -80 56 "Address\[13..0\]" "" } { -16 -48 21 0 "Address\[13\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.560 ns) + CELL(0.346 ns) 5.753 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|decode_6pa:deep_decode\|w_anode246w\[2\] 2 COMB LCCOMB_X17_Y16_N28 234 " "Info: 2: + IC(4.560 ns) + CELL(0.346 ns) = 5.753 ns; Loc. = LCCOMB_X17_Y16_N28; Fanout = 234; COMB Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|decode_6pa:deep_decode\|w_anode246w\[2\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { Address[12] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|decode_6pa:deep_decode|w_anode246w[2] } "NODE_NAME" } } { "db/decode_6pa.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/decode_6pa.tdf" 33 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.457 ns) 9.511 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a1~porta_we_reg 3 MEM M4K_X32_Y22 1 " "Info: 3: + IC(3.301 ns) + CELL(0.457 ns) = 9.511 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a1~porta_we_reg'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|decode_6pa:deep_decode|w_anode246w[2] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 17.35 % ) " "Info: Total cell delay = 1.650 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.861 ns ( 82.65 % ) " "Info: Total interconnect delay = 7.861 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.511 ns" { Address[12] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|decode_6pa:deep_decode|w_anode246w[2] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "9.511 ns" { Address[12] {} Address[12]~combout {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|decode_6pa:deep_decode|w_anode246w[2] {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg {} } { 0.000ns 0.000ns 4.560ns 3.301ns } { 0.000ns 0.847ns 0.346ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 66 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Control\[0\] destination 2.353 ns - Shortest memory " "Info: - Shortest clock path from clock \"Control\[0\]\" to destination memory is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Control\[0\] 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Control\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Control\[0\]~clkctrl 2 COMB CLKCTRL_G3 1048 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1048; COMB Node = 'Control\[0\]~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Control[0] Control[0]~clkctrl } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.481 ns) 2.353 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a1~porta_we_reg 3 MEM M4K_X32_Y22 1 " "Info: 3: + IC(0.675 ns) + CELL(0.481 ns) = 2.353 ns; Loc. = M4K_X32_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a1~porta_we_reg'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.74 % ) " "Info: Total cell delay = 1.335 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.018 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.511 ns" { Address[12] lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|decode_6pa:deep_decode|w_anode246w[2] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "9.511 ns" { Address[12] {} Address[12]~combout {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|decode_6pa:deep_decode|w_anode246w[2] {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg {} } { 0.000ns 0.000ns 4.560ns 3.301ns } { 0.000ns 0.847ns 0.346ns 0.457ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a1~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Control\[0\] Data\[3\] lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|ram_block1a30 10.404 ns memory " "Info: tco from clock \"Control\[0\]\" to destination pin \"Data\[3\]\" through memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|ram_block1a30\" is 10.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Control\[0\] source 2.345 ns + Longest memory " "Info: + Longest clock path from clock \"Control\[0\]\" to source memory is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Control\[0\] 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Control\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Control\[0\]~clkctrl 2 COMB CLKCTRL_G3 1048 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1048; COMB Node = 'Control\[0\]~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Control[0] Control[0]~clkctrl } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.472 ns) 2.345 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|ram_block1a30 3 MEM M4K_X8_Y23 1 " "Info: 3: + IC(0.676 ns) + CELL(0.472 ns) = 2.345 ns; Loc. = M4K_X8_Y23; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|ram_block1a30'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { Control[0]~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 } "NODE_NAME" } } { "db/altsyncram_d061.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_d061.tdf" 613 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.55 % ) " "Info: Total cell delay = 1.326 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.019 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { Control[0] Control[0]~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_d061.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_d061.tdf" 613 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.923 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|ram_block1a30 1 MEM M4K_X8_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X8_Y23; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|ram_block1a30'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 } "NODE_NAME" } } { "db/altsyncram_d061.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_d061.tdf" 613 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.357 ns) 2.714 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|mux_njb:mux2\|l2_w3_n0_mux_dataout~0 2 COMB LCCOMB_X21_Y9_N20 1 " "Info: 2: + IC(2.306 ns) + CELL(0.357 ns) = 2.714 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 1; COMB Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_d061:auto_generated\|mux_njb:mux2\|l2_w3_n0_mux_dataout~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|mux_njb:mux2|l2_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_njb.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/mux_njb.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.053 ns) 3.890 ns lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[3\]~14 3 COMB LCCOMB_X18_Y16_N22 1 " "Info: 3: + IC(1.123 ns) + CELL(0.053 ns) = 3.890 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 1; COMB Node = 'lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[3\]~14'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|mux_njb:mux2|l2_w3_n0_mux_dataout~0 lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[3]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(2.144 ns) 7.923 ns Data\[3\] 4 PIN PIN_U19 0 " "Info: 4: + IC(1.889 ns) + CELL(2.144 ns) = 7.923 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'Data\[3\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[3]~14 Data[3] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -16 688 864 0 "Data\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.605 ns ( 32.88 % ) " "Info: Total cell delay = 2.605 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 67.12 % ) " "Info: Total interconnect delay = 5.318 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.923 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|mux_njb:mux2|l2_w3_n0_mux_dataout~0 lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[3]~14 Data[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "7.923 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|mux_njb:mux2|l2_w3_n0_mux_dataout~0 {} lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[3]~14 {} Data[3] {} } { 0.000ns 2.306ns 1.123ns 1.889ns } { 0.051ns 0.357ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { Control[0] Control[0]~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.923 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|mux_njb:mux2|l2_w3_n0_mux_dataout~0 lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[3]~14 Data[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "7.923 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|ram_block1a30 {} lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_d061:auto_generated|mux_njb:mux2|l2_w3_n0_mux_dataout~0 {} lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[3]~14 {} Data[3] {} } { 0.000ns 2.306ns 1.123ns 1.889ns } { 0.051ns 0.357ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Control\[1\] Data\[1\] 11.103 ns Longest " "Info: Longest tpd from source pin \"Control\[1\]\" to destination pin \"Data\[1\]\" is 11.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Control\[1\] 1 PIN PIN_G21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 18; PIN Node = 'Control\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[1] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.448 ns) + CELL(0.228 ns) 6.506 ns lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~16 2 COMB LCCOMB_X21_Y9_N0 1 " "Info: 2: + IC(5.448 ns) + CELL(0.228 ns) = 6.506 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~16'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { Control[1] lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[1]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(1.942 ns) 11.103 ns Data\[1\] 3 PIN PIN_F14 0 " "Info: 3: + IC(2.655 ns) + CELL(1.942 ns) = 11.103 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'Data\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.597 ns" { lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[1]~16 Data[1] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -16 688 864 0 "Data\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 27.02 % ) " "Info: Total cell delay = 3.000 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.103 ns ( 72.98 % ) " "Info: Total interconnect delay = 8.103 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.103 ns" { Control[1] lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[1]~16 Data[1] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "11.103 ns" { Control[1] {} Control[1]~combout {} lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[1]~16 {} Data[1] {} } { 0.000ns 0.000ns 5.448ns 2.655ns } { 0.000ns 0.830ns 0.228ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25~porta_address_reg9 Address\[9\] Control\[0\] -2.326 ns memory " "Info: th for memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25~porta_address_reg9\" (data pin = \"Address\[9\]\", clock pin = \"Control\[0\]\") is -2.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Control\[0\] destination 2.350 ns + Longest memory " "Info: + Longest clock path from clock \"Control\[0\]\" to destination memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Control\[0\] 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Control\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Control\[0\]~clkctrl 2 COMB CLKCTRL_G3 1048 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1048; COMB Node = 'Control\[0\]~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Control[0] Control[0]~clkctrl } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -192 -248 -80 -176 "Control\[2..0\]" "" } { -200 -64 -8 -184 "Control\[0\]" "" } { -160 -64 -6 -144 "Control\[1\]" "" } { -120 -64 -6 -104 "Control\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25~porta_address_reg9 3 MEM M4K_X8_Y4 1 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25~porta_address_reg9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 546 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 546 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.879 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Address\[9\] 1 PIN PIN_Y14 72 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 72; PIN Node = 'Address\[9\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[9] } "NODE_NAME" } } { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { 40 -248 -80 56 "Address\[13..0\]" "" } { -16 -48 21 0 "Address\[13\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.939 ns) + CELL(0.103 ns) 4.879 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25~porta_address_reg9 2 MEM M4K_X8_Y4 1 " "Info: 2: + IC(3.939 ns) + CELL(0.103 ns) = 4.879 ns; Loc. = M4K_X8_Y4; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25~porta_address_reg9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { Address[9] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 546 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.940 ns ( 19.27 % ) " "Info: Total cell delay = 0.940 ns ( 19.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.939 ns ( 80.73 % ) " "Info: Total interconnect delay = 3.939 ns ( 80.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { Address[9] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { Address[9] {} Address[9]~combout {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 {} } { 0.000ns 0.000ns 3.939ns } { 0.000ns 0.837ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { Control[0] Control[0]~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { Control[0] {} Control[0]~combout {} Control[0]~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { Address[9] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { Address[9] {} Address[9]~combout {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|ram_block1a25~porta_address_reg9 {} } { 0.000ns 0.000ns 3.939ns } { 0.000ns 0.837ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 06:10:19 2019 " "Info: Processing ended: Tue May 14 06:10:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
