Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: UARTest1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UARTest1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UARTest1"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : UARTest1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTTransmitter.vhd" into library work
Parsing entity <UARTTransmitter>.
Parsing architecture <Behavioral> of entity <uarttransmitter>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTReciever.vhd" into library work
Parsing entity <UARTReciever>.
Parsing architecture <Behavioral> of entity <uartreciever>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTCtrl.vhd" into library work
Parsing entity <UARTCtrl>.
Parsing architecture <Behavioral> of entity <uartctrl>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\led7seg.vhd" into library work
Parsing entity <LED7SEG>.
Parsing architecture <BEH1> of entity <led7seg>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\Debounce.vhd" into library work
Parsing entity <Debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\BaudRateGenerator.vhd" into library work
Parsing entity <BaudRateGenerator>.
Parsing architecture <Behavioral> of entity <baudrategenerator>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTest2.vhd" into library work
Parsing entity <UARTest1>.
Parsing architecture <Behavioral> of entity <uartest1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <UARTest1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debounce> (architecture <Behavioral>) from library <work>.

Elaborating entity <UARTReciever> (architecture <Behavioral>) from library <work>.

Elaborating entity <UARTTransmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <BaudRateGenerator> (architecture <Behavioral>) from library <work>.

Elaborating entity <UARTCtrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <LED7SEG> (architecture <BEH1>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UARTest1>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTest2.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <array_char>, simulation mismatch.
    Found 26x8-bit dual-port RAM <Mram_array_char> for signal <array_char>.
    Found 5-bit register for signal <i>.
    Found 5-bit register for signal <j>.
    Found 16-bit register for signal <display>.
    Found 1-bit register for signal <state_button>.
    Found 1-bit register for signal <state_done>.
    Found 5-bit adder for signal <i[4]_GND_5_o_add_2_OUT> created at line 167.
    Found 5-bit adder for signal <j[4]_GND_5_o_add_11_OUT> created at line 184.
    Found 5-bit comparator greater for signal <PWR_5_o_i[4]_LessThan_2_o> created at line 164
    Found 5-bit comparator greater for signal <PWR_5_o_j[4]_LessThan_11_o> created at line 181
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <UARTest1> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\Debounce.vhd".
    Found 24-bit register for signal <c>.
    Found 1-bit register for signal <o>.
    Found 24-bit adder for signal <c[23]_GND_6_o_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <Debounce> synthesized.

Synthesizing Unit <UARTReciever>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTReciever.vhd".
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <bit_counter>.
    Found 3-bit register for signal <cnt_ws>.
    Found 4-bit register for signal <tick_counter>.
    Found 8-bit register for signal <reg>.
    Found 3-bit register for signal <old_state>.
    Found 1-bit register for signal <rx_done>.
    Found 3-bit adder for signal <bit_counter[2]_GND_7_o_add_14_OUT> created at line 69.
    Found 4-bit adder for signal <tick_counter[3]_GND_7_o_add_27_OUT> created at line 78.
    Found 3-bit adder for signal <cnt_ws[2]_GND_7_o_add_34_OUT> created at line 89.
    Found 3-bit 7-to-1 multiplexer for signal <state[2]_state[2]_wide_mux_39_OUT> created at line 38.
    Found 4-bit comparator greater for signal <tick_counter[3]_GND_7_o_LessThan_3_o> created at line 49
    Found 4-bit comparator greater for signal <tick_counter[3]_PWR_7_o_LessThan_27_o> created at line 77
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <UARTReciever> synthesized.

Synthesizing Unit <UARTTransmitter>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTTransmitter.vhd".
    Found 1-bit register for signal <tx_reg>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <bit_counter>.
    Found 3-bit register for signal <cnt_ws>.
    Found 4-bit register for signal <tick_counter>.
    Found 8-bit register for signal <reg>.
    Found 3-bit register for signal <old_state>.
    Found 1-bit register for signal <tx_done>.
    Found 3-bit adder for signal <bit_counter[2]_GND_9_o_add_15_OUT> created at line 75.
    Found 4-bit adder for signal <tick_counter[3]_GND_9_o_add_28_OUT> created at line 85.
    Found 3-bit adder for signal <cnt_ws[2]_GND_9_o_add_35_OUT> created at line 96.
    Found 3-bit 7-to-1 multiplexer for signal <state[2]_state[2]_wide_mux_41_OUT> created at line 40.
    Found 4-bit comparator greater for signal <tick_counter[3]_PWR_8_o_LessThan_28_o> created at line 84
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <UARTTransmitter> synthesized.

Synthesizing Unit <BaudRateGenerator>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\BaudRateGenerator.vhd".
    Found 6-bit register for signal <cnt>.
    Found 1-bit register for signal <tick>.
    Found 6-bit adder for signal <cnt[5]_GND_11_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <BaudRateGenerator> synthesized.

Synthesizing Unit <UARTCtrl>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTCtrl.vhd".
    Found 2-bit register for signal <state>.
    Found 3-bit register for signal <cnt_ws>.
    Found 8-bit register for signal <d_out_reg>.
    Found 1-bit register for signal <w_start>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <d_out_reg[7]_GND_12_o_add_0_OUT> created at line 34.
    Found 3-bit adder for signal <cnt_ws[2]_GND_12_o_add_4_OUT> created at line 44.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UARTCtrl> synthesized.

Synthesizing Unit <LED7SEG>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\led7seg.vhd".
        REFRESH_COUNTS = 100000
    Found 4-bit register for signal <ANODES>.
    Found 1-bit register for signal <KEEP_VALUE>.
    Found 1-bit register for signal <REFRESH>.
    Found 2-bit register for signal <IDX>.
    Found 7-bit register for signal <SEGMENTS>.
    Found 16-bit register for signal <REG_DATA>.
    Found 17-bit register for signal <COUNTER>.
    Found 1-bit register for signal <STATE>.
    Found 2-bit subtractor for signal <GND_14_o_GND_14_o_sub_2_OUT<1:0>> created at line 80.
    Found 17-bit subtractor for signal <GND_14_o_GND_14_o_sub_35_OUT<16:0>> created at line 149.
    Found 1-bit 4-to-1 multiplexer for signal <IDX[1]_REG_DATA[15]_wide_mux_13_OUT<3>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <IDX[1]_REG_DATA[15]_wide_mux_13_OUT<2>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <IDX[1]_REG_DATA[15]_wide_mux_13_OUT<1>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <IDX[1]_REG_DATA[15]_wide_mux_13_OUT<0>> created at line 43.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <LED7SEG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 26x8-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 15
 17-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 24-bit adder                                          : 2
 3-bit adder                                           : 5
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 36
 1-bit register                                        : 11
 16-bit register                                       : 2
 17-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 2
 3-bit register                                        : 9
 4-bit register                                        : 3
 5-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 5
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 2
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 4
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 21
 3-bit 7-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Debounce>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <Debounce> synthesized (advanced).

Synthesizing (advanced) Unit <LED7SEG>.
The following registers are absorbed into counter <COUNTER>: 1 register on signal <COUNTER>.
The following registers are absorbed into counter <IDX>: 1 register on signal <IDX>.
Unit <LED7SEG> synthesized (advanced).

Synthesizing (advanced) Unit <UARTCtrl>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
The following registers are absorbed into counter <d_out_reg>: 1 register on signal <d_out_reg>.
Unit <UARTCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <UARTReciever>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
Unit <UARTReciever> synthesized (advanced).

Synthesizing (advanced) Unit <UARTTransmitter>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
Unit <UARTTransmitter> synthesized (advanced).

Synthesizing (advanced) Unit <UARTest1>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <j>: 1 register on signal <j>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_array_char> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 26-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <i>             |          |
    |     diA            | connected to signal <d_in>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 26-word x 8-bit                     |          |
    |     addrB          | connected to signal <j>             |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UARTest1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 26x8-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 1
# Counters                                             : 12
 17-bit down counter                                   : 1
 2-bit down counter                                    : 1
 24-bit up counter                                     : 2
 3-bit up counter                                      : 5
 5-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Comparators                                          : 5
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 2
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 7-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <display_0> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_8> 
INFO:Xst:2261 - The FF/Latch <display_1> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_9> 
INFO:Xst:2261 - The FF/Latch <display_2> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_10> 
INFO:Xst:2261 - The FF/Latch <display_3> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_11> 
INFO:Xst:2261 - The FF/Latch <display_4> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_12> 
INFO:Xst:2261 - The FF/Latch <display_5> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_13> 
INFO:Xst:2261 - The FF/Latch <display_6> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_14> 
INFO:Xst:2261 - The FF/Latch <display_7> in Unit <UARTest1> is equivalent to the following FF/Latch, which will be removed : <display_15> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_2> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_10> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_3> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_11> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_4> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_12> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_5> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_13> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_6> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_14> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_0> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_8> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_7> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_15> 
INFO:Xst:2261 - The FF/Latch <REG_DATA_1> in Unit <LED7SEG> is equivalent to the following FF/Latch, which will be removed : <REG_DATA_9> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UARTCtrl_inst/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 load  | 01
 send  | 10
 ws    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <old_state_2> (without init value) has a constant value of 0 in block <UARTReciever>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <old_state_2> (without init value) has a constant value of 0 in block <UARTTransmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    COUNTER_15 in unit <LED7SEG>
    COUNTER_16 in unit <LED7SEG>
    COUNTER_9 in unit <LED7SEG>
    COUNTER_10 in unit <LED7SEG>
    COUNTER_7 in unit <LED7SEG>
    COUNTER_3 in unit <LED7SEG>
    COUNTER_2 in unit <LED7SEG>
    COUNTER_4 in unit <LED7SEG>
    COUNTER_0 in unit <LED7SEG>
    COUNTER_1 in unit <LED7SEG>
    IDX_1 in unit <LED7SEG>
    IDX_0 in unit <LED7SEG>


Optimizing unit <UARTest1> ...

Optimizing unit <UARTReciever> ...
WARNING:Xst:1710 - FF/Latch <cnt_ws_2> (without init value) has a constant value of 0 in block <UARTReciever>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_ws_2> (without init value) has a constant value of 0 in block <UARTReciever>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UARTTransmitter> ...
WARNING:Xst:1710 - FF/Latch <cnt_ws_2> (without init value) has a constant value of 0 in block <UARTTransmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_ws_2> (without init value) has a constant value of 0 in block <UARTTransmitter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BaudRateGenerator> ...

Optimizing unit <UARTCtrl> ...
WARNING:Xst:1710 - FF/Latch <cnt_ws_2> (without init value) has a constant value of 0 in block <UARTCtrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <LED7SEG> ...
WARNING:Xst:1710 - FF/Latch <cnt_ws_2> (without init value) has a constant value of 0 in block <UARTReciever>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_ws_2> (without init value) has a constant value of 0 in block <UARTTransmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UARTTransmitter_inst/reg_7> (without init value) has a constant value of 0 in block <UARTest1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTCtrl_inst/d_out_reg_7> (without init value) has a constant value of 0 in block <UARTest1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTCtrl_inst/d_out_reg_6> (without init value) has a constant value of 1 in block <UARTest1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTCtrl_inst/d_out_reg_5> (without init value) has a constant value of 0 in block <UARTest1>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UARTest1, actual ratio is 3.
WARNING:Xst:1426 - The value init of the FF/Latch Led7seg_inst/COUNTER_15_LD hinder the constant cleaning in the block UARTest1.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 185
 Flip-Flops                                            : 185

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UARTest1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 372
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 49
#      LUT2                        : 13
#      LUT3                        : 28
#      LUT4                        : 29
#      LUT5                        : 46
#      LUT6                        : 43
#      MUXCY                       : 66
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 186
#      FD                          : 12
#      FDC                         : 27
#      FDCE                        : 68
#      FDE                         : 2
#      FDP                         : 11
#      FDPE                        : 15
#      FDR                         : 50
#      LD                          : 1
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             186  out of  18224     1%  
 Number of Slice LUTs:                  233  out of   9112     2%  
    Number used as Logic:               225  out of   9112     2%  
    Number used as Memory:                8  out of   2176     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    258
   Number with an unused Flip Flop:      72  out of    258    27%  
   Number with an unused LUT:            25  out of    258     9%  
   Number of fully used LUT-FF pairs:   161  out of    258    62%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk                                | BUFGP                           | 188   |
Debounce_inst0/o                   | NONE(Led7seg_inst/COUNTER_15_LD)| 1     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.798ns (Maximum Frequency: 263.331MHz)
   Minimum input arrival time before clock: 3.629ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.798ns (frequency: 263.331MHz)
  Total number of paths / destination ports: 3143 / 426
-------------------------------------------------------------------------
Delay:               3.798ns (Levels of Logic = 2)
  Source:            UARTReciever_inst/tick_counter_2 (FF)
  Destination:       UARTReciever_inst/reg_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: UARTReciever_inst/tick_counter_2 to UARTReciever_inst/reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.104  UARTReciever_inst/tick_counter_2 (UARTReciever_inst/tick_counter_2)
     LUT4:I0->O            5   0.203   0.715  UARTReciever_inst/tick_counter[3]_PWR_7_o_LessThan_27_o1 (UARTReciever_inst/tick_counter[3]_PWR_7_o_LessThan_27_o)
     LUT5:I4->O            8   0.205   0.802  UARTReciever_inst/_n0195_inv1 (UARTReciever_inst/_n0195_inv)
     FDCE:CE                   0.322          UARTReciever_inst/reg_0
    ----------------------------------------
    Total                      3.798ns (1.177ns logic, 2.621ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              3.629ns (Levels of Logic = 2)
  Source:            load (PAD)
  Destination:       Debounce_inst1/o (FF)
  Destination Clock: clk rising

  Data Path: load to Debounce_inst1/o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  load_IBUF (load_IBUF)
     INV:I->O             25   0.206   1.192  Debounce_inst1/i_inv1_INV_0 (Debounce_inst1/i_inv)
     FDR:R                     0.430          Debounce_inst1/o
    ----------------------------------------
    Total                      3.629ns (1.858ns logic, 1.771ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            UARTTransmitter_inst/tx_reg (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: UARTTransmitter_inst/tx_reg to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  UARTTransmitter_inst/tx_reg (UARTTransmitter_inst/tx_reg)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Debounce_inst0/o|         |    4.394|         |         |
clk             |    3.798|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.91 secs
 
--> 

Total memory usage is 259336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :   18 (   0 filtered)

