
example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f68c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000351c  0801f81c  0801f81c  0002081c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022d38  08022d38  00024094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08022d38  08022d38  00023d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022d40  08022d40  00024094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022d40  08022d40  00023d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022d44  08022d44  00023d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08022d48  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00024094  2**0
                  CONTENTS
 10 .bss          00012d14  20000094  20000094  00024094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012da8  20012da8  00024094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00024094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00040024  00000000  00000000  000240c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a717  00000000  00000000  000640e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000030b8  00000000  00000000  0006e800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002613  00000000  00000000  000718b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00039390  00000000  00000000  00073ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004ccfe  00000000  00000000  000ad25b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001088ca  00000000  00000000  000f9f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00202823  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d274  00000000  00000000  00202868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0020fadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801f804 	.word	0x0801f804

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0801f804 	.word	0x0801f804

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	@ 0x28
 8000640:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	613b      	str	r3, [r7, #16]
 8000646:	4b6b      	ldr	r3, [pc, #428]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	4a6a      	ldr	r2, [pc, #424]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6313      	str	r3, [r2, #48]	@ 0x30
 8000652:	4b68      	ldr	r3, [pc, #416]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	f003 0301 	and.w	r3, r3, #1
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	4b64      	ldr	r3, [pc, #400]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4a63      	ldr	r2, [pc, #396]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000668:	f043 0304 	orr.w	r3, r3, #4
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
 800066e:	4b61      	ldr	r3, [pc, #388]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	f003 0304 	and.w	r3, r3, #4
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	4b5d      	ldr	r3, [pc, #372]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	4a5c      	ldr	r2, [pc, #368]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000684:	f043 0308 	orr.w	r3, r3, #8
 8000688:	6313      	str	r3, [r2, #48]	@ 0x30
 800068a:	4b5a      	ldr	r3, [pc, #360]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	f003 0308 	and.w	r3, r3, #8
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	4b56      	ldr	r3, [pc, #344]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	4a55      	ldr	r2, [pc, #340]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 80006a0:	f043 0310 	orr.w	r3, r3, #16
 80006a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a6:	4b53      	ldr	r3, [pc, #332]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	f003 0310 	and.w	r3, r3, #16
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80006b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006b6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2300      	movs	r3, #0
 80006c2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	484b      	ldr	r0, [pc, #300]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006cc:	f005 fbe4 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80006d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006d4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4619      	mov	r1, r3
 80006dc:	4847      	ldr	r0, [pc, #284]	@ (80007fc <_7SEG_GPIO_Init+0x1c0>)
 80006de:	f005 fbdb 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 80006e2:	2340      	movs	r3, #64	@ 0x40
 80006e4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4842      	ldr	r0, [pc, #264]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006ee:	f005 fbd3 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 80006f2:	2320      	movs	r3, #32
 80006f4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 80006f6:	f107 0314 	add.w	r3, r7, #20
 80006fa:	4619      	mov	r1, r3
 80006fc:	483e      	ldr	r0, [pc, #248]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006fe:	f005 fbcb 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000702:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000706:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000708:	f107 0314 	add.w	r3, r7, #20
 800070c:	4619      	mov	r1, r3
 800070e:	483c      	ldr	r0, [pc, #240]	@ (8000800 <_7SEG_GPIO_Init+0x1c4>)
 8000710:	f005 fbc2 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000714:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000718:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4619      	mov	r1, r3
 8000720:	4837      	ldr	r0, [pc, #220]	@ (8000800 <_7SEG_GPIO_Init+0x1c4>)
 8000722:	f005 fbb9 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8000726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800072a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	4619      	mov	r1, r3
 8000732:	4831      	ldr	r0, [pc, #196]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 8000734:	f005 fbb0 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000738:	2380      	movs	r3, #128	@ 0x80
 800073a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4619      	mov	r1, r3
 8000742:	482d      	ldr	r0, [pc, #180]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 8000744:	f005 fba8 	bl	8005e98 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000748:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800074c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4619      	mov	r1, r3
 8000754:	482b      	ldr	r0, [pc, #172]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 8000756:	f005 fb9f 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800075a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800075e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4827      	ldr	r0, [pc, #156]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 8000768:	f005 fb96 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800076c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000770:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	4619      	mov	r1, r3
 8000778:	4822      	ldr	r0, [pc, #136]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800077a:	f005 fb8d 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 800077e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000782:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4619      	mov	r1, r3
 800078a:	481e      	ldr	r0, [pc, #120]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800078c:	f005 fb84 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8000790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000794:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	4619      	mov	r1, r3
 800079c:	4819      	ldr	r0, [pc, #100]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800079e:	f005 fb7b 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80007a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	4815      	ldr	r0, [pc, #84]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007b0:	f005 fb72 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80007b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80007ba:	f107 0314 	add.w	r3, r7, #20
 80007be:	4619      	mov	r1, r3
 80007c0:	4810      	ldr	r0, [pc, #64]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007c2:	f005 fb69 	bl	8005e98 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80007c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	480c      	ldr	r0, [pc, #48]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007d4:	f005 fb60 	bl	8005e98 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80007d8:	2201      	movs	r2, #1
 80007da:	2100      	movs	r1, #0
 80007dc:	2000      	movs	r0, #0
 80007de:	f000 f813 	bl	8000808 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 80007e2:	2201      	movs	r2, #1
 80007e4:	2100      	movs	r1, #0
 80007e6:	2001      	movs	r0, #1
 80007e8:	f000 f80e 	bl	8000808 <_7SEG_SetNumber>
}
 80007ec:	bf00      	nop
 80007ee:	3728      	adds	r7, #40	@ 0x28
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40023800 	.word	0x40023800
 80007f8:	40020c00 	.word	0x40020c00
 80007fc:	40020000 	.word	0x40020000
 8000800:	40020800 	.word	0x40020800
 8000804:	40021000 	.word	0x40021000

08000808 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	2b00      	cmp	r3, #0
 8000818:	f040 81dc 	bne.w	8000bd4 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 800081c:	68b9      	ldr	r1, [r7, #8]
 800081e:	4bcb      	ldr	r3, [pc, #812]	@ (8000b4c <_7SEG_SetNumber+0x344>)
 8000820:	fb83 2301 	smull	r2, r3, r3, r1
 8000824:	109a      	asrs	r2, r3, #2
 8000826:	17cb      	asrs	r3, r1, #31
 8000828:	1ad2      	subs	r2, r2, r3
 800082a:	4613      	mov	r3, r2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4413      	add	r3, r2
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	1aca      	subs	r2, r1, r3
 8000834:	2a09      	cmp	r2, #9
 8000836:	f200 81ba 	bhi.w	8000bae <_7SEG_SetNumber+0x3a6>
 800083a:	a301      	add	r3, pc, #4	@ (adr r3, 8000840 <_7SEG_SetNumber+0x38>)
 800083c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000840:	08000869 	.word	0x08000869
 8000844:	080008bb 	.word	0x080008bb
 8000848:	0800090d 	.word	0x0800090d
 800084c:	0800095f 	.word	0x0800095f
 8000850:	080009b1 	.word	0x080009b1
 8000854:	08000a03 	.word	0x08000a03
 8000858:	08000a55 	.word	0x08000a55
 800085c:	08000aa7 	.word	0x08000aa7
 8000860:	08000af9 	.word	0x08000af9
 8000864:	08000b5d 	.word	0x08000b5d
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800086e:	48b8      	ldr	r0, [pc, #736]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000870:	f005 fcc6 	bl	8006200 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800087a:	48b6      	ldr	r0, [pc, #728]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 800087c:	f005 fcc0 	bl	8006200 <HAL_GPIO_WritePin>
 8000880:	2200      	movs	r2, #0
 8000882:	2140      	movs	r1, #64	@ 0x40
 8000884:	48b2      	ldr	r0, [pc, #712]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000886:	f005 fcbb 	bl	8006200 <HAL_GPIO_WritePin>
 800088a:	2200      	movs	r2, #0
 800088c:	2120      	movs	r1, #32
 800088e:	48b0      	ldr	r0, [pc, #704]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000890:	f005 fcb6 	bl	8006200 <HAL_GPIO_WritePin>
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800089a:	48af      	ldr	r0, [pc, #700]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 800089c:	f005 fcb0 	bl	8006200 <HAL_GPIO_WritePin>
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008a6:	48ac      	ldr	r0, [pc, #688]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008a8:	f005 fcaa 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80008ac:	2201      	movs	r2, #1
 80008ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b2:	48a7      	ldr	r0, [pc, #668]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008b4:	f005 fca4 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 80008b8:	e179      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008c0:	48a4      	ldr	r0, [pc, #656]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 80008c2:	f005 fc9d 	bl	8006200 <HAL_GPIO_WritePin>
 80008c6:	2200      	movs	r2, #0
 80008c8:	2140      	movs	r1, #64	@ 0x40
 80008ca:	48a1      	ldr	r0, [pc, #644]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008cc:	f005 fc98 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80008d0:	2201      	movs	r2, #1
 80008d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008d6:	489e      	ldr	r0, [pc, #632]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008d8:	f005 fc92 	bl	8006200 <HAL_GPIO_WritePin>
 80008dc:	2201      	movs	r2, #1
 80008de:	2120      	movs	r1, #32
 80008e0:	489b      	ldr	r0, [pc, #620]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008e2:	f005 fc8d 	bl	8006200 <HAL_GPIO_WritePin>
 80008e6:	2201      	movs	r2, #1
 80008e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008ec:	489a      	ldr	r0, [pc, #616]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008ee:	f005 fc87 	bl	8006200 <HAL_GPIO_WritePin>
 80008f2:	2201      	movs	r2, #1
 80008f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f8:	4897      	ldr	r0, [pc, #604]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008fa:	f005 fc81 	bl	8006200 <HAL_GPIO_WritePin>
 80008fe:	2201      	movs	r2, #1
 8000900:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000904:	4892      	ldr	r0, [pc, #584]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000906:	f005 fc7b 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 800090a:	e150      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 800090c:	2200      	movs	r2, #0
 800090e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000912:	488f      	ldr	r0, [pc, #572]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000914:	f005 fc74 	bl	8006200 <HAL_GPIO_WritePin>
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800091e:	488d      	ldr	r0, [pc, #564]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000920:	f005 fc6e 	bl	8006200 <HAL_GPIO_WritePin>
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800092a:	4889      	ldr	r0, [pc, #548]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800092c:	f005 fc68 	bl	8006200 <HAL_GPIO_WritePin>
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000936:	4888      	ldr	r0, [pc, #544]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000938:	f005 fc62 	bl	8006200 <HAL_GPIO_WritePin>
 800093c:	2200      	movs	r2, #0
 800093e:	2120      	movs	r1, #32
 8000940:	4883      	ldr	r0, [pc, #524]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000942:	f005 fc5d 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8000946:	2201      	movs	r2, #1
 8000948:	2140      	movs	r1, #64	@ 0x40
 800094a:	4881      	ldr	r0, [pc, #516]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800094c:	f005 fc58 	bl	8006200 <HAL_GPIO_WritePin>
 8000950:	2201      	movs	r2, #1
 8000952:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000956:	4880      	ldr	r0, [pc, #512]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000958:	f005 fc52 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 800095c:	e127      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 800095e:	2200      	movs	r2, #0
 8000960:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000964:	487a      	ldr	r0, [pc, #488]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000966:	f005 fc4b 	bl	8006200 <HAL_GPIO_WritePin>
 800096a:	2200      	movs	r2, #0
 800096c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000970:	4878      	ldr	r0, [pc, #480]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000972:	f005 fc45 	bl	8006200 <HAL_GPIO_WritePin>
 8000976:	2200      	movs	r2, #0
 8000978:	2140      	movs	r1, #64	@ 0x40
 800097a:	4875      	ldr	r0, [pc, #468]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800097c:	f005 fc40 	bl	8006200 <HAL_GPIO_WritePin>
 8000980:	2200      	movs	r2, #0
 8000982:	2120      	movs	r1, #32
 8000984:	4872      	ldr	r0, [pc, #456]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000986:	f005 fc3b 	bl	8006200 <HAL_GPIO_WritePin>
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000990:	486f      	ldr	r0, [pc, #444]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000992:	f005 fc35 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099c:	486e      	ldr	r0, [pc, #440]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 800099e:	f005 fc2f 	bl	8006200 <HAL_GPIO_WritePin>
 80009a2:	2201      	movs	r2, #1
 80009a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009a8:	486b      	ldr	r0, [pc, #428]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009aa:	f005 fc29 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 80009ae:	e0fe      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b6:	4868      	ldr	r0, [pc, #416]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009b8:	f005 fc22 	bl	8006200 <HAL_GPIO_WritePin>
 80009bc:	2200      	movs	r2, #0
 80009be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009c2:	4863      	ldr	r0, [pc, #396]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009c4:	f005 fc1c 	bl	8006200 <HAL_GPIO_WritePin>
 80009c8:	2200      	movs	r2, #0
 80009ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ce:	4861      	ldr	r0, [pc, #388]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 80009d0:	f005 fc16 	bl	8006200 <HAL_GPIO_WritePin>
 80009d4:	2200      	movs	r2, #0
 80009d6:	2140      	movs	r1, #64	@ 0x40
 80009d8:	485d      	ldr	r0, [pc, #372]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009da:	f005 fc11 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009e4:	485a      	ldr	r0, [pc, #360]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009e6:	f005 fc0b 	bl	8006200 <HAL_GPIO_WritePin>
 80009ea:	2201      	movs	r2, #1
 80009ec:	2120      	movs	r1, #32
 80009ee:	4858      	ldr	r0, [pc, #352]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009f0:	f005 fc06 	bl	8006200 <HAL_GPIO_WritePin>
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4857      	ldr	r0, [pc, #348]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009fc:	f005 fc00 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000a00:	e0d5      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a08:	4851      	ldr	r0, [pc, #324]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a0a:	f005 fbf9 	bl	8006200 <HAL_GPIO_WritePin>
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a14:	4850      	ldr	r0, [pc, #320]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a16:	f005 fbf3 	bl	8006200 <HAL_GPIO_WritePin>
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a20:	484b      	ldr	r0, [pc, #300]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a22:	f005 fbed 	bl	8006200 <HAL_GPIO_WritePin>
 8000a26:	2200      	movs	r2, #0
 8000a28:	2140      	movs	r1, #64	@ 0x40
 8000a2a:	4849      	ldr	r0, [pc, #292]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a2c:	f005 fbe8 	bl	8006200 <HAL_GPIO_WritePin>
 8000a30:	2200      	movs	r2, #0
 8000a32:	2120      	movs	r1, #32
 8000a34:	4846      	ldr	r0, [pc, #280]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a36:	f005 fbe3 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a40:	4844      	ldr	r0, [pc, #272]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000a42:	f005 fbdd 	bl	8006200 <HAL_GPIO_WritePin>
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4c:	4842      	ldr	r0, [pc, #264]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a4e:	f005 fbd7 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000a52:	e0ac      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a5a:	483d      	ldr	r0, [pc, #244]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a5c:	f005 fbd0 	bl	8006200 <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	2140      	movs	r1, #64	@ 0x40
 8000a64:	483a      	ldr	r0, [pc, #232]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a66:	f005 fbcb 	bl	8006200 <HAL_GPIO_WritePin>
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2120      	movs	r1, #32
 8000a6e:	4838      	ldr	r0, [pc, #224]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a70:	f005 fbc6 	bl	8006200 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a7a:	4837      	ldr	r0, [pc, #220]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a7c:	f005 fbc0 	bl	8006200 <HAL_GPIO_WritePin>
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a86:	4834      	ldr	r0, [pc, #208]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a88:	f005 fbba 	bl	8006200 <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a92:	482f      	ldr	r0, [pc, #188]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a94:	f005 fbb4 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a9e:	482d      	ldr	r0, [pc, #180]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000aa0:	f005 fbae 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000aa4:	e083      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	482a      	ldr	r0, [pc, #168]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000aae:	f005 fba7 	bl	8006200 <HAL_GPIO_WritePin>
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ab8:	4825      	ldr	r0, [pc, #148]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000aba:	f005 fba1 	bl	8006200 <HAL_GPIO_WritePin>
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ac4:	4823      	ldr	r0, [pc, #140]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000ac6:	f005 fb9b 	bl	8006200 <HAL_GPIO_WritePin>
 8000aca:	2200      	movs	r2, #0
 8000acc:	2140      	movs	r1, #64	@ 0x40
 8000ace:	4820      	ldr	r0, [pc, #128]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000ad0:	f005 fb96 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	2120      	movs	r1, #32
 8000ad8:	481d      	ldr	r0, [pc, #116]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000ada:	f005 fb91 	bl	8006200 <HAL_GPIO_WritePin>
 8000ade:	2201      	movs	r2, #1
 8000ae0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ae4:	481c      	ldr	r0, [pc, #112]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000ae6:	f005 fb8b 	bl	8006200 <HAL_GPIO_WritePin>
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000af0:	4817      	ldr	r0, [pc, #92]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000af2:	f005 fb85 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000af6:	e05a      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000af8:	2200      	movs	r2, #0
 8000afa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000afe:	4814      	ldr	r0, [pc, #80]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b00:	f005 fb7e 	bl	8006200 <HAL_GPIO_WritePin>
 8000b04:	2200      	movs	r2, #0
 8000b06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b0a:	4812      	ldr	r0, [pc, #72]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000b0c:	f005 fb78 	bl	8006200 <HAL_GPIO_WritePin>
 8000b10:	2200      	movs	r2, #0
 8000b12:	2140      	movs	r1, #64	@ 0x40
 8000b14:	480e      	ldr	r0, [pc, #56]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b16:	f005 fb73 	bl	8006200 <HAL_GPIO_WritePin>
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2120      	movs	r1, #32
 8000b1e:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b20:	f005 fb6e 	bl	8006200 <HAL_GPIO_WritePin>
 8000b24:	2200      	movs	r2, #0
 8000b26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b2a:	480b      	ldr	r0, [pc, #44]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000b2c:	f005 fb68 	bl	8006200 <HAL_GPIO_WritePin>
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b36:	4808      	ldr	r0, [pc, #32]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000b38:	f005 fb62 	bl	8006200 <HAL_GPIO_WritePin>
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b42:	4803      	ldr	r0, [pc, #12]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b44:	f005 fb5c 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000b48:	e031      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
 8000b4a:	bf00      	nop
 8000b4c:	66666667 	.word	0x66666667
 8000b50:	40020c00 	.word	0x40020c00
 8000b54:	40020000 	.word	0x40020000
 8000b58:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b62:	48c8      	ldr	r0, [pc, #800]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b64:	f005 fb4c 	bl	8006200 <HAL_GPIO_WritePin>
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b6e:	48c6      	ldr	r0, [pc, #792]	@ (8000e88 <_7SEG_SetNumber+0x680>)
 8000b70:	f005 fb46 	bl	8006200 <HAL_GPIO_WritePin>
 8000b74:	2200      	movs	r2, #0
 8000b76:	2140      	movs	r1, #64	@ 0x40
 8000b78:	48c2      	ldr	r0, [pc, #776]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b7a:	f005 fb41 	bl	8006200 <HAL_GPIO_WritePin>
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2120      	movs	r1, #32
 8000b82:	48c0      	ldr	r0, [pc, #768]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b84:	f005 fb3c 	bl	8006200 <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b8e:	48bf      	ldr	r0, [pc, #764]	@ (8000e8c <_7SEG_SetNumber+0x684>)
 8000b90:	f005 fb36 	bl	8006200 <HAL_GPIO_WritePin>
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b9a:	48ba      	ldr	r0, [pc, #744]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b9c:	f005 fb30 	bl	8006200 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba6:	48b9      	ldr	r0, [pc, #740]	@ (8000e8c <_7SEG_SetNumber+0x684>)
 8000ba8:	f005 fb2a 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000bac:	bf00      	nop
		}

		if(dp == ON)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d105      	bne.n	8000bc0 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2180      	movs	r1, #128	@ 0x80
 8000bb8:	48b2      	ldr	r0, [pc, #712]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000bba:	f005 fb21 	bl	8006200 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000bbe:	e1ff      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f040 81fc 	bne.w	8000fc0 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2180      	movs	r1, #128	@ 0x80
 8000bcc:	48ad      	ldr	r0, [pc, #692]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000bce:	f005 fb17 	bl	8006200 <HAL_GPIO_WritePin>
}
 8000bd2:	e1f5      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	f040 81f2 	bne.w	8000fc0 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000bdc:	68b9      	ldr	r1, [r7, #8]
 8000bde:	4bac      	ldr	r3, [pc, #688]	@ (8000e90 <_7SEG_SetNumber+0x688>)
 8000be0:	fb83 2301 	smull	r2, r3, r3, r1
 8000be4:	109a      	asrs	r2, r3, #2
 8000be6:	17cb      	asrs	r3, r1, #31
 8000be8:	1ad2      	subs	r2, r2, r3
 8000bea:	4613      	mov	r3, r2
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	4413      	add	r3, r2
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	1aca      	subs	r2, r1, r3
 8000bf4:	2a09      	cmp	r2, #9
 8000bf6:	f200 81d0 	bhi.w	8000f9a <_7SEG_SetNumber+0x792>
 8000bfa:	a301      	add	r3, pc, #4	@ (adr r3, 8000c00 <_7SEG_SetNumber+0x3f8>)
 8000bfc:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000c00:	08000c29 	.word	0x08000c29
 8000c04:	08000c7f 	.word	0x08000c7f
 8000c08:	08000cd5 	.word	0x08000cd5
 8000c0c:	08000d2b 	.word	0x08000d2b
 8000c10:	08000d81 	.word	0x08000d81
 8000c14:	08000dd7 	.word	0x08000dd7
 8000c18:	08000e2d 	.word	0x08000e2d
 8000c1c:	08000e99 	.word	0x08000e99
 8000c20:	08000eef 	.word	0x08000eef
 8000c24:	08000f45 	.word	0x08000f45
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c2e:	4899      	ldr	r0, [pc, #612]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c30:	f005 fae6 	bl	8006200 <HAL_GPIO_WritePin>
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c3a:	4896      	ldr	r0, [pc, #600]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f005 fae0 	bl	8006200 <HAL_GPIO_WritePin>
 8000c40:	2200      	movs	r2, #0
 8000c42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c46:	4893      	ldr	r0, [pc, #588]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c48:	f005 fada 	bl	8006200 <HAL_GPIO_WritePin>
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c52:	4890      	ldr	r0, [pc, #576]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c54:	f005 fad4 	bl	8006200 <HAL_GPIO_WritePin>
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c5e:	488d      	ldr	r0, [pc, #564]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c60:	f005 face 	bl	8006200 <HAL_GPIO_WritePin>
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c6a:	488a      	ldr	r0, [pc, #552]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c6c:	f005 fac8 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c76:	4887      	ldr	r0, [pc, #540]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c78:	f005 fac2 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000c7c:	e18d      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c84:	4883      	ldr	r0, [pc, #524]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c86:	f005 fabb 	bl	8006200 <HAL_GPIO_WritePin>
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c90:	4880      	ldr	r0, [pc, #512]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c92:	f005 fab5 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c9c:	487d      	ldr	r0, [pc, #500]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f005 faaf 	bl	8006200 <HAL_GPIO_WritePin>
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ca8:	487a      	ldr	r0, [pc, #488]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000caa:	f005 faa9 	bl	8006200 <HAL_GPIO_WritePin>
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cb4:	4877      	ldr	r0, [pc, #476]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cb6:	f005 faa3 	bl	8006200 <HAL_GPIO_WritePin>
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cc0:	4874      	ldr	r0, [pc, #464]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cc2:	f005 fa9d 	bl	8006200 <HAL_GPIO_WritePin>
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4871      	ldr	r0, [pc, #452]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cce:	f005 fa97 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000cd2:	e162      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	486e      	ldr	r0, [pc, #440]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f005 fa90 	bl	8006200 <HAL_GPIO_WritePin>
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ce6:	486b      	ldr	r0, [pc, #428]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f005 fa8a 	bl	8006200 <HAL_GPIO_WritePin>
 8000cec:	2200      	movs	r2, #0
 8000cee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf2:	4868      	ldr	r0, [pc, #416]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f005 fa84 	bl	8006200 <HAL_GPIO_WritePin>
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cfe:	4865      	ldr	r0, [pc, #404]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d00:	f005 fa7e 	bl	8006200 <HAL_GPIO_WritePin>
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d0a:	4862      	ldr	r0, [pc, #392]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d0c:	f005 fa78 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000d10:	2201      	movs	r2, #1
 8000d12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d16:	485f      	ldr	r0, [pc, #380]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d18:	f005 fa72 	bl	8006200 <HAL_GPIO_WritePin>
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d22:	485c      	ldr	r0, [pc, #368]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d24:	f005 fa6c 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000d28:	e137      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d30:	4858      	ldr	r0, [pc, #352]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d32:	f005 fa65 	bl	8006200 <HAL_GPIO_WritePin>
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	4855      	ldr	r0, [pc, #340]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f005 fa5f 	bl	8006200 <HAL_GPIO_WritePin>
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d48:	4852      	ldr	r0, [pc, #328]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f005 fa59 	bl	8006200 <HAL_GPIO_WritePin>
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d54:	484f      	ldr	r0, [pc, #316]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d56:	f005 fa53 	bl	8006200 <HAL_GPIO_WritePin>
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d60:	484c      	ldr	r0, [pc, #304]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d62:	f005 fa4d 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000d66:	2201      	movs	r2, #1
 8000d68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d6c:	4849      	ldr	r0, [pc, #292]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d6e:	f005 fa47 	bl	8006200 <HAL_GPIO_WritePin>
 8000d72:	2201      	movs	r2, #1
 8000d74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d78:	4846      	ldr	r0, [pc, #280]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d7a:	f005 fa41 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000d7e:	e10c      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	4843      	ldr	r0, [pc, #268]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d88:	f005 fa3a 	bl	8006200 <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4840      	ldr	r0, [pc, #256]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d94:	f005 fa34 	bl	8006200 <HAL_GPIO_WritePin>
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	483d      	ldr	r0, [pc, #244]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000da0:	f005 fa2e 	bl	8006200 <HAL_GPIO_WritePin>
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000daa:	483a      	ldr	r0, [pc, #232]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dac:	f005 fa28 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000db6:	4837      	ldr	r0, [pc, #220]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000db8:	f005 fa22 	bl	8006200 <HAL_GPIO_WritePin>
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dc2:	4834      	ldr	r0, [pc, #208]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dc4:	f005 fa1c 	bl	8006200 <HAL_GPIO_WritePin>
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dce:	4831      	ldr	r0, [pc, #196]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dd0:	f005 fa16 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000dd4:	e0e1      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ddc:	482d      	ldr	r0, [pc, #180]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dde:	f005 fa0f 	bl	8006200 <HAL_GPIO_WritePin>
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000de8:	482a      	ldr	r0, [pc, #168]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dea:	f005 fa09 	bl	8006200 <HAL_GPIO_WritePin>
 8000dee:	2200      	movs	r2, #0
 8000df0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000df4:	4827      	ldr	r0, [pc, #156]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000df6:	f005 fa03 	bl	8006200 <HAL_GPIO_WritePin>
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e00:	4824      	ldr	r0, [pc, #144]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e02:	f005 f9fd 	bl	8006200 <HAL_GPIO_WritePin>
 8000e06:	2200      	movs	r2, #0
 8000e08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e0c:	4821      	ldr	r0, [pc, #132]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e0e:	f005 f9f7 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e18:	481e      	ldr	r0, [pc, #120]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e1a:	f005 f9f1 	bl	8006200 <HAL_GPIO_WritePin>
 8000e1e:	2201      	movs	r2, #1
 8000e20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e24:	481b      	ldr	r0, [pc, #108]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e26:	f005 f9eb 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000e2a:	e0b6      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e32:	4818      	ldr	r0, [pc, #96]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e34:	f005 f9e4 	bl	8006200 <HAL_GPIO_WritePin>
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e3e:	4815      	ldr	r0, [pc, #84]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e40:	f005 f9de 	bl	8006200 <HAL_GPIO_WritePin>
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e4a:	4812      	ldr	r0, [pc, #72]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e4c:	f005 f9d8 	bl	8006200 <HAL_GPIO_WritePin>
 8000e50:	2200      	movs	r2, #0
 8000e52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e56:	480f      	ldr	r0, [pc, #60]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e58:	f005 f9d2 	bl	8006200 <HAL_GPIO_WritePin>
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e62:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e64:	f005 f9cc 	bl	8006200 <HAL_GPIO_WritePin>
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e6e:	4809      	ldr	r0, [pc, #36]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e70:	f005 f9c6 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000e74:	2201      	movs	r2, #1
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	4806      	ldr	r0, [pc, #24]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e7c:	f005 f9c0 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000e80:	e08b      	b.n	8000f9a <_7SEG_SetNumber+0x792>
 8000e82:	bf00      	nop
 8000e84:	40020c00 	.word	0x40020c00
 8000e88:	40020000 	.word	0x40020000
 8000e8c:	40020800 	.word	0x40020800
 8000e90:	66666667 	.word	0x66666667
 8000e94:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f005 f9ae 	bl	8006200 <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eaa:	4847      	ldr	r0, [pc, #284]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000eac:	f005 f9a8 	bl	8006200 <HAL_GPIO_WritePin>
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eb6:	4844      	ldr	r0, [pc, #272]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f005 f9a2 	bl	8006200 <HAL_GPIO_WritePin>
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4841      	ldr	r0, [pc, #260]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ec4:	f005 f99c 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ece:	483e      	ldr	r0, [pc, #248]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ed0:	f005 f996 	bl	8006200 <HAL_GPIO_WritePin>
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eda:	483b      	ldr	r0, [pc, #236]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000edc:	f005 f990 	bl	8006200 <HAL_GPIO_WritePin>
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ee6:	4838      	ldr	r0, [pc, #224]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ee8:	f005 f98a 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000eec:	e055      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ef4:	4834      	ldr	r0, [pc, #208]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ef6:	f005 f983 	bl	8006200 <HAL_GPIO_WritePin>
 8000efa:	2200      	movs	r2, #0
 8000efc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f00:	4831      	ldr	r0, [pc, #196]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f02:	f005 f97d 	bl	8006200 <HAL_GPIO_WritePin>
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f0c:	482e      	ldr	r0, [pc, #184]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f0e:	f005 f977 	bl	8006200 <HAL_GPIO_WritePin>
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f18:	482b      	ldr	r0, [pc, #172]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f1a:	f005 f971 	bl	8006200 <HAL_GPIO_WritePin>
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f24:	4828      	ldr	r0, [pc, #160]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f26:	f005 f96b 	bl	8006200 <HAL_GPIO_WritePin>
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f30:	4825      	ldr	r0, [pc, #148]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f32:	f005 f965 	bl	8006200 <HAL_GPIO_WritePin>
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f3c:	4822      	ldr	r0, [pc, #136]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f3e:	f005 f95f 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000f42:	e02a      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000f44:	2200      	movs	r2, #0
 8000f46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f4a:	481f      	ldr	r0, [pc, #124]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f4c:	f005 f958 	bl	8006200 <HAL_GPIO_WritePin>
 8000f50:	2200      	movs	r2, #0
 8000f52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f56:	481c      	ldr	r0, [pc, #112]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f58:	f005 f952 	bl	8006200 <HAL_GPIO_WritePin>
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f62:	4819      	ldr	r0, [pc, #100]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f64:	f005 f94c 	bl	8006200 <HAL_GPIO_WritePin>
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f6e:	4816      	ldr	r0, [pc, #88]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f70:	f005 f946 	bl	8006200 <HAL_GPIO_WritePin>
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f7a:	4813      	ldr	r0, [pc, #76]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f7c:	f005 f940 	bl	8006200 <HAL_GPIO_WritePin>
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f86:	4810      	ldr	r0, [pc, #64]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f88:	f005 f93a 	bl	8006200 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f92:	480d      	ldr	r0, [pc, #52]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f94:	f005 f934 	bl	8006200 <HAL_GPIO_WritePin>
				break;
 8000f98:	bf00      	nop
		if(dp == ON)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d106      	bne.n	8000fae <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fa6:	4808      	ldr	r0, [pc, #32]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000fa8:	f005 f92a 	bl	8006200 <HAL_GPIO_WritePin>
}
 8000fac:	e008      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d105      	bne.n	8000fc0 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fba:	4803      	ldr	r0, [pc, #12]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000fbc:	f005 f920 	bl	8006200 <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40021000 	.word	0x40021000

08000fcc <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	4b23      	ldr	r3, [pc, #140]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a22      	ldr	r2, [pc, #136]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fdc:	f043 0310 	orr.w	r3, r3, #16
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0310 	and.w	r3, r3, #16
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4619      	mov	r1, r3
 8001002:	4819      	ldr	r0, [pc, #100]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001004:	f004 ff48 	bl	8005e98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8001008:	2302      	movs	r3, #2
 800100a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	4619      	mov	r1, r3
 8001010:	4815      	ldr	r0, [pc, #84]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001012:	f004 ff41 	bl	8005e98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8001016:	2304      	movs	r3, #4
 8001018:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	4619      	mov	r1, r3
 800101e:	4812      	ldr	r0, [pc, #72]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001020:	f004 ff3a 	bl	8005e98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8001024:	2310      	movs	r3, #16
 8001026:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4619      	mov	r1, r3
 800102c:	480e      	ldr	r0, [pc, #56]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800102e:	f004 ff33 	bl	8005e98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8001032:	2320      	movs	r3, #32
 8001034:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	4619      	mov	r1, r3
 800103a:	480b      	ldr	r0, [pc, #44]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800103c:	f004 ff2c 	bl	8005e98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8001040:	2340      	movs	r3, #64	@ 0x40
 8001042:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	4619      	mov	r1, r3
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800104a:	f004 ff25 	bl	8005e98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800104e:	2380      	movs	r3, #128	@ 0x80
 8001050:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4619      	mov	r1, r3
 8001056:	4804      	ldr	r0, [pc, #16]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001058:	f004 ff1e 	bl	8005e98 <HAL_GPIO_Init>
}
 800105c:	bf00      	nop
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40023800 	.word	0x40023800
 8001068:	40021000 	.word	0x40021000

0800106c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	2b00      	cmp	r3, #0
 800107c:	da04      	bge.n	8001088 <CLCD_Write_Instruction+0x1c>
 800107e:	4b5f      	ldr	r3, [pc, #380]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x24>
 8001088:	4b5c      	ldr	r3, [pc, #368]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001090:	4a5a      	ldr	r2, [pc, #360]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x3c>
 800109e:	4b57      	ldr	r3, [pc, #348]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x44>
 80010a8:	4b54      	ldr	r3, [pc, #336]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80010b0:	4a52      	ldr	r2, [pc, #328]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0320 	and.w	r3, r3, #32
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x5c>
 80010be:	4b4f      	ldr	r3, [pc, #316]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0320 	orr.w	r3, r3, #32
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x64>
 80010c8:	4b4c      	ldr	r3, [pc, #304]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0320 	bic.w	r3, r3, #32
 80010d0:	4a4a      	ldr	r2, [pc, #296]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 0310 	and.w	r3, r3, #16
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d004      	beq.n	80010e8 <CLCD_Write_Instruction+0x7c>
 80010de:	4b47      	ldr	r3, [pc, #284]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	f043 0310 	orr.w	r3, r3, #16
 80010e6:	e003      	b.n	80010f0 <CLCD_Write_Instruction+0x84>
 80010e8:	4b44      	ldr	r3, [pc, #272]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	f023 0310 	bic.w	r3, r3, #16
 80010f0:	4a42      	ldr	r2, [pc, #264]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010f2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010f4:	4b41      	ldr	r3, [pc, #260]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	4a40      	ldr	r2, [pc, #256]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010fa:	f023 0301 	bic.w	r3, r3, #1
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001100:	4b3e      	ldr	r3, [pc, #248]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a3d      	ldr	r2, [pc, #244]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001106:	f023 0302 	bic.w	r3, r3, #2
 800110a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800110c:	4b3b      	ldr	r3, [pc, #236]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a3a      	ldr	r2, [pc, #232]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001112:	f023 0304 	bic.w	r3, r3, #4
 8001116:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001118:	4b38      	ldr	r3, [pc, #224]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a37      	ldr	r2, [pc, #220]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001124:	4b35      	ldr	r3, [pc, #212]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	4a34      	ldr	r2, [pc, #208]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800112a:	f023 0304 	bic.w	r3, r3, #4
 800112e:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 0308 	and.w	r3, r3, #8
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <CLCD_Write_Instruction+0xd8>
 800113a:	4b30      	ldr	r3, [pc, #192]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001142:	e003      	b.n	800114c <CLCD_Write_Instruction+0xe0>
 8001144:	4b2d      	ldr	r3, [pc, #180]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800114c:	4a2b      	ldr	r2, [pc, #172]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800114e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	2b00      	cmp	r3, #0
 8001158:	d004      	beq.n	8001164 <CLCD_Write_Instruction+0xf8>
 800115a:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001162:	e003      	b.n	800116c <CLCD_Write_Instruction+0x100>
 8001164:	4b25      	ldr	r3, [pc, #148]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800116c:	4a23      	ldr	r2, [pc, #140]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800116e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d004      	beq.n	8001184 <CLCD_Write_Instruction+0x118>
 800117a:	4b20      	ldr	r3, [pc, #128]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	f043 0320 	orr.w	r3, r3, #32
 8001182:	e003      	b.n	800118c <CLCD_Write_Instruction+0x120>
 8001184:	4b1d      	ldr	r3, [pc, #116]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	f023 0320 	bic.w	r3, r3, #32
 800118c:	4a1b      	ldr	r2, [pc, #108]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	2b00      	cmp	r3, #0
 8001198:	d004      	beq.n	80011a4 <CLCD_Write_Instruction+0x138>
 800119a:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	f043 0310 	orr.w	r3, r3, #16
 80011a2:	e003      	b.n	80011ac <CLCD_Write_Instruction+0x140>
 80011a4:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	f023 0310 	bic.w	r3, r3, #16
 80011ac:	4a13      	ldr	r2, [pc, #76]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ae:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	4a11      	ldr	r2, [pc, #68]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011b6:	f023 0301 	bic.w	r3, r3, #1
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011bc:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011c2:	f023 0302 	bic.w	r3, r3, #2
 80011c6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c8:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ce:	f023 0304 	bic.w	r3, r3, #4
 80011d2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d4:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011da:	f043 0304 	orr.w	r3, r3, #4
 80011de:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	4a05      	ldr	r2, [pc, #20]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011e6:	f023 0304 	bic.w	r3, r3, #4
 80011ea:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f002 fab1 	bl	8003754 <HAL_Delay>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da04      	bge.n	800121c <CLCD_Write_Display+0x1c>
 8001212:	4b5f      	ldr	r3, [pc, #380]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x24>
 800121c:	4b5c      	ldr	r3, [pc, #368]	@ (8001390 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001224:	4a5a      	ldr	r2, [pc, #360]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x3c>
 8001232:	4b57      	ldr	r3, [pc, #348]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x44>
 800123c:	4b54      	ldr	r3, [pc, #336]	@ (8001390 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001244:	4a52      	ldr	r2, [pc, #328]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0320 	and.w	r3, r3, #32
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x5c>
 8001252:	4b4f      	ldr	r3, [pc, #316]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0320 	orr.w	r3, r3, #32
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x64>
 800125c:	4b4c      	ldr	r3, [pc, #304]	@ (8001390 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0320 	bic.w	r3, r3, #32
 8001264:	4a4a      	ldr	r2, [pc, #296]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	f003 0310 	and.w	r3, r3, #16
 800126e:	2b00      	cmp	r3, #0
 8001270:	d004      	beq.n	800127c <CLCD_Write_Display+0x7c>
 8001272:	4b47      	ldr	r3, [pc, #284]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	f043 0310 	orr.w	r3, r3, #16
 800127a:	e003      	b.n	8001284 <CLCD_Write_Display+0x84>
 800127c:	4b44      	ldr	r3, [pc, #272]	@ (8001390 <CLCD_Write_Display+0x190>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	f023 0310 	bic.w	r3, r3, #16
 8001284:	4a42      	ldr	r2, [pc, #264]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001286:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001288:	4b41      	ldr	r3, [pc, #260]	@ (8001390 <CLCD_Write_Display+0x190>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	4a40      	ldr	r2, [pc, #256]	@ (8001390 <CLCD_Write_Display+0x190>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001294:	4b3e      	ldr	r3, [pc, #248]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	4a3d      	ldr	r2, [pc, #244]	@ (8001390 <CLCD_Write_Display+0x190>)
 800129a:	f023 0302 	bic.w	r3, r3, #2
 800129e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012a0:	4b3b      	ldr	r3, [pc, #236]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a3a      	ldr	r2, [pc, #232]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012a6:	f023 0304 	bic.w	r3, r3, #4
 80012aa:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80012ac:	4b38      	ldr	r3, [pc, #224]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	4a37      	ldr	r2, [pc, #220]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012b2:	f043 0304 	orr.w	r3, r3, #4
 80012b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012b8:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	4a34      	ldr	r2, [pc, #208]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012be:	f023 0304 	bic.w	r3, r3, #4
 80012c2:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d004      	beq.n	80012d8 <CLCD_Write_Display+0xd8>
 80012ce:	4b30      	ldr	r3, [pc, #192]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012d6:	e003      	b.n	80012e0 <CLCD_Write_Display+0xe0>
 80012d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012e2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d004      	beq.n	80012f8 <CLCD_Write_Display+0xf8>
 80012ee:	4b28      	ldr	r3, [pc, #160]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012f6:	e003      	b.n	8001300 <CLCD_Write_Display+0x100>
 80012f8:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001300:	4a23      	ldr	r2, [pc, #140]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001302:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d004      	beq.n	8001318 <CLCD_Write_Display+0x118>
 800130e:	4b20      	ldr	r3, [pc, #128]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	f043 0320 	orr.w	r3, r3, #32
 8001316:	e003      	b.n	8001320 <CLCD_Write_Display+0x120>
 8001318:	4b1d      	ldr	r3, [pc, #116]	@ (8001390 <CLCD_Write_Display+0x190>)
 800131a:	695b      	ldr	r3, [r3, #20]
 800131c:	f023 0320 	bic.w	r3, r3, #32
 8001320:	4a1b      	ldr	r2, [pc, #108]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001322:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b00      	cmp	r3, #0
 800132c:	d004      	beq.n	8001338 <CLCD_Write_Display+0x138>
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f043 0310 	orr.w	r3, r3, #16
 8001336:	e003      	b.n	8001340 <CLCD_Write_Display+0x140>
 8001338:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <CLCD_Write_Display+0x190>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	f023 0310 	bic.w	r3, r3, #16
 8001340:	4a13      	ldr	r2, [pc, #76]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001342:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001344:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <CLCD_Write_Display+0x190>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001352:	695b      	ldr	r3, [r3, #20]
 8001354:	4a0e      	ldr	r2, [pc, #56]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001356:	f023 0302 	bic.w	r3, r3, #2
 800135a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <CLCD_Write_Display+0x190>)
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	4a0b      	ldr	r2, [pc, #44]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001362:	f023 0304 	bic.w	r3, r3, #4
 8001366:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <CLCD_Write_Display+0x190>)
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	4a08      	ldr	r2, [pc, #32]	@ (8001390 <CLCD_Write_Display+0x190>)
 800136e:	f043 0304 	orr.w	r3, r3, #4
 8001372:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <CLCD_Write_Display+0x190>)
 800137a:	f023 0304 	bic.w	r3, r3, #4
 800137e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001380:	2001      	movs	r0, #1
 8001382:	f002 f9e7 	bl	8003754 <HAL_Delay>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40021000 	.word	0x40021000

08001394 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	460a      	mov	r2, r1
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	4613      	mov	r3, r2
 80013a2:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80013a4:	79bb      	ldrb	r3, [r7, #6]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d002      	beq.n	80013b0 <CLCD_Gotoxy+0x1c>
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d007      	beq.n	80013be <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80013ae:	e00d      	b.n	80013cc <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	3b80      	subs	r3, #128	@ 0x80
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff fe58 	bl	800106c <CLCD_Write_Instruction>
 80013bc:	e006      	b.n	80013cc <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	3b40      	subs	r3, #64	@ 0x40
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fe51 	bl	800106c <CLCD_Write_Instruction>
 80013ca:	bf00      	nop
}
 80013cc:	bf00      	nop
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	603a      	str	r2, [r7, #0]
 80013de:	71fb      	strb	r3, [r7, #7]
 80013e0:	460b      	mov	r3, r1
 80013e2:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80013e8:	79ba      	ldrb	r2, [r7, #6]
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	4611      	mov	r1, r2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ffd0 	bl	8001394 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4413      	add	r3, r2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff feff 	bl	8001200 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3301      	adds	r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	4413      	add	r3, r2
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1ef      	bne.n	80013f4 <CLCD_Puts+0x20>
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <CLCD_Init>:

void CLCD_Init(void)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001422:	2064      	movs	r0, #100	@ 0x64
 8001424:	f002 f996 	bl	8003754 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001428:	2028      	movs	r0, #40	@ 0x28
 800142a:	f7ff fe1f 	bl	800106c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800142e:	200a      	movs	r0, #10
 8001430:	f002 f990 	bl	8003754 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001434:	2028      	movs	r0, #40	@ 0x28
 8001436:	f7ff fe19 	bl	800106c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800143a:	200a      	movs	r0, #10
 800143c:	f002 f98a 	bl	8003754 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001440:	200c      	movs	r0, #12
 8001442:	f7ff fe13 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8001446:	2006      	movs	r0, #6
 8001448:	f7ff fe10 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 800144c:	2002      	movs	r0, #2
 800144e:	f7ff fe0d 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001452:	2001      	movs	r0, #1
 8001454:	f7ff fe0a 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001458:	2001      	movs	r0, #1
 800145a:	f7ff fe07 	bl	800106c <CLCD_Write_Instruction>
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <VS1003_SPI_Init+0x88>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	4a1e      	ldr	r2, [pc, #120]	@ (80014ec <VS1003_SPI_Init+0x88>)
 8001474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001478:	6413      	str	r3, [r2, #64]	@ 0x40
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <VS1003_SPI_Init+0x88>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 8001488:	4a1a      	ldr	r2, [pc, #104]	@ (80014f4 <VS1003_SPI_Init+0x90>)
 800148a:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 800148e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001492:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001494:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800149a:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 800149c:	2200      	movs	r2, #0
 800149e:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80014a0:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014a2:	2202      	movs	r2, #2
 80014a4:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014a6:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80014ac:	4b10      	ldr	r3, [pc, #64]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014b2:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014b4:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014b6:	2210      	movs	r2, #16
 80014b8:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ba:	4b0d      	ldr	r3, [pc, #52]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014c0:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 80014cc:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014d2:	4807      	ldr	r0, [pc, #28]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014d4:	f006 fedc 	bl	8008290 <HAL_SPI_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 80014de:	f001 fac5 	bl	8002a6c <Error_Handler>
	}
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800
 80014f0:	200000b0 	.word	0x200000b0
 80014f4:	40003800 	.word	0x40003800

080014f8 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	4b40      	ldr	r3, [pc, #256]	@ (8001604 <VS1003_Init+0x10c>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a3f      	ldr	r2, [pc, #252]	@ (8001604 <VS1003_Init+0x10c>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b3d      	ldr	r3, [pc, #244]	@ (8001604 <VS1003_Init+0x10c>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	4b39      	ldr	r3, [pc, #228]	@ (8001604 <VS1003_Init+0x10c>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	4a38      	ldr	r2, [pc, #224]	@ (8001604 <VS1003_Init+0x10c>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	@ 0x30
 800152a:	4b36      	ldr	r3, [pc, #216]	@ (8001604 <VS1003_Init+0x10c>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	4b32      	ldr	r3, [pc, #200]	@ (8001604 <VS1003_Init+0x10c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a31      	ldr	r2, [pc, #196]	@ (8001604 <VS1003_Init+0x10c>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b2f      	ldr	r3, [pc, #188]	@ (8001604 <VS1003_Init+0x10c>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001552:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001556:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001558:	2301      	movs	r3, #1
 800155a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001560:	2303      	movs	r3, #3
 8001562:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	4619      	mov	r1, r3
 800156a:	4827      	ldr	r0, [pc, #156]	@ (8001608 <VS1003_Init+0x110>)
 800156c:	f004 fc94 	bl	8005e98 <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001570:	2310      	movs	r3, #16
 8001572:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	4619      	mov	r1, r3
 800157a:	4824      	ldr	r0, [pc, #144]	@ (800160c <VS1003_Init+0x114>)
 800157c:	f004 fc8c 	bl	8005e98 <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001580:	2340      	movs	r3, #64	@ 0x40
 8001582:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	4619      	mov	r1, r3
 800158a:	4820      	ldr	r0, [pc, #128]	@ (800160c <VS1003_Init+0x114>)
 800158c:	f004 fc84 	bl	8005e98 <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001590:	2380      	movs	r3, #128	@ 0x80
 8001592:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4619      	mov	r1, r3
 800159e:	481c      	ldr	r0, [pc, #112]	@ (8001610 <VS1003_Init+0x118>)
 80015a0:	f004 fc7a 	bl	8005e98 <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 80015a4:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 80015a8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b2:	2303      	movs	r3, #3
 80015b4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015b6:	2305      	movs	r3, #5
 80015b8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4619      	mov	r1, r3
 80015c0:	4811      	ldr	r0, [pc, #68]	@ (8001608 <VS1003_Init+0x110>)
 80015c2:	f004 fc69 	bl	8005e98 <HAL_GPIO_Init>

	MP3_RESET(0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2140      	movs	r1, #64	@ 0x40
 80015ca:	4810      	ldr	r0, [pc, #64]	@ (800160c <VS1003_Init+0x114>)
 80015cc:	f004 fe18 	bl	8006200 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015d0:	2001      	movs	r0, #1
 80015d2:	f002 f8bf 	bl	8003754 <HAL_Delay>
	MP3_RESET(1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2140      	movs	r1, #64	@ 0x40
 80015da:	480c      	ldr	r0, [pc, #48]	@ (800160c <VS1003_Init+0x114>)
 80015dc:	f004 fe10 	bl	8006200 <HAL_GPIO_WritePin>

	MP3_DCS(1);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2110      	movs	r1, #16
 80015e4:	4809      	ldr	r0, [pc, #36]	@ (800160c <VS1003_Init+0x114>)
 80015e6:	f004 fe0b 	bl	8006200 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80015ea:	2201      	movs	r2, #1
 80015ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f0:	4805      	ldr	r0, [pc, #20]	@ (8001608 <VS1003_Init+0x110>)
 80015f2:	f004 fe05 	bl	8006200 <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 80015f6:	f7ff ff35 	bl	8001464 <VS1003_SPI_Init>
}
 80015fa:	bf00      	nop
 80015fc:	3720      	adds	r7, #32
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800
 8001608:	40020400 	.word	0x40020400
 800160c:	40020000 	.word	0x40020000
 8001610:	40020800 	.word	0x40020800

08001614 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 800161e:	4b1c      	ldr	r3, [pc, #112]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001620:	4a1c      	ldr	r2, [pc, #112]	@ (8001694 <VS1003_SPI_SetSpeed+0x80>)
 8001622:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001624:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001626:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800162a:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001632:	4b17      	ldr	r3, [pc, #92]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001634:	2200      	movs	r2, #0
 8001636:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800163a:	2202      	movs	r2, #2
 800163c:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800163e:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001640:	2201      	movs	r2, #1
 8001642:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001644:	4b12      	ldr	r3, [pc, #72]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800164a:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800164e:	2200      	movs	r2, #0
 8001650:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001652:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001654:	2200      	movs	r2, #0
 8001656:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001658:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800165a:	2200      	movs	r2, #0
 800165c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 800165e:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001660:	2200      	movs	r2, #0
 8001662:	62da      	str	r2, [r3, #44]	@ 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d103      	bne.n	8001672 <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800166c:	2218      	movs	r2, #24
 800166e:	61da      	str	r2, [r3, #28]
 8001670:	e002      	b.n	8001678 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001672:	4b07      	ldr	r3, [pc, #28]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001674:	2210      	movs	r2, #16
 8001676:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001678:	4805      	ldr	r0, [pc, #20]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800167a:	f006 fe09 	bl	8008290 <HAL_SPI_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8001684:	f001 f9f2 	bl	8002a6c <Error_Handler>
	}
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000b0 	.word	0x200000b0
 8001694:	40003800 	.word	0x40003800

08001698 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af02      	add	r7, sp, #8
 800169e:	4603      	mov	r3, r0
 80016a0:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 80016a2:	f107 020f 	add.w	r2, r7, #15
 80016a6:	1db9      	adds	r1, r7, #6
 80016a8:	230a      	movs	r3, #10
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	2301      	movs	r3, #1
 80016ae:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <VS1003_SPI_ReadWriteByte+0x28>)
 80016b0:	f006 fe77 	bl	80083a2 <HAL_SPI_TransmitReceive>
	return RxData;
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200000b0 	.word	0x200000b0

080016c4 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	460a      	mov	r2, r1
 80016ce:	71fb      	strb	r3, [r7, #7]
 80016d0:	4613      	mov	r3, r2
 80016d2:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 80016d4:	bf00      	nop
 80016d6:	2180      	movs	r1, #128	@ 0x80
 80016d8:	4819      	ldr	r0, [pc, #100]	@ (8001740 <VS1003_WriteReg+0x7c>)
 80016da:	f004 fd79 	bl	80061d0 <HAL_GPIO_ReadPin>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f8      	beq.n	80016d6 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 80016e4:	2000      	movs	r0, #0
 80016e6:	f7ff ff95 	bl	8001614 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80016ea:	2201      	movs	r2, #1
 80016ec:	2110      	movs	r1, #16
 80016ee:	4815      	ldr	r0, [pc, #84]	@ (8001744 <VS1003_WriteReg+0x80>)
 80016f0:	f004 fd86 	bl	8006200 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016fa:	4813      	ldr	r0, [pc, #76]	@ (8001748 <VS1003_WriteReg+0x84>)
 80016fc:	f004 fd80 	bl	8006200 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 8001700:	2002      	movs	r0, #2
 8001702:	f7ff ffc9 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff ffc4 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 8001710:	88bb      	ldrh	r3, [r7, #4]
 8001712:	0a1b      	lsrs	r3, r3, #8
 8001714:	b29b      	uxth	r3, r3
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ffbe 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 800171c:	88bb      	ldrh	r3, [r7, #4]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffba 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8001724:	2201      	movs	r2, #1
 8001726:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800172a:	4807      	ldr	r0, [pc, #28]	@ (8001748 <VS1003_WriteReg+0x84>)
 800172c:	f004 fd68 	bl	8006200 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 8001730:	2001      	movs	r0, #1
 8001732:	f7ff ff6f 	bl	8001614 <VS1003_SPI_SetSpeed>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40020800 	.word	0x40020800
 8001744:	40020000 	.word	0x40020000
 8001748:	40020400 	.word	0x40020400

0800174c <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8001756:	bf00      	nop
 8001758:	2180      	movs	r1, #128	@ 0x80
 800175a:	481d      	ldr	r0, [pc, #116]	@ (80017d0 <VS1003_ReadReg+0x84>)
 800175c:	f004 fd38 	bl	80061d0 <HAL_GPIO_ReadPin>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0f8      	beq.n	8001758 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8001766:	2000      	movs	r0, #0
 8001768:	f7ff ff54 	bl	8001614 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 800176c:	2201      	movs	r2, #1
 800176e:	2110      	movs	r1, #16
 8001770:	4818      	ldr	r0, [pc, #96]	@ (80017d4 <VS1003_ReadReg+0x88>)
 8001772:	f004 fd45 	bl	8006200 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800177c:	4816      	ldr	r0, [pc, #88]	@ (80017d8 <VS1003_ReadReg+0x8c>)
 800177e:	f004 fd3f 	bl	8006200 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 8001782:	2003      	movs	r0, #3
 8001784:	f7ff ff88 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	b29b      	uxth	r3, r3
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff83 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 8001792:	20ff      	movs	r0, #255	@ 0xff
 8001794:	f7ff ff80 	bl	8001698 <VS1003_SPI_ReadWriteByte>
 8001798:	4603      	mov	r3, r0
 800179a:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 800179c:	89fb      	ldrh	r3, [r7, #14]
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 80017a2:	20ff      	movs	r0, #255	@ 0xff
 80017a4:	f7ff ff78 	bl	8001698 <VS1003_SPI_ReadWriteByte>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 80017b2:	2201      	movs	r2, #1
 80017b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017b8:	4807      	ldr	r0, [pc, #28]	@ (80017d8 <VS1003_ReadReg+0x8c>)
 80017ba:	f004 fd21 	bl	8006200 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80017be:	2001      	movs	r0, #1
 80017c0:	f7ff ff28 	bl	8001614 <VS1003_SPI_SetSpeed>
	return value;
 80017c4:	89fb      	ldrh	r3, [r7, #14]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40020800 	.word	0x40020800
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40020400 	.word	0x40020400

080017dc <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80017e0:	2100      	movs	r1, #0
 80017e2:	2004      	movs	r0, #4
 80017e4:	f7ff ff6e 	bl	80016c4 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80017e8:	2100      	movs	r1, #0
 80017ea:	2004      	movs	r0, #4
 80017ec:	f7ff ff6a 	bl	80016c4 <VS1003_WriteReg>
}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 80017fa:	bf00      	nop
 80017fc:	2180      	movs	r1, #128	@ 0x80
 80017fe:	483e      	ldr	r0, [pc, #248]	@ (80018f8 <VS1003_SoftReset+0x104>)
 8001800:	f004 fce6 	bl	80061d0 <HAL_GPIO_ReadPin>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f8      	beq.n	80017fc <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 800180a:	20ff      	movs	r0, #255	@ 0xff
 800180c:	f7ff ff44 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001814:	e00c      	b.n	8001830 <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8001816:	f640 0104 	movw	r1, #2052	@ 0x804
 800181a:	2000      	movs	r0, #0
 800181c:	f7ff ff52 	bl	80016c4 <VS1003_WriteReg>
		HAL_Delay(2);
 8001820:	2002      	movs	r0, #2
 8001822:	f001 ff97 	bl	8003754 <HAL_Delay>
		if(retry++ > 100)
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	71fa      	strb	r2, [r7, #7]
 800182c:	2b64      	cmp	r3, #100	@ 0x64
 800182e:	d809      	bhi.n	8001844 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001830:	2000      	movs	r0, #0
 8001832:	f7ff ff8b 	bl	800174c <VS1003_ReadReg>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	f640 0304 	movw	r3, #2052	@ 0x804
 800183e:	429a      	cmp	r2, r3
 8001840:	d1e9      	bne.n	8001816 <VS1003_SoftReset+0x22>
 8001842:	e000      	b.n	8001846 <VS1003_SoftReset+0x52>
		{
			break;
 8001844:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8001846:	bf00      	nop
 8001848:	2180      	movs	r1, #128	@ 0x80
 800184a:	482b      	ldr	r0, [pc, #172]	@ (80018f8 <VS1003_SoftReset+0x104>)
 800184c:	f004 fcc0 	bl	80061d0 <HAL_GPIO_ReadPin>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d0f8      	beq.n	8001848 <VS1003_SoftReset+0x54>
	retry = 0;
 8001856:	2300      	movs	r3, #0
 8001858:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800185a:	e009      	b.n	8001870 <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 800185c:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8001860:	2003      	movs	r0, #3
 8001862:	f7ff ff2f 	bl	80016c4 <VS1003_WriteReg>
		if(retry++ > 100)
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	71fa      	strb	r2, [r7, #7]
 800186c:	2b64      	cmp	r3, #100	@ 0x64
 800186e:	d807      	bhi.n	8001880 <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8001870:	2003      	movs	r0, #3
 8001872:	f7ff ff6b 	bl	800174c <VS1003_ReadReg>
 8001876:	4603      	mov	r3, r0
 8001878:	f5b3 4f18 	cmp.w	r3, #38912	@ 0x9800
 800187c:	d1ee      	bne.n	800185c <VS1003_SoftReset+0x68>
 800187e:	e000      	b.n	8001882 <VS1003_SoftReset+0x8e>
		{
			break;
 8001880:	bf00      	nop
		}
	}

	retry = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001886:	e009      	b.n	800189c <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8001888:	f64b 3181 	movw	r1, #48001	@ 0xbb81
 800188c:	2005      	movs	r0, #5
 800188e:	f7ff ff19 	bl	80016c4 <VS1003_WriteReg>
		if(retry++ > 100)
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	1c5a      	adds	r2, r3, #1
 8001896:	71fa      	strb	r2, [r7, #7]
 8001898:	2b64      	cmp	r3, #100	@ 0x64
 800189a:	d809      	bhi.n	80018b0 <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 800189c:	2005      	movs	r0, #5
 800189e:	f7ff ff55 	bl	800174c <VS1003_ReadReg>
 80018a2:	4603      	mov	r3, r0
 80018a4:	461a      	mov	r2, r3
 80018a6:	f64b 3381 	movw	r3, #48001	@ 0xbb81
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d1ec      	bne.n	8001888 <VS1003_SoftReset+0x94>
 80018ae:	e000      	b.n	80018b2 <VS1003_SoftReset+0xbe>
		{
			break;
 80018b0:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 80018b2:	2100      	movs	r1, #0
 80018b4:	200b      	movs	r0, #11
 80018b6:	f7ff ff05 	bl	80016c4 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80018ba:	f7ff ff8f 	bl	80017dc <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2110      	movs	r1, #16
 80018c2:	480e      	ldr	r0, [pc, #56]	@ (80018fc <VS1003_SoftReset+0x108>)
 80018c4:	f004 fc9c 	bl	8006200 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018c8:	20ff      	movs	r0, #255	@ 0xff
 80018ca:	f7ff fee5 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018ce:	20ff      	movs	r0, #255	@ 0xff
 80018d0:	f7ff fee2 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018d4:	20ff      	movs	r0, #255	@ 0xff
 80018d6:	f7ff fedf 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018da:	20ff      	movs	r0, #255	@ 0xff
 80018dc:	f7ff fedc 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80018e0:	2201      	movs	r2, #1
 80018e2:	2110      	movs	r1, #16
 80018e4:	4805      	ldr	r0, [pc, #20]	@ (80018fc <VS1003_SoftReset+0x108>)
 80018e6:	f004 fc8b 	bl	8006200 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80018ea:	2014      	movs	r0, #20
 80018ec:	f001 ff32 	bl	8003754 <HAL_Delay>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40020800 	.word	0x40020800
 80018fc:	40020000 	.word	0x40020000

08001900 <VS1003_SetVol>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_SetVol(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t bass = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	80bb      	strh	r3, [r7, #4]
	uint16_t vol = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	807b      	strh	r3, [r7, #2]
	uint8_t vset = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	707b      	strb	r3, [r7, #1]

	vset = 255 - vs1003ram[4];
 8001912:	4b17      	ldr	r3, [pc, #92]	@ (8001970 <VS1003_SetVol+0x70>)
 8001914:	791b      	ldrb	r3, [r3, #4]
 8001916:	43db      	mvns	r3, r3
 8001918:	707b      	strb	r3, [r7, #1]
	vol = vset;
 800191a:	787b      	ldrb	r3, [r7, #1]
 800191c:	807b      	strh	r3, [r7, #2]
	vol <<= 8;
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	021b      	lsls	r3, r3, #8
 8001922:	807b      	strh	r3, [r7, #2]
	vol += vset;
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	b29a      	uxth	r2, r3
 8001928:	887b      	ldrh	r3, [r7, #2]
 800192a:	4413      	add	r3, r2
 800192c:	807b      	strh	r3, [r7, #2]
	/* 0,henh.1,hfreq.2,lenh.3,lfreq */
	for( i = 0; i < 4; i++ )
 800192e:	2300      	movs	r3, #0
 8001930:	71fb      	strb	r3, [r7, #7]
 8001932:	e00c      	b.n	800194e <VS1003_SetVol+0x4e>
	{
		bass <<= 4;
 8001934:	88bb      	ldrh	r3, [r7, #4]
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	80bb      	strh	r3, [r7, #4]
		bass += vs1003ram[i];
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4a0c      	ldr	r2, [pc, #48]	@ (8001970 <VS1003_SetVol+0x70>)
 800193e:	5cd3      	ldrb	r3, [r2, r3]
 8001940:	461a      	mov	r2, r3
 8001942:	88bb      	ldrh	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	80bb      	strh	r3, [r7, #4]
	for( i = 0; i < 4; i++ )
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	3301      	adds	r3, #1
 800194c:	71fb      	strb	r3, [r7, #7]
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b03      	cmp	r3, #3
 8001952:	d9ef      	bls.n	8001934 <VS1003_SetVol+0x34>
	}
	VS1003_WriteReg(SPI_BASS, bass);
 8001954:	88bb      	ldrh	r3, [r7, #4]
 8001956:	4619      	mov	r1, r3
 8001958:	2002      	movs	r0, #2
 800195a:	f7ff feb3 	bl	80016c4 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_VOL, vol);
 800195e:	887b      	ldrh	r3, [r7, #2]
 8001960:	4619      	mov	r1, r3
 8001962:	200b      	movs	r0, #11
 8001964:	f7ff feae 	bl	80016c4 <VS1003_WriteReg>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000000 	.word	0x20000000

08001974 <VS1003_WriteData>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_WriteData(uint8_t* buf)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	uint8_t count = 32;
 800197c:	2320      	movs	r3, #32
 800197e:	73fb      	strb	r3, [r7, #15]

	MP3_DCS(0);
 8001980:	2200      	movs	r2, #0
 8001982:	2110      	movs	r1, #16
 8001984:	480f      	ldr	r0, [pc, #60]	@ (80019c4 <VS1003_WriteData+0x50>)
 8001986:	f004 fc3b 	bl	8006200 <HAL_GPIO_WritePin>
	while(count--)
 800198a:	e006      	b.n	800199a <VS1003_WriteData+0x26>
	{
		VS1003_SPI_ReadWriteByte(*buf++);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	607a      	str	r2, [r7, #4]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fe7f 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	while(count--)
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	1e5a      	subs	r2, r3, #1
 800199e:	73fa      	strb	r2, [r7, #15]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1f3      	bne.n	800198c <VS1003_WriteData+0x18>
	}
	MP3_DCS(1);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2110      	movs	r1, #16
 80019a8:	4806      	ldr	r0, [pc, #24]	@ (80019c4 <VS1003_WriteData+0x50>)
 80019aa:	f004 fc29 	bl	8006200 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019b4:	4804      	ldr	r0, [pc, #16]	@ (80019c8 <VS1003_WriteData+0x54>)
 80019b6:	f004 fc23 	bl	8006200 <HAL_GPIO_WritePin>
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40020000 	.word	0x40020000
 80019c8:	40020400 	.word	0x40020400

080019cc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019d2:	463b      	mov	r3, r7
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019de:	4b36      	ldr	r3, [pc, #216]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019e0:	4a36      	ldr	r2, [pc, #216]	@ (8001abc <MX_ADC1_Init+0xf0>)
 80019e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019e4:	4b34      	ldr	r3, [pc, #208]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019e6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019ec:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80019f2:	4b31      	ldr	r3, [pc, #196]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019f8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019fe:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a06:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ac0 <MX_ADC1_Init+0xf4>)
 8001a10:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a12:	4b29      	ldr	r3, [pc, #164]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001a18:	4b27      	ldr	r3, [pc, #156]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a1e:	4b26      	ldr	r3, [pc, #152]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001a26:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a2c:	4822      	ldr	r0, [pc, #136]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a2e:	f001 feb5 	bl	800379c <HAL_ADC_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a38:	f001 f818 	bl	8002a6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001a3c:	230a      	movs	r3, #10
 8001a3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a40:	2301      	movs	r3, #1
 8001a42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001a44:	2304      	movs	r3, #4
 8001a46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a48:	463b      	mov	r3, r7
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	481a      	ldr	r0, [pc, #104]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a4e:	f002 f81b 	bl	8003a88 <HAL_ADC_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a58:	f001 f808 	bl	8002a6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001a5c:	230c      	movs	r3, #12
 8001a5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001a60:	2302      	movs	r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a64:	463b      	mov	r3, r7
 8001a66:	4619      	mov	r1, r3
 8001a68:	4813      	ldr	r0, [pc, #76]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a6a:	f002 f80d 	bl	8003a88 <HAL_ADC_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001a74:	f000 fffa 	bl	8002a6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001a78:	230d      	movs	r3, #13
 8001a7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a80:	463b      	mov	r3, r7
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a86:	f001 ffff 	bl	8003a88 <HAL_ADC_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001a90:	f000 ffec 	bl	8002a6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001a94:	2309      	movs	r3, #9
 8001a96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001a98:	2304      	movs	r3, #4
 8001a9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a9c:	463b      	mov	r3, r7
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001aa2:	f001 fff1 	bl	8003a88 <HAL_ADC_ConfigChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001aac:	f000 ffde 	bl	8002a6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000108 	.word	0x20000108
 8001abc:	40012000 	.word	0x40012000
 8001ac0:	0f000001 	.word	0x0f000001

08001ac4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	@ 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a3c      	ldr	r2, [pc, #240]	@ (8001bd4 <HAL_ADC_MspInit+0x110>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d171      	bne.n	8001bca <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	4a3a      	ldr	r2, [pc, #232]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001af6:	4b38      	ldr	r3, [pc, #224]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a33      	ldr	r2, [pc, #204]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b31      	ldr	r3, [pc, #196]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a2c      	ldr	r2, [pc, #176]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001b3a:	230d      	movs	r3, #13
 8001b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4823      	ldr	r0, [pc, #140]	@ (8001bdc <HAL_ADC_MspInit+0x118>)
 8001b4e:	f004 f9a3 	bl	8005e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b52:	2302      	movs	r3, #2
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b56:	2303      	movs	r3, #3
 8001b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	481e      	ldr	r0, [pc, #120]	@ (8001be0 <HAL_ADC_MspInit+0x11c>)
 8001b66:	f004 f997 	bl	8005e98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001be8 <HAL_ADC_MspInit+0x124>)
 8001b6e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b70:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b82:	4b18      	ldr	r3, [pc, #96]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b88:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b8a:	4b16      	ldr	r3, [pc, #88]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b90:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b92:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b98:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b9a:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ba0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ba2:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bae:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bb0:	f002 faec 	bl	800418c <HAL_DMA_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001bba:	f000 ff57 	bl	8002a6c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a08      	ldr	r2, [pc, #32]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bc2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bc4:	4a07      	ldr	r2, [pc, #28]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	@ 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40012000 	.word	0x40012000
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	40020400 	.word	0x40020400
 8001be4:	20000150 	.word	0x20000150
 8001be8:	40026410 	.word	0x40026410

08001bec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001bfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c02:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2105      	movs	r1, #5
 8001c12:	2038      	movs	r0, #56	@ 0x38
 8001c14:	f002 fa90 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c18:	2038      	movs	r0, #56	@ 0x38
 8001c1a:	f002 faa9 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2105      	movs	r1, #5
 8001c22:	203b      	movs	r0, #59	@ 0x3b
 8001c24:	f002 fa88 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001c28:	203b      	movs	r0, #59	@ 0x3b
 8001c2a:	f002 faa1 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2105      	movs	r1, #5
 8001c32:	2045      	movs	r0, #69	@ 0x45
 8001c34:	f002 fa80 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001c38:	2045      	movs	r0, #69	@ 0x45
 8001c3a:	f002 fa99 	bl	8004170 <HAL_NVIC_EnableIRQ>

}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800

08001c4c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of timeMutex */
  timeMutexHandle = osMutexNew(&timeMutex_attributes);
 8001c50:	4835      	ldr	r0, [pc, #212]	@ (8001d28 <MX_FREERTOS_Init+0xdc>)
 8001c52:	f00d fb90 	bl	800f376 <osMutexNew>
 8001c56:	4603      	mov	r3, r0
 8001c58:	4a34      	ldr	r2, [pc, #208]	@ (8001d2c <MX_FREERTOS_Init+0xe0>)
 8001c5a:	6013      	str	r3, [r2, #0]

  /* creation of lcdMutex */
  lcdMutexHandle = osMutexNew(&lcdMutex_attributes);
 8001c5c:	4834      	ldr	r0, [pc, #208]	@ (8001d30 <MX_FREERTOS_Init+0xe4>)
 8001c5e:	f00d fb8a 	bl	800f376 <osMutexNew>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4a33      	ldr	r2, [pc, #204]	@ (8001d34 <MX_FREERTOS_Init+0xe8>)
 8001c66:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of volQueue */
  volQueueHandle = osMessageQueueNew (5, sizeof(uint8_t), &volQueue_attributes);
 8001c68:	4a33      	ldr	r2, [pc, #204]	@ (8001d38 <MX_FREERTOS_Init+0xec>)
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	2005      	movs	r0, #5
 8001c6e:	f00d fdd3 	bl	800f818 <osMessageQueueNew>
 8001c72:	4603      	mov	r3, r0
 8001c74:	4a31      	ldr	r2, [pc, #196]	@ (8001d3c <MX_FREERTOS_Init+0xf0>)
 8001c76:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001c78:	4a31      	ldr	r2, [pc, #196]	@ (8001d40 <MX_FREERTOS_Init+0xf4>)
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	4831      	ldr	r0, [pc, #196]	@ (8001d44 <MX_FREERTOS_Init+0xf8>)
 8001c7e:	f00d f916 	bl	800eeae <osThreadNew>
 8001c82:	4603      	mov	r3, r0
 8001c84:	4a30      	ldr	r2, [pc, #192]	@ (8001d48 <MX_FREERTOS_Init+0xfc>)
 8001c86:	6013      	str	r3, [r2, #0]

  /* creation of TimeTask */
  TimeTaskHandle = osThreadNew(StartTime, NULL, &TimeTask_attributes);
 8001c88:	4a30      	ldr	r2, [pc, #192]	@ (8001d4c <MX_FREERTOS_Init+0x100>)
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4830      	ldr	r0, [pc, #192]	@ (8001d50 <MX_FREERTOS_Init+0x104>)
 8001c8e:	f00d f90e 	bl	800eeae <osThreadNew>
 8001c92:	4603      	mov	r3, r0
 8001c94:	4a2f      	ldr	r2, [pc, #188]	@ (8001d54 <MX_FREERTOS_Init+0x108>)
 8001c96:	6013      	str	r3, [r2, #0]

  /* creation of LEDTask */
  LEDTaskHandle = osThreadNew(StartLED, NULL, &LEDTask_attributes);
 8001c98:	4a2f      	ldr	r2, [pc, #188]	@ (8001d58 <MX_FREERTOS_Init+0x10c>)
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	482f      	ldr	r0, [pc, #188]	@ (8001d5c <MX_FREERTOS_Init+0x110>)
 8001c9e:	f00d f906 	bl	800eeae <osThreadNew>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4a2e      	ldr	r2, [pc, #184]	@ (8001d60 <MX_FREERTOS_Init+0x114>)
 8001ca6:	6013      	str	r3, [r2, #0]

  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(StartLCD, NULL, &LCDTask_attributes);
 8001ca8:	4a2e      	ldr	r2, [pc, #184]	@ (8001d64 <MX_FREERTOS_Init+0x118>)
 8001caa:	2100      	movs	r1, #0
 8001cac:	482e      	ldr	r0, [pc, #184]	@ (8001d68 <MX_FREERTOS_Init+0x11c>)
 8001cae:	f00d f8fe 	bl	800eeae <osThreadNew>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8001d6c <MX_FREERTOS_Init+0x120>)
 8001cb6:	6013      	str	r3, [r2, #0]

  /* creation of UartTask */
  UartTaskHandle = osThreadNew(StartUart, NULL, &UartTask_attributes);
 8001cb8:	4a2d      	ldr	r2, [pc, #180]	@ (8001d70 <MX_FREERTOS_Init+0x124>)
 8001cba:	2100      	movs	r1, #0
 8001cbc:	482d      	ldr	r0, [pc, #180]	@ (8001d74 <MX_FREERTOS_Init+0x128>)
 8001cbe:	f00d f8f6 	bl	800eeae <osThreadNew>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	4a2c      	ldr	r2, [pc, #176]	@ (8001d78 <MX_FREERTOS_Init+0x12c>)
 8001cc6:	6013      	str	r3, [r2, #0]

  /* creation of VS1003Task */
  VS1003TaskHandle = osThreadNew(StartVS1003, NULL, &VS1003Task_attributes);
 8001cc8:	4a2c      	ldr	r2, [pc, #176]	@ (8001d7c <MX_FREERTOS_Init+0x130>)
 8001cca:	2100      	movs	r1, #0
 8001ccc:	482c      	ldr	r0, [pc, #176]	@ (8001d80 <MX_FREERTOS_Init+0x134>)
 8001cce:	f00d f8ee 	bl	800eeae <osThreadNew>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d84 <MX_FREERTOS_Init+0x138>)
 8001cd6:	6013      	str	r3, [r2, #0]

  /* creation of FATFSTask */
  FATFSTaskHandle = osThreadNew(StartFATFS, NULL, &FATFSTask_attributes);
 8001cd8:	4a2b      	ldr	r2, [pc, #172]	@ (8001d88 <MX_FREERTOS_Init+0x13c>)
 8001cda:	2100      	movs	r1, #0
 8001cdc:	482b      	ldr	r0, [pc, #172]	@ (8001d8c <MX_FREERTOS_Init+0x140>)
 8001cde:	f00d f8e6 	bl	800eeae <osThreadNew>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	4a2a      	ldr	r2, [pc, #168]	@ (8001d90 <MX_FREERTOS_Init+0x144>)
 8001ce6:	6013      	str	r3, [r2, #0]

  /* creation of ADC2DMATask */
  ADC2DMATaskHandle = osThreadNew(StartADC2DMA, NULL, &ADC2DMATask_attributes);
 8001ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8001d94 <MX_FREERTOS_Init+0x148>)
 8001cea:	2100      	movs	r1, #0
 8001cec:	482a      	ldr	r0, [pc, #168]	@ (8001d98 <MX_FREERTOS_Init+0x14c>)
 8001cee:	f00d f8de 	bl	800eeae <osThreadNew>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4a29      	ldr	r2, [pc, #164]	@ (8001d9c <MX_FREERTOS_Init+0x150>)
 8001cf6:	6013      	str	r3, [r2, #0]

  /* creation of ButtonTask */
  ButtonTaskHandle = osThreadNew(StartButton, NULL, &ButtonTask_attributes);
 8001cf8:	4a29      	ldr	r2, [pc, #164]	@ (8001da0 <MX_FREERTOS_Init+0x154>)
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	4829      	ldr	r0, [pc, #164]	@ (8001da4 <MX_FREERTOS_Init+0x158>)
 8001cfe:	f00d f8d6 	bl	800eeae <osThreadNew>
 8001d02:	4603      	mov	r3, r0
 8001d04:	4a28      	ldr	r2, [pc, #160]	@ (8001da8 <MX_FREERTOS_Init+0x15c>)
 8001d06:	6013      	str	r3, [r2, #0]

  /* creation of SEG7Task */
  SEG7TaskHandle = osThreadNew(Start7SEG, NULL, &SEG7Task_attributes);
 8001d08:	4a28      	ldr	r2, [pc, #160]	@ (8001dac <MX_FREERTOS_Init+0x160>)
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	4828      	ldr	r0, [pc, #160]	@ (8001db0 <MX_FREERTOS_Init+0x164>)
 8001d0e:	f00d f8ce 	bl	800eeae <osThreadNew>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4a27      	ldr	r2, [pc, #156]	@ (8001db4 <MX_FREERTOS_Init+0x168>)
 8001d16:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of eventFlags */
  eventFlagsHandle = osEventFlagsNew(&eventFlags_attributes);
 8001d18:	4827      	ldr	r0, [pc, #156]	@ (8001db8 <MX_FREERTOS_Init+0x16c>)
 8001d1a:	f00d fa45 	bl	800f1a8 <osEventFlagsNew>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4a26      	ldr	r2, [pc, #152]	@ (8001dbc <MX_FREERTOS_Init+0x170>)
 8001d22:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	08022630 	.word	0x08022630
 8001d2c:	200011e8 	.word	0x200011e8
 8001d30:	08022640 	.word	0x08022640
 8001d34:	200011ec 	.word	0x200011ec
 8001d38:	08022618 	.word	0x08022618
 8001d3c:	200011e4 	.word	0x200011e4
 8001d40:	080224b0 	.word	0x080224b0
 8001d44:	08001dc1 	.word	0x08001dc1
 8001d48:	200011bc 	.word	0x200011bc
 8001d4c:	080224d4 	.word	0x080224d4
 8001d50:	08001df9 	.word	0x08001df9
 8001d54:	200011c0 	.word	0x200011c0
 8001d58:	080224f8 	.word	0x080224f8
 8001d5c:	08001e65 	.word	0x08001e65
 8001d60:	200011c4 	.word	0x200011c4
 8001d64:	0802251c 	.word	0x0802251c
 8001d68:	08001ed1 	.word	0x08001ed1
 8001d6c:	200011c8 	.word	0x200011c8
 8001d70:	08022540 	.word	0x08022540
 8001d74:	08002091 	.word	0x08002091
 8001d78:	200011cc 	.word	0x200011cc
 8001d7c:	08022564 	.word	0x08022564
 8001d80:	080020ed 	.word	0x080020ed
 8001d84:	200011d0 	.word	0x200011d0
 8001d88:	08022588 	.word	0x08022588
 8001d8c:	0800218d 	.word	0x0800218d
 8001d90:	200011d4 	.word	0x200011d4
 8001d94:	080225ac 	.word	0x080225ac
 8001d98:	08002385 	.word	0x08002385
 8001d9c:	200011d8 	.word	0x200011d8
 8001da0:	080225d0 	.word	0x080225d0
 8001da4:	08002445 	.word	0x08002445
 8001da8:	200011dc 	.word	0x200011dc
 8001dac:	080225f4 	.word	0x080225f4
 8001db0:	08002501 	.word	0x08002501
 8001db4:	200011e0 	.word	0x200011e0
 8001db8:	08022650 	.word	0x08022650
 8001dbc:	200011f0 	.word	0x200011f0

08001dc0 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001dc8:	f009 f8bc 	bl	800af44 <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */

	//NTP INIT & GET INTERNET TIME DATA
	udp_ntp_client_init();
 8001dcc:	f001 fab0 	bl	8003330 <udp_ntp_client_init>
//			ethernetif_input(&gnetif);
//		}

		//ON ETH DATA RECEPTION, SEND DATA TO LWIP STACK
		// CHECK & HANDLE LWIP INTERNAL TIMEOUTS (e.g. TCP retransmission, ARP refresh)
		if (osSemaphoreAcquire(RxPktSemaphore, osWaitForever) == osOK) {
 8001dd0:	4b07      	ldr	r3, [pc, #28]	@ (8001df0 <StartDefaultTask+0x30>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f00d fc63 	bl	800f6a4 <osSemaphoreAcquire>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d102      	bne.n	8001dea <StartDefaultTask+0x2a>
			ethernetif_input(&gnetif);
 8001de4:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <StartDefaultTask+0x34>)
 8001de6:	f009 fc39 	bl	800b65c <ethernetif_input>
		}
		sys_check_timeouts();
 8001dea:	f019 f885 	bl	801aef8 <sys_check_timeouts>
		if (osSemaphoreAcquire(RxPktSemaphore, osWaitForever) == osOK) {
 8001dee:	e7ef      	b.n	8001dd0 <StartDefaultTask+0x10>
 8001df0:	2000646c 	.word	0x2000646c
 8001df4:	20001930 	.word	0x20001930

08001df8 <StartTime>:
 * -   ,    time_1sec  
 * -    GPIOC PIN6 
 */
/* USER CODE END Header_StartTime */
void StartTime(void *argument)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTime */

	//TIMER START
	HAL_TIM_Base_Start_IT(&htim7);
 8001e00:	4813      	ldr	r0, [pc, #76]	@ (8001e50 <StartTime+0x58>)
 8001e02:	f006 fda3 	bl	800894c <HAL_TIM_Base_Start_IT>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR TIME FLAGS -> TIME EVENT EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_TIME_BIT,
 8001e06:	4b13      	ldr	r3, [pc, #76]	@ (8001e54 <StartTime+0x5c>)
 8001e08:	6818      	ldr	r0, [r3, #0]
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2101      	movs	r1, #1
 8001e12:	f00d fa4b 	bl	800f2ac <osEventFlagsWait>
 8001e16:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//TIME EVENT -> TIME COUNT INCREASE AND TOGGLE LED
		if (flags & EVENT_TIME_BIT) {				//   (1  )
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f1      	beq.n	8001e06 <StartTime+0xe>
			osMutexAcquire(timeMutexHandle, osWaitForever);	//      
 8001e22:	4b0d      	ldr	r3, [pc, #52]	@ (8001e58 <StartTime+0x60>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f04f 31ff 	mov.w	r1, #4294967295
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f00d fb29 	bl	800f482 <osMutexAcquire>
			time_1sec++;										// 1  
 8001e30:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <StartTime+0x64>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	3301      	adds	r3, #1
 8001e36:	4a09      	ldr	r2, [pc, #36]	@ (8001e5c <StartTime+0x64>)
 8001e38:	6013      	str	r3, [r2, #0]
			osMutexRelease(timeMutexHandle);					//  
 8001e3a:	4b07      	ldr	r3, [pc, #28]	@ (8001e58 <StartTime+0x60>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f00d fb6a 	bl	800f518 <osMutexRelease>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);				//  LED 
 8001e44:	2140      	movs	r1, #64	@ 0x40
 8001e46:	4806      	ldr	r0, [pc, #24]	@ (8001e60 <StartTime+0x68>)
 8001e48:	f004 f9f3 	bl	8006232 <HAL_GPIO_TogglePin>
	for (;;) {
 8001e4c:	e7db      	b.n	8001e06 <StartTime+0xe>
 8001e4e:	bf00      	nop
 8001e50:	200013ec 	.word	0x200013ec
 8001e54:	200011f0 	.word	0x200011f0
 8001e58:	200011e8 	.word	0x200011e8
 8001e5c:	200001b0 	.word	0x200001b0
 8001e60:	40020800 	.word	0x40020800

08001e64 <StartLED>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLED */
void StartLED(void *argument)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLED */

	//LED STATUS INIT
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e72:	4813      	ldr	r0, [pc, #76]	@ (8001ec0 <StartLED+0x5c>)
 8001e74:	f004 f9c4 	bl	8006200 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	2140      	movs	r1, #64	@ 0x40
 8001e7c:	4811      	ldr	r0, [pc, #68]	@ (8001ec4 <StartLED+0x60>)
 8001e7e:	f004 f9bf 	bl	8006200 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, SET);
 8001e82:	2201      	movs	r2, #1
 8001e84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e88:	480d      	ldr	r0, [pc, #52]	@ (8001ec0 <StartLED+0x5c>)
 8001e8a:	f004 f9b9 	bl	8006200 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8001e8e:	2201      	movs	r2, #1
 8001e90:	2101      	movs	r1, #1
 8001e92:	480d      	ldr	r0, [pc, #52]	@ (8001ec8 <StartLED+0x64>)
 8001e94:	f004 f9b4 	bl	8006200 <HAL_GPIO_WritePin>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> LED EVENTS EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LED_BIT,
 8001e98:	4b0c      	ldr	r3, [pc, #48]	@ (8001ecc <StartLED+0x68>)
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	f00d fa02 	bl	800f2ac <osEventFlagsWait>
 8001ea8:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//LED EVENT -> TOGGLE LED
		if (flags & EVENT_LED_BIT) {
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0f1      	beq.n	8001e98 <StartLED+0x34>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001eb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001eb8:	4801      	ldr	r0, [pc, #4]	@ (8001ec0 <StartLED+0x5c>)
 8001eba:	f004 f9ba 	bl	8006232 <HAL_GPIO_TogglePin>
	for (;;) {
 8001ebe:	e7eb      	b.n	8001e98 <StartLED+0x34>
 8001ec0:	40020c00 	.word	0x40020c00
 8001ec4:	40020800 	.word	0x40020800
 8001ec8:	40020400 	.word	0x40020400
 8001ecc:	200011f0 	.word	0x200011f0

08001ed0 <StartLCD>:
 * -   ,   time_1sec  
 * -     LCD 
 */
/* USER CODE END Header_StartLCD */
void StartLCD(void *argument)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	@ 0x28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	//TASK LOCAL VARIABLES
	char LCD_str[20];
	//

	///LCD INIT -> PRINT MP3 PLAYING STATUS
	osMutexAcquire(lcdMutexHandle, osWaitForever);	// LCD  
 8001ed8:	4b64      	ldr	r3, [pc, #400]	@ (800206c <StartLCD+0x19c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f00d face 	bl	800f482 <osMutexAcquire>
	if (is_playing) {
 8001ee6:	4b62      	ldr	r3, [pc, #392]	@ (8002070 <StartLCD+0x1a0>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d01a      	beq.n	8001f26 <StartLCD+0x56>
		sprintf(LCD_str, "       ");
 8001ef0:	f107 030c 	add.w	r3, r7, #12
 8001ef4:	495f      	ldr	r1, [pc, #380]	@ (8002074 <StartLCD+0x1a4>)
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f01c faa2 	bl	801e440 <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	461a      	mov	r2, r3
 8001f02:	2101      	movs	r1, #1
 8001f04:	2009      	movs	r0, #9
 8001f06:	f7ff fa65 	bl	80013d4 <CLCD_Puts>
		sprintf(LCD_str, "playing");
 8001f0a:	f107 030c 	add.w	r3, r7, #12
 8001f0e:	495a      	ldr	r1, [pc, #360]	@ (8002078 <StartLCD+0x1a8>)
 8001f10:	4618      	mov	r0, r3
 8001f12:	f01c fa95 	bl	801e440 <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001f16:	f107 030c 	add.w	r3, r7, #12
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	2009      	movs	r0, #9
 8001f20:	f7ff fa58 	bl	80013d4 <CLCD_Puts>
 8001f24:	e019      	b.n	8001f5a <StartLCD+0x8a>
	}

	else {
		sprintf(LCD_str, "       ");
 8001f26:	f107 030c 	add.w	r3, r7, #12
 8001f2a:	4952      	ldr	r1, [pc, #328]	@ (8002074 <StartLCD+0x1a4>)
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f01c fa87 	bl	801e440 <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001f32:	f107 030c 	add.w	r3, r7, #12
 8001f36:	461a      	mov	r2, r3
 8001f38:	2101      	movs	r1, #1
 8001f3a:	2009      	movs	r0, #9
 8001f3c:	f7ff fa4a 	bl	80013d4 <CLCD_Puts>
		sprintf(LCD_str, "paused");
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	494d      	ldr	r1, [pc, #308]	@ (800207c <StartLCD+0x1ac>)
 8001f46:	4618      	mov	r0, r3
 8001f48:	f01c fa7a 	bl	801e440 <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	461a      	mov	r2, r3
 8001f52:	2101      	movs	r1, #1
 8001f54:	2009      	movs	r0, #9
 8001f56:	f7ff fa3d 	bl	80013d4 <CLCD_Puts>
	}
	osMutexRelease(lcdMutexHandle);  // LCD  
 8001f5a:	4b44      	ldr	r3, [pc, #272]	@ (800206c <StartLCD+0x19c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f00d fada 	bl	800f518 <osMutexRelease>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> LCD, BTN EVENTS EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle,
 8001f64:	4b46      	ldr	r3, [pc, #280]	@ (8002080 <StartLCD+0x1b0>)
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2144      	movs	r1, #68	@ 0x44
 8001f70:	f00d f99c 	bl	800f2ac <osEventFlagsWait>
 8001f74:	6278      	str	r0, [r7, #36]	@ 0x24
		EVENT_LCD_BIT | EVENT_BTN_BIT,
		osFlagsWaitAny, osWaitForever);
		//

		//LCD EVENT -> GET TIME FROM TIMER AND PRINT AT LCD
		if (flags & EVENT_LCD_BIT) {
 8001f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f78:	f003 0304 	and.w	r3, r3, #4
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d028      	beq.n	8001fd2 <StartLCD+0x102>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever); // TIME  
 8001f80:	4b40      	ldr	r3, [pc, #256]	@ (8002084 <StartLCD+0x1b4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f04f 31ff 	mov.w	r1, #4294967295
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f00d fa7a 	bl	800f482 <osMutexAcquire>
			local_time = time_1sec;
 8001f8e:	4b3e      	ldr	r3, [pc, #248]	@ (8002088 <StartLCD+0x1b8>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	623b      	str	r3, [r7, #32]
			osMutexRelease(timeMutexHandle);	// TIME  
 8001f94:	4b3b      	ldr	r3, [pc, #236]	@ (8002084 <StartLCD+0x1b4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f00d fabd 	bl	800f518 <osMutexRelease>

			osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 8001f9e:	4b33      	ldr	r3, [pc, #204]	@ (800206c <StartLCD+0x19c>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f00d fa6b 	bl	800f482 <osMutexAcquire>
			sprintf(LCD_str, "%d", local_time);
 8001fac:	f107 030c 	add.w	r3, r7, #12
 8001fb0:	6a3a      	ldr	r2, [r7, #32]
 8001fb2:	4936      	ldr	r1, [pc, #216]	@ (800208c <StartLCD+0x1bc>)
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f01c fa43 	bl	801e440 <siprintf>
			CLCD_Puts(0, 0, (unsigned char*) LCD_str);
 8001fba:	f107 030c 	add.w	r3, r7, #12
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	f7ff fa06 	bl	80013d4 <CLCD_Puts>
			osMutexRelease(lcdMutexHandle);  // LCD  
 8001fc8:	4b28      	ldr	r3, [pc, #160]	@ (800206c <StartLCD+0x19c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f00d faa3 	bl	800f518 <osMutexRelease>
		}
		//

		//BTN EVENT -> GET PLAYING STATUS AND PRINT AT LCD
		if (flags & EVENT_BTN_BIT) {
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0c3      	beq.n	8001f64 <StartLCD+0x94>
			osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 8001fdc:	4b23      	ldr	r3, [pc, #140]	@ (800206c <StartLCD+0x19c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f00d fa4c 	bl	800f482 <osMutexAcquire>
			if (is_playing) {
 8001fea:	4b21      	ldr	r3, [pc, #132]	@ (8002070 <StartLCD+0x1a0>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d01a      	beq.n	800202a <StartLCD+0x15a>
				sprintf(LCD_str, "       ");
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	491e      	ldr	r1, [pc, #120]	@ (8002074 <StartLCD+0x1a4>)
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f01c fa20 	bl	801e440 <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	461a      	mov	r2, r3
 8002006:	2101      	movs	r1, #1
 8002008:	2009      	movs	r0, #9
 800200a:	f7ff f9e3 	bl	80013d4 <CLCD_Puts>
				sprintf(LCD_str, "playing");
 800200e:	f107 030c 	add.w	r3, r7, #12
 8002012:	4919      	ldr	r1, [pc, #100]	@ (8002078 <StartLCD+0x1a8>)
 8002014:	4618      	mov	r0, r3
 8002016:	f01c fa13 	bl	801e440 <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 800201a:	f107 030c 	add.w	r3, r7, #12
 800201e:	461a      	mov	r2, r3
 8002020:	2101      	movs	r1, #1
 8002022:	2009      	movs	r0, #9
 8002024:	f7ff f9d6 	bl	80013d4 <CLCD_Puts>
 8002028:	e019      	b.n	800205e <StartLCD+0x18e>
			}

			else {
				sprintf(LCD_str, "       ");
 800202a:	f107 030c 	add.w	r3, r7, #12
 800202e:	4911      	ldr	r1, [pc, #68]	@ (8002074 <StartLCD+0x1a4>)
 8002030:	4618      	mov	r0, r3
 8002032:	f01c fa05 	bl	801e440 <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	461a      	mov	r2, r3
 800203c:	2101      	movs	r1, #1
 800203e:	2009      	movs	r0, #9
 8002040:	f7ff f9c8 	bl	80013d4 <CLCD_Puts>
				sprintf(LCD_str, "paused");
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	490c      	ldr	r1, [pc, #48]	@ (800207c <StartLCD+0x1ac>)
 800204a:	4618      	mov	r0, r3
 800204c:	f01c f9f8 	bl	801e440 <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8002050:	f107 030c 	add.w	r3, r7, #12
 8002054:	461a      	mov	r2, r3
 8002056:	2101      	movs	r1, #1
 8002058:	2009      	movs	r0, #9
 800205a:	f7ff f9bb 	bl	80013d4 <CLCD_Puts>
			}
			osMutexRelease(lcdMutexHandle);  // LCD  
 800205e:	4b03      	ldr	r3, [pc, #12]	@ (800206c <StartLCD+0x19c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f00d fa58 	bl	800f518 <osMutexRelease>
	for (;;) {
 8002068:	e77c      	b.n	8001f64 <StartLCD+0x94>
 800206a:	bf00      	nop
 800206c:	200011ec 	.word	0x200011ec
 8002070:	20000005 	.word	0x20000005
 8002074:	0801f8bc 	.word	0x0801f8bc
 8002078:	0801f8c4 	.word	0x0801f8c4
 800207c:	0801f8cc 	.word	0x0801f8cc
 8002080:	200011f0 	.word	0x200011f0
 8002084:	200011e8 	.word	0x200011e8
 8002088:	200001b0 	.word	0x200001b0
 800208c:	0801f8d4 	.word	0x0801f8d4

08002090 <StartUart>:
 * -   ,     (time_1sec) 
 * -    UART 
 */
/* USER CODE END Header_StartUart */
void StartUart(void *argument)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUart */
	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> UART EVENT EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_UART_BIT,
 8002098:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <StartUart+0x4c>)
 800209a:	6818      	ldr	r0, [r3, #0]
 800209c:	f04f 33ff 	mov.w	r3, #4294967295
 80020a0:	2200      	movs	r2, #0
 80020a2:	2108      	movs	r1, #8
 80020a4:	f00d f902 	bl	800f2ac <osEventFlagsWait>
 80020a8:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//UART EVENT -> GET TIME FROM TIMER AND SEND USING UART
		if (flags & EVENT_UART_BIT) {
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d0f1      	beq.n	8002098 <StartUart+0x8>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever);	// TIME  
 80020b4:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <StartUart+0x50>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f04f 31ff 	mov.w	r1, #4294967295
 80020bc:	4618      	mov	r0, r3
 80020be:	f00d f9e0 	bl	800f482 <osMutexAcquire>
			local_time = time_1sec;
 80020c2:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <StartUart+0x54>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);				// TIME  
 80020c8:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <StartUart+0x50>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f00d fa23 	bl	800f518 <osMutexRelease>
			printf("%d\n", local_time);
 80020d2:	68b9      	ldr	r1, [r7, #8]
 80020d4:	4804      	ldr	r0, [pc, #16]	@ (80020e8 <StartUart+0x58>)
 80020d6:	f01c f943 	bl	801e360 <iprintf>
	for (;;) {
 80020da:	e7dd      	b.n	8002098 <StartUart+0x8>
 80020dc:	200011f0 	.word	0x200011f0
 80020e0:	200011e8 	.word	0x200011e8
 80020e4:	200001b0 	.word	0x200001b0
 80020e8:	0801f8d8 	.word	0x0801f8d8

080020ec <StartVS1003>:
 * - MP3    , DREQ  HIGH MP3    VS1003 
 * - DREQ LOW  
 */
/* USER CODE END Header_StartVS1003 */
void StartVS1003(void *argument)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
	//TASK LOCAL VARIABLES
	uint8_t vol;
	//

	//INIT VS1003
	VS1003_Init();
 80020f4:	f7ff fa00 	bl	80014f8 <VS1003_Init>
	VS1003_SoftReset();
 80020f8:	f7ff fb7c 	bl	80017f4 <VS1003_SoftReset>
	VS1003_SetVol();
 80020fc:	f7ff fc00 	bl	8001900 <VS1003_SetVol>
	//

	for (;;) {

		// Wait until any other task signals (BTN, FATFS)
		osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002100:	f04f 32ff 	mov.w	r2, #4294967295
 8002104:	2100      	movs	r1, #0
 8002106:	2001      	movs	r0, #1
 8002108:	f00c ffb2 	bl	800f070 <osThreadFlagsWait>
		//

		// CHECK IF VOLUME MESSAGE IS AVAILABLE
		if (osMessageQueueGet(volQueueHandle, &vol, NULL, 0) == osOK) {
 800210c:	4b18      	ldr	r3, [pc, #96]	@ (8002170 <StartVS1003+0x84>)
 800210e:	6818      	ldr	r0, [r3, #0]
 8002110:	f107 010f 	add.w	r1, r7, #15
 8002114:	2300      	movs	r3, #0
 8002116:	2200      	movs	r2, #0
 8002118:	f00d fc52 	bl	800f9c0 <osMessageQueueGet>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d11f      	bne.n	8002162 <StartVS1003+0x76>
			vs1003ram[4] = vol;
 8002122:	7bfa      	ldrb	r2, [r7, #15]
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <StartVS1003+0x88>)
 8002126:	711a      	strb	r2, [r3, #4]
			VS1003_SetVol();
 8002128:	f7ff fbea 	bl	8001900 <VS1003_SetVol>
		}
		//

		// SEND MP3 DATA TO VS1003 IF IS PLAYING STATUS
		while (is_playing) {
 800212c:	e019      	b.n	8002162 <StartVS1003+0x76>
			// IF ENOUGH DATA AND DREQ IS HIGH, SEND 32 BYTES
			if (mp3_buf_len - mp3_buf_index >= MP3_CHUNK_SIZE
 800212e:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <StartVS1003+0x8c>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	4b12      	ldr	r3, [pc, #72]	@ (800217c <StartVS1003+0x90>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b1f      	cmp	r3, #31
 800213a:	d9e1      	bls.n	8002100 <StartVS1003+0x14>
					&& MP3_DREQ == 1) {
 800213c:	2180      	movs	r1, #128	@ 0x80
 800213e:	4810      	ldr	r0, [pc, #64]	@ (8002180 <StartVS1003+0x94>)
 8002140:	f004 f846 	bl	80061d0 <HAL_GPIO_ReadPin>
 8002144:	4603      	mov	r3, r0
 8002146:	2b01      	cmp	r3, #1
 8002148:	d1da      	bne.n	8002100 <StartVS1003+0x14>
				VS1003_WriteData(&mp3_buf[mp3_buf_index]);
 800214a:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <StartVS1003+0x90>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a0d      	ldr	r2, [pc, #52]	@ (8002184 <StartVS1003+0x98>)
 8002150:	4413      	add	r3, r2
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff fc0e 	bl	8001974 <VS1003_WriteData>
				mp3_buf_index += MP3_CHUNK_SIZE;
 8002158:	4b08      	ldr	r3, [pc, #32]	@ (800217c <StartVS1003+0x90>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	3320      	adds	r3, #32
 800215e:	4a07      	ldr	r2, [pc, #28]	@ (800217c <StartVS1003+0x90>)
 8002160:	6013      	str	r3, [r2, #0]
		while (is_playing) {
 8002162:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <StartVS1003+0x9c>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1e0      	bne.n	800212e <StartVS1003+0x42>
		osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 800216c:	e7c8      	b.n	8002100 <StartVS1003+0x14>
 800216e:	bf00      	nop
 8002170:	200011e4 	.word	0x200011e4
 8002174:	20000000 	.word	0x20000000
 8002178:	200011b4 	.word	0x200011b4
 800217c:	200011b8 	.word	0x200011b8
 8002180:	40020800 	.word	0x40020800
 8002184:	200001b4 	.word	0x200001b4
 8002188:	20000005 	.word	0x20000005

0800218c <StartFATFS>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFATFS */
void StartFATFS(void *argument)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	@ 0x28
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFATFS */

	//TASK LOCAL VARIABLES
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002194:	4b6e      	ldr	r3, [pc, #440]	@ (8002350 <StartFATFS+0x1c4>)
 8002196:	2200      	movs	r2, #0
 8002198:	611a      	str	r2, [r3, #16]
	char FATFS_str[20];
	const char *filename = "0:/1.mp3";
 800219a:	4b6e      	ldr	r3, [pc, #440]	@ (8002354 <StartFATFS+0x1c8>)
 800219c:	627b      	str	r3, [r7, #36]	@ 0x24
	//

	// MOUNT SD CARD
	if ((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK) {	// Mount OK
 800219e:	2201      	movs	r2, #1
 80021a0:	496d      	ldr	r1, [pc, #436]	@ (8002358 <StartFATFS+0x1cc>)
 80021a2:	486e      	ldr	r0, [pc, #440]	@ (800235c <StartFATFS+0x1d0>)
 80021a4:	f00b fd74 	bl	800dc90 <f_mount>
 80021a8:	4603      	mov	r3, r0
 80021aa:	461a      	mov	r2, r3
 80021ac:	4b6c      	ldr	r3, [pc, #432]	@ (8002360 <StartFATFS+0x1d4>)
 80021ae:	701a      	strb	r2, [r3, #0]
 80021b0:	4b6b      	ldr	r3, [pc, #428]	@ (8002360 <StartFATFS+0x1d4>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d01e      	beq.n	80021f6 <StartFATFS+0x6a>
	}

	else {	// Mount failed, show error and exit task
		osMutexAcquire(lcdMutexHandle, osWaitForever);
 80021b8:	4b6a      	ldr	r3, [pc, #424]	@ (8002364 <StartFATFS+0x1d8>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f04f 31ff 	mov.w	r1, #4294967295
 80021c0:	4618      	mov	r0, r3
 80021c2:	f00d f95e 	bl	800f482 <osMutexAcquire>
		sprintf(FATFS_str, "mount error %d", retSD);
 80021c6:	4b66      	ldr	r3, [pc, #408]	@ (8002360 <StartFATFS+0x1d4>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	f107 0310 	add.w	r3, r7, #16
 80021d0:	4965      	ldr	r1, [pc, #404]	@ (8002368 <StartFATFS+0x1dc>)
 80021d2:	4618      	mov	r0, r3
 80021d4:	f01c f934 	bl	801e440 <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) FATFS_str);
 80021d8:	f107 0310 	add.w	r3, r7, #16
 80021dc:	461a      	mov	r2, r3
 80021de:	2101      	movs	r1, #1
 80021e0:	2000      	movs	r0, #0
 80021e2:	f7ff f8f7 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);
 80021e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002364 <StartFATFS+0x1d8>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f00d f994 	bl	800f518 <osMutexRelease>
		vTaskDelete(NULL);
 80021f0:	2000      	movs	r0, #0
 80021f2:	f00f f9c3 	bl	801157c <vTaskDelete>
	}
	//

	// OPEN MP3 FILE
	if ((retSD = f_open(&SDFile, filename, FA_READ)) == FR_OK) {
 80021f6:	2201      	movs	r2, #1
 80021f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021fa:	485c      	ldr	r0, [pc, #368]	@ (800236c <StartFATFS+0x1e0>)
 80021fc:	f00b fdac 	bl	800dd58 <f_open>
 8002200:	4603      	mov	r3, r0
 8002202:	461a      	mov	r2, r3
 8002204:	4b56      	ldr	r3, [pc, #344]	@ (8002360 <StartFATFS+0x1d4>)
 8002206:	701a      	strb	r2, [r3, #0]
 8002208:	4b55      	ldr	r3, [pc, #340]	@ (8002360 <StartFATFS+0x1d4>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d111      	bne.n	8002234 <StartFATFS+0xa8>
		osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 8002210:	4b54      	ldr	r3, [pc, #336]	@ (8002364 <StartFATFS+0x1d8>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f04f 31ff 	mov.w	r1, #4294967295
 8002218:	4618      	mov	r0, r3
 800221a:	f00d f932 	bl	800f482 <osMutexAcquire>
		CLCD_Puts(0, 1, (unsigned char*) filename);
 800221e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002220:	2101      	movs	r1, #1
 8002222:	2000      	movs	r0, #0
 8002224:	f7ff f8d6 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);  // LCD  
 8002228:	4b4e      	ldr	r3, [pc, #312]	@ (8002364 <StartFATFS+0x1d8>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f00d f973 	bl	800f518 <osMutexRelease>
 8002232:	e01e      	b.n	8002272 <StartFATFS+0xe6>
	}

	else {	// File open error
		osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 8002234:	4b4b      	ldr	r3, [pc, #300]	@ (8002364 <StartFATFS+0x1d8>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f04f 31ff 	mov.w	r1, #4294967295
 800223c:	4618      	mov	r0, r3
 800223e:	f00d f920 	bl	800f482 <osMutexAcquire>
		sprintf(FATFS_str, "open error %d", retSD);
 8002242:	4b47      	ldr	r3, [pc, #284]	@ (8002360 <StartFATFS+0x1d4>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	f107 0310 	add.w	r3, r7, #16
 800224c:	4948      	ldr	r1, [pc, #288]	@ (8002370 <StartFATFS+0x1e4>)
 800224e:	4618      	mov	r0, r3
 8002250:	f01c f8f6 	bl	801e440 <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) FATFS_str);
 8002254:	f107 0310 	add.w	r3, r7, #16
 8002258:	461a      	mov	r2, r3
 800225a:	2101      	movs	r1, #1
 800225c:	2000      	movs	r0, #0
 800225e:	f7ff f8b9 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);  // LCD  
 8002262:	4b40      	ldr	r3, [pc, #256]	@ (8002364 <StartFATFS+0x1d8>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f00d f956 	bl	800f518 <osMutexRelease>
		vTaskDelete(NULL);
 800226c:	2000      	movs	r0, #0
 800226e:	f00f f985 	bl	801157c <vTaskDelete>
	}
	//

	// RESET MP3 BUFFER
	mp3_buf_len = 0;
 8002272:	4b40      	ldr	r3, [pc, #256]	@ (8002374 <StartFATFS+0x1e8>)
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
	mp3_buf_index = 0;
 8002278:	4b3f      	ldr	r3, [pc, #252]	@ (8002378 <StartFATFS+0x1ec>)
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
	//

	/* Infinite loop */
	for (;;) {

		if (mp3_buf_len - mp3_buf_index < 512) {	// IF BUFFER LOW, READ MORE FROM FILE
 800227e:	4b3d      	ldr	r3, [pc, #244]	@ (8002374 <StartFATFS+0x1e8>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	4b3d      	ldr	r3, [pc, #244]	@ (8002378 <StartFATFS+0x1ec>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800228c:	d25c      	bcs.n	8002348 <StartFATFS+0x1bc>
			UINT br;

			// SHIFT REMAINING DATA TO FRONT
			if (mp3_buf_index > 0 && mp3_buf_len > mp3_buf_index) {
 800228e:	4b3a      	ldr	r3, [pc, #232]	@ (8002378 <StartFATFS+0x1ec>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d01d      	beq.n	80022d2 <StartFATFS+0x146>
 8002296:	4b37      	ldr	r3, [pc, #220]	@ (8002374 <StartFATFS+0x1e8>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	4b37      	ldr	r3, [pc, #220]	@ (8002378 <StartFATFS+0x1ec>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d917      	bls.n	80022d2 <StartFATFS+0x146>
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 80022a2:	4b35      	ldr	r3, [pc, #212]	@ (8002378 <StartFATFS+0x1ec>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a35      	ldr	r2, [pc, #212]	@ (800237c <StartFATFS+0x1f0>)
 80022a8:	1899      	adds	r1, r3, r2
 80022aa:	4b32      	ldr	r3, [pc, #200]	@ (8002374 <StartFATFS+0x1e8>)
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	4b32      	ldr	r3, [pc, #200]	@ (8002378 <StartFATFS+0x1ec>)
 80022b0:	681b      	ldr	r3, [r3, #0]
						mp3_buf_len - mp3_buf_index);
 80022b2:	1ad3      	subs	r3, r2, r3
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 80022b4:	461a      	mov	r2, r3
 80022b6:	4831      	ldr	r0, [pc, #196]	@ (800237c <StartFATFS+0x1f0>)
 80022b8:	f01c f9cc 	bl	801e654 <memmove>
				mp3_buf_len = mp3_buf_len - mp3_buf_index;
 80022bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002374 <StartFATFS+0x1e8>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002378 <StartFATFS+0x1ec>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	4a2b      	ldr	r2, [pc, #172]	@ (8002374 <StartFATFS+0x1e8>)
 80022c8:	6013      	str	r3, [r2, #0]
				mp3_buf_index = 0;
 80022ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002378 <StartFATFS+0x1ec>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	e00b      	b.n	80022ea <StartFATFS+0x15e>
			}

			else if (mp3_buf_index >= mp3_buf_len) {
 80022d2:	4b29      	ldr	r3, [pc, #164]	@ (8002378 <StartFATFS+0x1ec>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	4b27      	ldr	r3, [pc, #156]	@ (8002374 <StartFATFS+0x1e8>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d305      	bcc.n	80022ea <StartFATFS+0x15e>
				mp3_buf_len = 0;
 80022de:	4b25      	ldr	r3, [pc, #148]	@ (8002374 <StartFATFS+0x1e8>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
				mp3_buf_index = 0;
 80022e4:	4b24      	ldr	r3, [pc, #144]	@ (8002378 <StartFATFS+0x1ec>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
			}
			//

			// READ FROM FILE
			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 80022ea:	4b22      	ldr	r3, [pc, #136]	@ (8002374 <StartFATFS+0x1e8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a23      	ldr	r2, [pc, #140]	@ (800237c <StartFATFS+0x1f0>)
 80022f0:	1899      	adds	r1, r3, r2
 80022f2:	4b20      	ldr	r3, [pc, #128]	@ (8002374 <StartFATFS+0x1e8>)
 80022f4:	681b      	ldr	r3, [r3, #0]
			MP3_BUF_SIZE - mp3_buf_len, &br);
 80022f6:	f5c3 5280 	rsb	r2, r3, #4096	@ 0x1000
			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 80022fa:	f107 030c 	add.w	r3, r7, #12
 80022fe:	481b      	ldr	r0, [pc, #108]	@ (800236c <StartFATFS+0x1e0>)
 8002300:	f00b ffe5 	bl	800e2ce <f_read>
 8002304:	4603      	mov	r3, r0
 8002306:	461a      	mov	r2, r3
 8002308:	4b15      	ldr	r3, [pc, #84]	@ (8002360 <StartFATFS+0x1d4>)
 800230a:	701a      	strb	r2, [r3, #0]
			if (retSD != FR_OK || br == 0) {	// END OF FILE OR ERROR  RESTARTS
 800230c:	4b14      	ldr	r3, [pc, #80]	@ (8002360 <StartFATFS+0x1d4>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d102      	bne.n	800231a <StartFATFS+0x18e>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10a      	bne.n	8002330 <StartFATFS+0x1a4>
				f_lseek(&SDFile, 0);
 800231a:	2100      	movs	r1, #0
 800231c:	4813      	ldr	r0, [pc, #76]	@ (800236c <StartFATFS+0x1e0>)
 800231e:	f00c f944 	bl	800e5aa <f_lseek>
				mp3_buf_len = 0;
 8002322:	4b14      	ldr	r3, [pc, #80]	@ (8002374 <StartFATFS+0x1e8>)
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
				mp3_buf_index = 0;
 8002328:	4b13      	ldr	r3, [pc, #76]	@ (8002378 <StartFATFS+0x1ec>)
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	e7a6      	b.n	800227e <StartFATFS+0xf2>
				continue;
			}
			mp3_buf_len += br;
 8002330:	4b10      	ldr	r3, [pc, #64]	@ (8002374 <StartFATFS+0x1e8>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4413      	add	r3, r2
 8002338:	4a0e      	ldr	r2, [pc, #56]	@ (8002374 <StartFATFS+0x1e8>)
 800233a:	6013      	str	r3, [r2, #0]
			//

			// NOTIFY VS1003 TASK TO PLAY DATA
			osThreadFlagsSet(VS1003TaskHandle, 1);
 800233c:	4b10      	ldr	r3, [pc, #64]	@ (8002380 <StartFATFS+0x1f4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2101      	movs	r1, #1
 8002342:	4618      	mov	r0, r3
 8002344:	f00c fe46 	bl	800efd4 <osThreadFlagsSet>
			//
		}

		// CHECK EVERY 10MS
		osDelay(10);
 8002348:	200a      	movs	r0, #10
 800234a:	f00c ff12 	bl	800f172 <osDelay>
		if (mp3_buf_len - mp3_buf_index < 512) {	// IF BUFFER LOW, READ MORE FROM FILE
 800234e:	e796      	b.n	800227e <StartFATFS+0xf2>
 8002350:	20001204 	.word	0x20001204
 8002354:	0801f8dc 	.word	0x0801f8dc
 8002358:	200014c0 	.word	0x200014c0
 800235c:	200014c4 	.word	0x200014c4
 8002360:	200014bc 	.word	0x200014bc
 8002364:	200011ec 	.word	0x200011ec
 8002368:	0801f8e8 	.word	0x0801f8e8
 800236c:	200016fc 	.word	0x200016fc
 8002370:	0801f8f8 	.word	0x0801f8f8
 8002374:	200011b4 	.word	0x200011b4
 8002378:	200011b8 	.word	0x200011b8
 800237c:	200001b4 	.word	0x200001b4
 8002380:	200011d0 	.word	0x200011d0

08002384 <StartADC2DMA>:
 * - ADC   LCD 
 * - : 100ms
 */
/* USER CODE END Header_StartADC2DMA */
void StartADC2DMA(void *argument)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	@ 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADC2DMA */

	//TASK LOCAL VARIABLES
	char ADC_str[20];
	uint8_t last_scaled = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Infinite loop */
	for (;;) {

		//CONVERT ADC TO VOLUME (SCALED)
		scaled = 255 - (adcval[0] * 255) / 4100;
 8002392:	4b26      	ldr	r3, [pc, #152]	@ (800242c <StartADC2DMA+0xa8>)
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	4613      	mov	r3, r2
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	1a9b      	subs	r3, r3, r2
 800239e:	4a24      	ldr	r2, [pc, #144]	@ (8002430 <StartADC2DMA+0xac>)
 80023a0:	fb82 1203 	smull	r1, r2, r2, r3
 80023a4:	12d2      	asrs	r2, r2, #11
 80023a6:	17db      	asrs	r3, r3, #31
 80023a8:	1a9b      	subs	r3, r3, r2
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	3b01      	subs	r3, #1
 80023ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		scaled_10 = (scaled / 10) * 10;
 80023b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80023b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002434 <StartADC2DMA+0xb0>)
 80023b8:	fba2 2303 	umull	r2, r3, r2, r3
 80023bc:	08db      	lsrs	r3, r3, #3
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	461a      	mov	r2, r3
 80023c2:	0092      	lsls	r2, r2, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	73fb      	strb	r3, [r7, #15]
		//

		//IF VALUE CHANGED, SEND TO QUEUE(CHANGING VOLUME AT VS1003Task)
		if (scaled_10 != last_scaled) {
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d00a      	beq.n	80023ec <StartADC2DMA+0x68>
			last_scaled = scaled_10;
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			osMessageQueuePut(volQueueHandle, &scaled_10, 0, 0);
 80023dc:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <StartADC2DMA+0xb4>)
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	f107 010f 	add.w	r1, r7, #15
 80023e4:	2300      	movs	r3, #0
 80023e6:	2200      	movs	r2, #0
 80023e8:	f00d fa8a 	bl	800f900 <osMessageQueuePut>
		}
		//

		//UPDATE LCD
		osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 80023ec:	4b13      	ldr	r3, [pc, #76]	@ (800243c <StartADC2DMA+0xb8>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f04f 31ff 	mov.w	r1, #4294967295
 80023f4:	4618      	mov	r0, r3
 80023f6:	f00d f844 	bl	800f482 <osMutexAcquire>
		sprintf(ADC_str, "%4d %4d", scaled_10, adcval[1]);
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
 80023fc:	461a      	mov	r2, r3
 80023fe:	4b0b      	ldr	r3, [pc, #44]	@ (800242c <StartADC2DMA+0xa8>)
 8002400:	885b      	ldrh	r3, [r3, #2]
 8002402:	f107 0010 	add.w	r0, r7, #16
 8002406:	490e      	ldr	r1, [pc, #56]	@ (8002440 <StartADC2DMA+0xbc>)
 8002408:	f01c f81a 	bl	801e440 <siprintf>
		CLCD_Puts(6, 0, (unsigned char*) ADC_str);
 800240c:	f107 0310 	add.w	r3, r7, #16
 8002410:	461a      	mov	r2, r3
 8002412:	2100      	movs	r1, #0
 8002414:	2006      	movs	r0, #6
 8002416:	f7fe ffdd 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);  // LCD  
 800241a:	4b08      	ldr	r3, [pc, #32]	@ (800243c <StartADC2DMA+0xb8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f00d f87a 	bl	800f518 <osMutexRelease>
		//

		//EVERY 100MS
		osDelay(100);
 8002424:	2064      	movs	r0, #100	@ 0x64
 8002426:	f00c fea4 	bl	800f172 <osDelay>
		scaled = 255 - (adcval[0] * 255) / 4100;
 800242a:	e7b2      	b.n	8002392 <StartADC2DMA+0xe>
 800242c:	200011f8 	.word	0x200011f8
 8002430:	7fe007ff 	.word	0x7fe007ff
 8002434:	cccccccd 	.word	0xcccccccd
 8002438:	200011e4 	.word	0x200011e4
 800243c:	200011ec 	.word	0x200011ec
 8002440:	0801f908 	.word	0x0801f908

08002444 <StartButton>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartButton */
void StartButton(void *argument)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> BTN EVENTS EVERY PUSH & RELEASE
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_BTN_BIT,
 800244c:	4b25      	ldr	r3, [pc, #148]	@ (80024e4 <StartButton+0xa0>)
 800244e:	6818      	ldr	r0, [r3, #0]
 8002450:	f04f 33ff 	mov.w	r3, #4294967295
 8002454:	2200      	movs	r2, #0
 8002456:	2140      	movs	r1, #64	@ 0x40
 8002458:	f00c ff28 	bl	800f2ac <osEventFlagsWait>
 800245c:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//BTN EVENT -> CHANGING PLAYING STATUS & TOGGLE LED
		if (flags & EVENT_BTN_BIT) {
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0f1      	beq.n	800244c <StartButton+0x8>
			GPIO_PinState pin = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);
 8002468:	2108      	movs	r1, #8
 800246a:	481f      	ldr	r0, [pc, #124]	@ (80024e8 <StartButton+0xa4>)
 800246c:	f003 feb0 	bl	80061d0 <HAL_GPIO_ReadPin>
 8002470:	4603      	mov	r3, r0
 8002472:	72fb      	strb	r3, [r7, #11]
			if (pin == GPIO_PIN_SET && sw1_is_pressed == false) {	// PUSH BTN
 8002474:	7afb      	ldrb	r3, [r7, #11]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d125      	bne.n	80024c6 <StartButton+0x82>
 800247a:	4b1c      	ldr	r3, [pc, #112]	@ (80024ec <StartButton+0xa8>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	f083 0301 	eor.w	r3, r3, #1
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01e      	beq.n	80024c6 <StartButton+0x82>
				sw1_is_pressed = true;		// SW DEBOUNCING
 8002488:	4b18      	ldr	r3, [pc, #96]	@ (80024ec <StartButton+0xa8>)
 800248a:	2201      	movs	r2, #1
 800248c:	701a      	strb	r2, [r3, #0]
				is_playing = !is_playing;
 800248e:	4b18      	ldr	r3, [pc, #96]	@ (80024f0 <StartButton+0xac>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b00      	cmp	r3, #0
 8002496:	bf14      	ite	ne
 8002498:	2301      	movne	r3, #1
 800249a:	2300      	moveq	r3, #0
 800249c:	b2db      	uxtb	r3, r3
 800249e:	f083 0301 	eor.w	r3, r3, #1
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <StartButton+0xac>)
 80024ac:	701a      	strb	r2, [r3, #0]
				osThreadFlagsSet(VS1003TaskHandle, 1);	// WAKE UP VS1003Task
 80024ae:	4b11      	ldr	r3, [pc, #68]	@ (80024f4 <StartButton+0xb0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2101      	movs	r1, #1
 80024b4:	4618      	mov	r0, r3
 80024b6:	f00c fd8d 	bl	800efd4 <osThreadFlagsSet>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80024ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024be:	480e      	ldr	r0, [pc, #56]	@ (80024f8 <StartButton+0xb4>)
 80024c0:	f003 feb7 	bl	8006232 <HAL_GPIO_TogglePin>
 80024c4:	e00d      	b.n	80024e2 <StartButton+0x9e>
			}

			else if (pin == GPIO_PIN_RESET && sw1_is_pressed == true) {	// RELEASE BTN
 80024c6:	7afb      	ldrb	r3, [r7, #11]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1bf      	bne.n	800244c <StartButton+0x8>
 80024cc:	4b07      	ldr	r3, [pc, #28]	@ (80024ec <StartButton+0xa8>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0bb      	beq.n	800244c <StartButton+0x8>
				sw1_is_pressed = false;		// SW DEBOUNCING
 80024d4:	4b05      	ldr	r3, [pc, #20]	@ (80024ec <StartButton+0xa8>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80024da:	2101      	movs	r1, #1
 80024dc:	4807      	ldr	r0, [pc, #28]	@ (80024fc <StartButton+0xb8>)
 80024de:	f003 fea8 	bl	8006232 <HAL_GPIO_TogglePin>
	for (;;) {
 80024e2:	e7b3      	b.n	800244c <StartButton+0x8>
 80024e4:	200011f0 	.word	0x200011f0
 80024e8:	40021000 	.word	0x40021000
 80024ec:	200011f4 	.word	0x200011f4
 80024f0:	20000005 	.word	0x20000005
 80024f4:	200011d0 	.word	0x200011d0
 80024f8:	40020c00 	.word	0x40020c00
 80024fc:	40020400 	.word	0x40020400

08002500 <Start7SEG>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start7SEG */
void Start7SEG(void *argument)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start7SEG */

	//7SEG INIT
	_7SEG_GPIO_Init();
 8002508:	f7fe f898 	bl	800063c <_7SEG_GPIO_Init>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> 7SEG EVENTS EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_7SEG_BIT,
 800250c:	4b1b      	ldr	r3, [pc, #108]	@ (800257c <Start7SEG+0x7c>)
 800250e:	6818      	ldr	r0, [r3, #0]
 8002510:	f04f 33ff 	mov.w	r3, #4294967295
 8002514:	2200      	movs	r2, #0
 8002516:	2180      	movs	r1, #128	@ 0x80
 8002518:	f00c fec8 	bl	800f2ac <osEventFlagsWait>
 800251c:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//7SEG EVENT -> GET TIME FROM TIMER AND PRINT SECOND
		if (flags & EVENT_7SEG_BIT) {
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0f1      	beq.n	800250c <Start7SEG+0xc>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever);	// TIME  
 8002528:	4b15      	ldr	r3, [pc, #84]	@ (8002580 <Start7SEG+0x80>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f04f 31ff 	mov.w	r1, #4294967295
 8002530:	4618      	mov	r0, r3
 8002532:	f00c ffa6 	bl	800f482 <osMutexAcquire>
			local_time = time_1sec;
 8002536:	4b13      	ldr	r3, [pc, #76]	@ (8002584 <Start7SEG+0x84>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);				// TIME  
 800253c:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <Start7SEG+0x80>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f00c ffe9 	bl	800f518 <osMutexRelease>
			_7SEG_SetNumber(DGT1, local_time / 10, OFF);
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	4a0f      	ldr	r2, [pc, #60]	@ (8002588 <Start7SEG+0x88>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	08db      	lsrs	r3, r3, #3
 8002550:	2200      	movs	r2, #0
 8002552:	4619      	mov	r1, r3
 8002554:	2000      	movs	r0, #0
 8002556:	f7fe f957 	bl	8000808 <_7SEG_SetNumber>
			_7SEG_SetNumber(DGT2, local_time % 10, ON);
 800255a:	68b9      	ldr	r1, [r7, #8]
 800255c:	4b0a      	ldr	r3, [pc, #40]	@ (8002588 <Start7SEG+0x88>)
 800255e:	fba3 2301 	umull	r2, r3, r3, r1
 8002562:	08da      	lsrs	r2, r3, #3
 8002564:	4613      	mov	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	4413      	add	r3, r2
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	1aca      	subs	r2, r1, r3
 800256e:	4613      	mov	r3, r2
 8002570:	2201      	movs	r2, #1
 8002572:	4619      	mov	r1, r3
 8002574:	2001      	movs	r0, #1
 8002576:	f7fe f947 	bl	8000808 <_7SEG_SetNumber>
	for (;;) {
 800257a:	e7c7      	b.n	800250c <Start7SEG+0xc>
 800257c:	200011f0 	.word	0x200011f0
 8002580:	200011e8 	.word	0x200011e8
 8002584:	200001b0 	.word	0x200001b0
 8002588:	cccccccd 	.word	0xcccccccd

0800258c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b08c      	sub	sp, #48	@ 0x30
 8002590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002592:	f107 031c 	add.w	r3, r7, #28
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	605a      	str	r2, [r3, #4]
 800259c:	609a      	str	r2, [r3, #8]
 800259e:	60da      	str	r2, [r3, #12]
 80025a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	61bb      	str	r3, [r7, #24]
 80025a6:	4b7a      	ldr	r3, [pc, #488]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	4a79      	ldr	r2, [pc, #484]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025ac:	f043 0310 	orr.w	r3, r3, #16
 80025b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b2:	4b77      	ldr	r3, [pc, #476]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b6:	f003 0310 	and.w	r3, r3, #16
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	4b73      	ldr	r3, [pc, #460]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4a72      	ldr	r2, [pc, #456]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025c8:	f043 0304 	orr.w	r3, r3, #4
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4b70      	ldr	r3, [pc, #448]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0304 	and.w	r3, r3, #4
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	4b6c      	ldr	r3, [pc, #432]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	4a6b      	ldr	r2, [pc, #428]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ea:	4b69      	ldr	r3, [pc, #420]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b65      	ldr	r3, [pc, #404]	@ (8002790 <MX_GPIO_Init+0x204>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a64      	ldr	r2, [pc, #400]	@ (8002790 <MX_GPIO_Init+0x204>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b62      	ldr	r3, [pc, #392]	@ (8002790 <MX_GPIO_Init+0x204>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	4b5e      	ldr	r3, [pc, #376]	@ (8002790 <MX_GPIO_Init+0x204>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	4a5d      	ldr	r2, [pc, #372]	@ (8002790 <MX_GPIO_Init+0x204>)
 800261c:	f043 0302 	orr.w	r3, r3, #2
 8002620:	6313      	str	r3, [r2, #48]	@ 0x30
 8002622:	4b5b      	ldr	r3, [pc, #364]	@ (8002790 <MX_GPIO_Init+0x204>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	607b      	str	r3, [r7, #4]
 8002632:	4b57      	ldr	r3, [pc, #348]	@ (8002790 <MX_GPIO_Init+0x204>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	4a56      	ldr	r2, [pc, #344]	@ (8002790 <MX_GPIO_Init+0x204>)
 8002638:	f043 0308 	orr.w	r3, r3, #8
 800263c:	6313      	str	r3, [r2, #48]	@ 0x30
 800263e:	4b54      	ldr	r3, [pc, #336]	@ (8002790 <MX_GPIO_Init+0x204>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	607b      	str	r3, [r7, #4]
 8002648:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800264a:	2200      	movs	r2, #0
 800264c:	f64f 71f7 	movw	r1, #65527	@ 0xfff7
 8002650:	4850      	ldr	r0, [pc, #320]	@ (8002794 <MX_GPIO_Init+0x208>)
 8002652:	f003 fdd5 	bl	8006200 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 8002656:	2200      	movs	r2, #0
 8002658:	f246 0140 	movw	r1, #24640	@ 0x6040
 800265c:	484e      	ldr	r0, [pc, #312]	@ (8002798 <MX_GPIO_Init+0x20c>)
 800265e:	f003 fdcf 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8002662:	2200      	movs	r2, #0
 8002664:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8002668:	484c      	ldr	r0, [pc, #304]	@ (800279c <MX_GPIO_Init+0x210>)
 800266a:	f003 fdc9 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 800266e:	2200      	movs	r2, #0
 8002670:	f240 2121 	movw	r1, #545	@ 0x221
 8002674:	484a      	ldr	r0, [pc, #296]	@ (80027a0 <MX_GPIO_Init+0x214>)
 8002676:	f003 fdc3 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 800267a:	2200      	movs	r2, #0
 800267c:	f64d 01e0 	movw	r1, #55520	@ 0xd8e0
 8002680:	4848      	ldr	r0, [pc, #288]	@ (80027a4 <MX_GPIO_Init+0x218>)
 8002682:	f003 fdbd 	bl	8006200 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002686:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 800268a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800268c:	2301      	movs	r3, #1
 800268e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002690:	2300      	movs	r3, #0
 8002692:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002694:	2300      	movs	r3, #0
 8002696:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002698:	f107 031c 	add.w	r3, r7, #28
 800269c:	4619      	mov	r1, r3
 800269e:	483d      	ldr	r0, [pc, #244]	@ (8002794 <MX_GPIO_Init+0x208>)
 80026a0:	f003 fbfa 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80026a4:	2308      	movs	r3, #8
 80026a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80026a8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80026ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026b2:	f107 031c 	add.w	r3, r7, #28
 80026b6:	4619      	mov	r1, r3
 80026b8:	4836      	ldr	r0, [pc, #216]	@ (8002794 <MX_GPIO_Init+0x208>)
 80026ba:	f003 fbed 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6;
 80026be:	f246 0340 	movw	r3, #24640	@ 0x6040
 80026c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026c4:	2301      	movs	r3, #1
 80026c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026cc:	2300      	movs	r3, #0
 80026ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026d0:	f107 031c 	add.w	r3, r7, #28
 80026d4:	4619      	mov	r1, r3
 80026d6:	4830      	ldr	r0, [pc, #192]	@ (8002798 <MX_GPIO_Init+0x20c>)
 80026d8:	f003 fbde 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80026dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80026e2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80026e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e8:	2300      	movs	r3, #0
 80026ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	4619      	mov	r1, r3
 80026f2:	4829      	ldr	r0, [pc, #164]	@ (8002798 <MX_GPIO_Init+0x20c>)
 80026f4:	f003 fbd0 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 80026f8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80026fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fe:	2301      	movs	r3, #1
 8002700:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002706:	2300      	movs	r3, #0
 8002708:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270a:	f107 031c 	add.w	r3, r7, #28
 800270e:	4619      	mov	r1, r3
 8002710:	4822      	ldr	r0, [pc, #136]	@ (800279c <MX_GPIO_Init+0x210>)
 8002712:	f003 fbc1 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_9;
 8002716:	f240 2321 	movw	r3, #545	@ 0x221
 800271a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800271c:	2301      	movs	r3, #1
 800271e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002724:	2300      	movs	r3, #0
 8002726:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002728:	f107 031c 	add.w	r3, r7, #28
 800272c:	4619      	mov	r1, r3
 800272e:	481c      	ldr	r0, [pc, #112]	@ (80027a0 <MX_GPIO_Init+0x214>)
 8002730:	f003 fbb2 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002734:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8002738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800273a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800273e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002744:	f107 031c 	add.w	r3, r7, #28
 8002748:	4619      	mov	r1, r3
 800274a:	4816      	ldr	r0, [pc, #88]	@ (80027a4 <MX_GPIO_Init+0x218>)
 800274c:	f003 fba4 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD14 PD15
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 8002750:	f64d 03e0 	movw	r3, #55520	@ 0xd8e0
 8002754:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002756:	2301      	movs	r3, #1
 8002758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275e:	2300      	movs	r3, #0
 8002760:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002762:	f107 031c 	add.w	r3, r7, #28
 8002766:	4619      	mov	r1, r3
 8002768:	480e      	ldr	r0, [pc, #56]	@ (80027a4 <MX_GPIO_Init+0x218>)
 800276a:	f003 fb95 	bl	8005e98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800276e:	2380      	movs	r3, #128	@ 0x80
 8002770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002772:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002776:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800277c:	f107 031c 	add.w	r3, r7, #28
 8002780:	4619      	mov	r1, r3
 8002782:	4805      	ldr	r0, [pc, #20]	@ (8002798 <MX_GPIO_Init+0x20c>)
 8002784:	f003 fb88 	bl	8005e98 <HAL_GPIO_Init>

}
 8002788:	bf00      	nop
 800278a:	3730      	adds	r7, #48	@ 0x30
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40023800 	.word	0x40023800
 8002794:	40021000 	.word	0x40021000
 8002798:	40020800 	.word	0x40020800
 800279c:	40020000 	.word	0x40020000
 80027a0:	40020400 	.word	0x40020400
 80027a4:	40020c00 	.word	0x40020c00

080027a8 <_write>:
#include "common.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) p, len, 10);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	230a      	movs	r3, #10
 80027ba:	68b9      	ldr	r1, [r7, #8]
 80027bc:	4803      	ldr	r0, [pc, #12]	@ (80027cc <_write+0x24>)
 80027be:	f006 fbd3 	bl	8008f68 <HAL_UART_Transmit>
	return len;
 80027c2:	687b      	ldr	r3, [r7, #4]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20001470 	.word	0x20001470

080027d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027d4:	f000 ff7c 	bl	80036d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027d8:	f000 f836 	bl	8002848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027dc:	f7ff fed6 	bl	800258c <MX_GPIO_Init>
  MX_DMA_Init();
 80027e0:	f7ff fa04 	bl	8001bec <MX_DMA_Init>
  MX_TIM7_Init();
 80027e4:	f000 fccc 	bl	8003180 <MX_TIM7_Init>
  MX_USART3_UART_Init();
 80027e8:	f000 fdd0 	bl	800338c <MX_USART3_UART_Init>
  MX_SPI2_Init();
 80027ec:	f000 fa56 	bl	8002c9c <MX_SPI2_Init>
  MX_SDIO_SD_Init();
 80027f0:	f000 f942 	bl	8002a78 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80027f4:	f008 f948 	bl	800aa88 <MX_FATFS_Init>
  MX_ADC1_Init();
 80027f8:	f7ff f8e8 	bl	80019cc <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80027fc:	f000 f88e 	bl	800291c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	CLCD_GPIO_Init();
 8002800:	f7fe fbe4 	bl	8000fcc <CLCD_GPIO_Init>
	CLCD_Init();
 8002804:	f7fe fe0b 	bl	800141e <CLCD_Init>
	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 8002808:	2204      	movs	r2, #4
 800280a:	490a      	ldr	r1, [pc, #40]	@ (8002834 <main+0x64>)
 800280c:	480a      	ldr	r0, [pc, #40]	@ (8002838 <main+0x68>)
 800280e:	f001 f809 	bl	8003824 <HAL_ADC_Start_DMA>
	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8002812:	2201      	movs	r2, #1
 8002814:	4909      	ldr	r1, [pc, #36]	@ (800283c <main+0x6c>)
 8002816:	480a      	ldr	r0, [pc, #40]	@ (8002840 <main+0x70>)
 8002818:	f006 fc31 	bl	800907e <HAL_UART_Receive_IT>
	printf("Hello\n");
 800281c:	4809      	ldr	r0, [pc, #36]	@ (8002844 <main+0x74>)
 800281e:	f01b fe07 	bl	801e430 <puts>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002822:	f00c fac3 	bl	800edac <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002826:	f7ff fa11 	bl	8001c4c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800282a:	f00c fb05 	bl	800ee38 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800282e:	bf00      	nop
 8002830:	e7fd      	b.n	800282e <main+0x5e>
 8002832:	bf00      	nop
 8002834:	200011f8 	.word	0x200011f8
 8002838:	20000108 	.word	0x20000108
 800283c:	20001200 	.word	0x20001200
 8002840:	20001470 	.word	0x20001470
 8002844:	0801f910 	.word	0x0801f910

08002848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b094      	sub	sp, #80	@ 0x50
 800284c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800284e:	f107 0320 	add.w	r3, r7, #32
 8002852:	2230      	movs	r2, #48	@ 0x30
 8002854:	2100      	movs	r1, #0
 8002856:	4618      	mov	r0, r3
 8002858:	f01b ff16 	bl	801e688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800285c:	f107 030c 	add.w	r3, r7, #12
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800286c:	2300      	movs	r3, #0
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	4b28      	ldr	r3, [pc, #160]	@ (8002914 <SystemClock_Config+0xcc>)
 8002872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002874:	4a27      	ldr	r2, [pc, #156]	@ (8002914 <SystemClock_Config+0xcc>)
 8002876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800287a:	6413      	str	r3, [r2, #64]	@ 0x40
 800287c:	4b25      	ldr	r3, [pc, #148]	@ (8002914 <SystemClock_Config+0xcc>)
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002884:	60bb      	str	r3, [r7, #8]
 8002886:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002888:	2300      	movs	r3, #0
 800288a:	607b      	str	r3, [r7, #4]
 800288c:	4b22      	ldr	r3, [pc, #136]	@ (8002918 <SystemClock_Config+0xd0>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a21      	ldr	r2, [pc, #132]	@ (8002918 <SystemClock_Config+0xd0>)
 8002892:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002896:	6013      	str	r3, [r2, #0]
 8002898:	4b1f      	ldr	r3, [pc, #124]	@ (8002918 <SystemClock_Config+0xd0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028a0:	607b      	str	r3, [r7, #4]
 80028a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028a4:	2301      	movs	r3, #1
 80028a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028ae:	2302      	movs	r3, #2
 80028b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80028b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80028b8:	2304      	movs	r3, #4
 80028ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80028bc:	23a8      	movs	r3, #168	@ 0xa8
 80028be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028c0:	2302      	movs	r3, #2
 80028c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80028c4:	2307      	movs	r3, #7
 80028c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028c8:	f107 0320 	add.w	r3, r7, #32
 80028cc:	4618      	mov	r0, r3
 80028ce:	f003 fce3 	bl	8006298 <HAL_RCC_OscConfig>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80028d8:	f000 f8c8 	bl	8002a6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028dc:	230f      	movs	r3, #15
 80028de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028e0:	2302      	movs	r3, #2
 80028e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80028e8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80028ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80028ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80028f4:	f107 030c 	add.w	r3, r7, #12
 80028f8:	2105      	movs	r1, #5
 80028fa:	4618      	mov	r0, r3
 80028fc:	f003 ff44 	bl	8006788 <HAL_RCC_ClockConfig>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002906:	f000 f8b1 	bl	8002a6c <Error_Handler>
  }
}
 800290a:	bf00      	nop
 800290c:	3750      	adds	r7, #80	@ 0x50
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800
 8002918:	40007000 	.word	0x40007000

0800291c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002920:	2200      	movs	r2, #0
 8002922:	2105      	movs	r1, #5
 8002924:	2037      	movs	r0, #55	@ 0x37
 8002926:	f001 fc07 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800292a:	2037      	movs	r0, #55	@ 0x37
 800292c:	f001 fc20 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002930:	2200      	movs	r2, #0
 8002932:	2105      	movs	r1, #5
 8002934:	2017      	movs	r0, #23
 8002936:	f001 fbff 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800293a:	2017      	movs	r0, #23
 800293c:	f001 fc18 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002940:	2200      	movs	r2, #0
 8002942:	2105      	movs	r1, #5
 8002944:	2009      	movs	r0, #9
 8002946:	f001 fbf7 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800294a:	2009      	movs	r0, #9
 800294c:	f001 fc10 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002950:	2200      	movs	r2, #0
 8002952:	2105      	movs	r1, #5
 8002954:	200a      	movs	r0, #10
 8002956:	f001 fbef 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800295a:	200a      	movs	r0, #10
 800295c:	f001 fc08 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002960:	2200      	movs	r2, #0
 8002962:	2105      	movs	r1, #5
 8002964:	2028      	movs	r0, #40	@ 0x28
 8002966:	f001 fbe7 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800296a:	2028      	movs	r0, #40	@ 0x28
 800296c:	f001 fc00 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* ETH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8002970:	2200      	movs	r2, #0
 8002972:	2105      	movs	r1, #5
 8002974:	203d      	movs	r0, #61	@ 0x3d
 8002976:	f001 fbdf 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ETH_IRQn);
 800297a:	203d      	movs	r0, #61	@ 0x3d
 800297c:	f001 fbf8 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002980:	2200      	movs	r2, #0
 8002982:	2105      	movs	r1, #5
 8002984:	2027      	movs	r0, #39	@ 0x27
 8002986:	f001 fbd7 	bl	8004138 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800298a:	2027      	movs	r0, #39	@ 0x27
 800298c:	f001 fbf0 	bl	8004170 <HAL_NVIC_EnableIRQ>
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}

08002994 <HAL_UART_RxCpltCallback>:
 *         -   Echo 
 *         -   
 *         -    (FreeRTOS  )
 * @param  huart:   UART  
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a0d      	ldr	r2, [pc, #52]	@ (80029d8 <HAL_UART_RxCpltCallback+0x44>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d114      	bne.n	80029d0 <HAL_UART_RxCpltCallback+0x3c>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);                //   LED 
 80029a6:	2120      	movs	r1, #32
 80029a8:	480c      	ldr	r0, [pc, #48]	@ (80029dc <HAL_UART_RxCpltCallback+0x48>)
 80029aa:	f003 fc42 	bl	8006232 <HAL_GPIO_TogglePin>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);         // Echo 
 80029ae:	230a      	movs	r3, #10
 80029b0:	2201      	movs	r2, #1
 80029b2:	490b      	ldr	r1, [pc, #44]	@ (80029e0 <HAL_UART_RxCpltCallback+0x4c>)
 80029b4:	480b      	ldr	r0, [pc, #44]	@ (80029e4 <HAL_UART_RxCpltCallback+0x50>)
 80029b6:	f006 fad7 	bl	8008f68 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);           //   
 80029ba:	2201      	movs	r2, #1
 80029bc:	4908      	ldr	r1, [pc, #32]	@ (80029e0 <HAL_UART_RxCpltCallback+0x4c>)
 80029be:	4809      	ldr	r0, [pc, #36]	@ (80029e4 <HAL_UART_RxCpltCallback+0x50>)
 80029c0:	f006 fb5d 	bl	800907e <HAL_UART_Receive_IT>
		osEventFlagsSet(eventFlagsHandle, EVENT_UART_BIT);    //   
 80029c4:	4b08      	ldr	r3, [pc, #32]	@ (80029e8 <HAL_UART_RxCpltCallback+0x54>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2108      	movs	r1, #8
 80029ca:	4618      	mov	r0, r3
 80029cc:	f00c fc2c 	bl	800f228 <osEventFlagsSet>
	}
}
 80029d0:	bf00      	nop
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40004800 	.word	0x40004800
 80029dc:	40020400 	.word	0x40020400
 80029e0:	20001200 	.word	0x20001200
 80029e4:	20001470 	.word	0x20001470
 80029e8:	200011f0 	.word	0x200011f0

080029ec <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI   
 * @note   GPIO_PIN_7 (VS1003 DREQ )    
 *         - VS1003    (Direct-to-task notification)
 * @param  GPIO_Pin:    
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	4603      	mov	r3, r0
 80029f4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_7) 	// VS1003 DREQ     
 80029f6:	88fb      	ldrh	r3, [r7, #6]
 80029f8:	2b80      	cmp	r3, #128	@ 0x80
 80029fa:	d106      	bne.n	8002a0a <HAL_GPIO_EXTI_Callback+0x1e>
	{
		osThreadFlagsSet(VS1003TaskHandle, 1); // VS1003   
 80029fc:	4b09      	ldr	r3, [pc, #36]	@ (8002a24 <HAL_GPIO_EXTI_Callback+0x38>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	4618      	mov	r0, r3
 8002a04:	f00c fae6 	bl	800efd4 <osThreadFlagsSet>
	}

	else if (GPIO_Pin == GPIO_PIN_3) {
		osEventFlagsSet(eventFlagsHandle, EVENT_BTN_BIT);
	}
}
 8002a08:	e008      	b.n	8002a1c <HAL_GPIO_EXTI_Callback+0x30>
	else if (GPIO_Pin == GPIO_PIN_3) {
 8002a0a:	88fb      	ldrh	r3, [r7, #6]
 8002a0c:	2b08      	cmp	r3, #8
 8002a0e:	d105      	bne.n	8002a1c <HAL_GPIO_EXTI_Callback+0x30>
		osEventFlagsSet(eventFlagsHandle, EVENT_BTN_BIT);
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2140      	movs	r1, #64	@ 0x40
 8002a16:	4618      	mov	r0, r3
 8002a18:	f00c fc06 	bl	800f228 <osEventFlagsSet>
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200011d0 	.word	0x200011d0
 8002a28:	200011f0 	.word	0x200011f0

08002a2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM7) {
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a09      	ldr	r2, [pc, #36]	@ (8002a60 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d105      	bne.n	8002a4a <HAL_TIM_PeriodElapsedCallback+0x1e>
		osEventFlagsSet(eventFlagsHandle,
 8002a3e:	4b09      	ldr	r3, [pc, #36]	@ (8002a64 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	218f      	movs	r1, #143	@ 0x8f
 8002a44:	4618      	mov	r0, r3
 8002a46:	f00c fbef 	bl	800f228 <osEventFlagsSet>
				EVENT_TIME_BIT | EVENT_LED_BIT | EVENT_LCD_BIT | EVENT_UART_BIT
						| EVENT_7SEG_BIT);
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a06      	ldr	r2, [pc, #24]	@ (8002a68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d101      	bne.n	8002a58 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    HAL_IncTick();
 8002a54:	f000 fe5e 	bl	8003714 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a58:	bf00      	nop
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40001400 	.word	0x40001400
 8002a64:	200011f0 	.word	0x200011f0
 8002a68:	40000400 	.word	0x40000400

08002a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a70:	b672      	cpsid	i
}
 8002a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002a74:	bf00      	nop
 8002a76:	e7fd      	b.n	8002a74 <Error_Handler+0x8>

08002a78 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_rx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab4 <MX_SDIO_SD_Init+0x3c>)
 8002a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <MX_SDIO_SD_Init+0x40>)
 8002a80:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002a82:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <MX_SDIO_SD_Init+0x3c>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002a88:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <MX_SDIO_SD_Init+0x3c>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002a8e:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <MX_SDIO_SD_Init+0x3c>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8002a94:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <MX_SDIO_SD_Init+0x3c>)
 8002a96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a9a:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002a9c:	4b05      	ldr	r3, [pc, #20]	@ (8002ab4 <MX_SDIO_SD_Init+0x3c>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002aa2:	4b04      	ldr	r3, [pc, #16]	@ (8002ab4 <MX_SDIO_SD_Init+0x3c>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	20001204 	.word	0x20001204
 8002ab8:	40012c00 	.word	0x40012c00

08002abc <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	@ 0x28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	609a      	str	r2, [r3, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
 8002ad2:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a68      	ldr	r2, [pc, #416]	@ (8002c7c <HAL_SD_MspInit+0x1c0>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	f040 80c9 	bne.w	8002c72 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	4b66      	ldr	r3, [pc, #408]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae8:	4a65      	ldr	r2, [pc, #404]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002aea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002aee:	6453      	str	r3, [r2, #68]	@ 0x44
 8002af0:	4b63      	ldr	r3, [pc, #396]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002afc:	2300      	movs	r3, #0
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	4b5f      	ldr	r3, [pc, #380]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b04:	4a5e      	ldr	r2, [pc, #376]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002b06:	f043 0304 	orr.w	r3, r3, #4
 8002b0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60bb      	str	r3, [r7, #8]
 8002b1c:	4b58      	ldr	r3, [pc, #352]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b20:	4a57      	ldr	r2, [pc, #348]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002b22:	f043 0308 	orr.w	r3, r3, #8
 8002b26:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b28:	4b55      	ldr	r3, [pc, #340]	@ (8002c80 <HAL_SD_MspInit+0x1c4>)
 8002b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2c:	f003 0308 	and.w	r3, r3, #8
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002b34:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002b38:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b42:	2303      	movs	r3, #3
 8002b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002b46:	230c      	movs	r3, #12
 8002b48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b4a:	f107 0314 	add.w	r3, r7, #20
 8002b4e:	4619      	mov	r1, r3
 8002b50:	484c      	ldr	r0, [pc, #304]	@ (8002c84 <HAL_SD_MspInit+0x1c8>)
 8002b52:	f003 f9a1 	bl	8005e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b56:	2304      	movs	r3, #4
 8002b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b62:	2303      	movs	r3, #3
 8002b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002b66:	230c      	movs	r3, #12
 8002b68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b6a:	f107 0314 	add.w	r3, r7, #20
 8002b6e:	4619      	mov	r1, r3
 8002b70:	4845      	ldr	r0, [pc, #276]	@ (8002c88 <HAL_SD_MspInit+0x1cc>)
 8002b72:	f003 f991 	bl	8005e98 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8002b76:	4b45      	ldr	r3, [pc, #276]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002b78:	4a45      	ldr	r2, [pc, #276]	@ (8002c90 <HAL_SD_MspInit+0x1d4>)
 8002b7a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002b7c:	4b43      	ldr	r3, [pc, #268]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002b7e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b82:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b84:	4b41      	ldr	r3, [pc, #260]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002b86:	2240      	movs	r2, #64	@ 0x40
 8002b88:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b8a:	4b40      	ldr	r3, [pc, #256]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b90:	4b3e      	ldr	r3, [pc, #248]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002b92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b96:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b98:	4b3c      	ldr	r3, [pc, #240]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002b9a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b9e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002ba2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ba6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002ba8:	4b38      	ldr	r3, [pc, #224]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002baa:	2220      	movs	r2, #32
 8002bac:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bae:	4b37      	ldr	r3, [pc, #220]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002bb4:	4b35      	ldr	r3, [pc, #212]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002bb6:	2204      	movs	r2, #4
 8002bb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002bba:	4b34      	ldr	r3, [pc, #208]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002bc0:	4b32      	ldr	r3, [pc, #200]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002bc2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002bc6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002bc8:	4b30      	ldr	r3, [pc, #192]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002bca:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002bce:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002bd0:	482e      	ldr	r0, [pc, #184]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002bd2:	f001 fadb 	bl	800418c <HAL_DMA_Init>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002bdc:	f7ff ff46 	bl	8002a6c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a2a      	ldr	r2, [pc, #168]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002be4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002be6:	4a29      	ldr	r2, [pc, #164]	@ (8002c8c <HAL_SD_MspInit+0x1d0>)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8002bec:	4b29      	ldr	r3, [pc, #164]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002bee:	4a2a      	ldr	r2, [pc, #168]	@ (8002c98 <HAL_SD_MspInit+0x1dc>)
 8002bf0:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002bf2:	4b28      	ldr	r3, [pc, #160]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002bf4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002bf8:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bfa:	4b26      	ldr	r3, [pc, #152]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c00:	4b24      	ldr	r3, [pc, #144]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c06:	4b23      	ldr	r3, [pc, #140]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c0c:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c0e:	4b21      	ldr	r3, [pc, #132]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c14:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c16:	4b1f      	ldr	r3, [pc, #124]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c18:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c1c:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c20:	2220      	movs	r2, #32
 8002c22:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c24:	4b1b      	ldr	r3, [pc, #108]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c2c:	2204      	movs	r2, #4
 8002c2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002c30:	4b18      	ldr	r3, [pc, #96]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c32:	2203      	movs	r2, #3
 8002c34:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002c36:	4b17      	ldr	r3, [pc, #92]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c38:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002c3c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002c3e:	4b15      	ldr	r3, [pc, #84]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c40:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002c44:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002c46:	4813      	ldr	r0, [pc, #76]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c48:	f001 faa0 	bl	800418c <HAL_DMA_Init>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002c52:	f7ff ff0b 	bl	8002a6c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a0e      	ldr	r2, [pc, #56]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c5a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c94 <HAL_SD_MspInit+0x1d8>)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8002c62:	2200      	movs	r2, #0
 8002c64:	2105      	movs	r1, #5
 8002c66:	2031      	movs	r0, #49	@ 0x31
 8002c68:	f001 fa66 	bl	8004138 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002c6c:	2031      	movs	r0, #49	@ 0x31
 8002c6e:	f001 fa7f 	bl	8004170 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8002c72:	bf00      	nop
 8002c74:	3728      	adds	r7, #40	@ 0x28
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40020800 	.word	0x40020800
 8002c88:	40020c00 	.word	0x40020c00
 8002c8c:	20001288 	.word	0x20001288
 8002c90:	40026458 	.word	0x40026458
 8002c94:	200012e8 	.word	0x200012e8
 8002c98:	400264a0 	.word	0x400264a0

08002c9c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002ca0:	4b17      	ldr	r3, [pc, #92]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002ca2:	4a18      	ldr	r2, [pc, #96]	@ (8002d04 <MX_SPI2_Init+0x68>)
 8002ca4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ca6:	4b16      	ldr	r3, [pc, #88]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002ca8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002cac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002cae:	4b14      	ldr	r3, [pc, #80]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cb4:	4b12      	ldr	r3, [pc, #72]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002cba:	4b11      	ldr	r3, [pc, #68]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ccc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002cce:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cd0:	2210      	movs	r2, #16
 8002cd2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cda:	4b09      	ldr	r3, [pc, #36]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ce0:	4b07      	ldr	r3, [pc, #28]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ce6:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002ce8:	220a      	movs	r2, #10
 8002cea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002cec:	4804      	ldr	r0, [pc, #16]	@ (8002d00 <MX_SPI2_Init+0x64>)
 8002cee:	f005 facf 	bl	8008290 <HAL_SPI_Init>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002cf8:	f7ff feb8 	bl	8002a6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20001348 	.word	0x20001348
 8002d04:	40003800 	.word	0x40003800

08002d08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08a      	sub	sp, #40	@ 0x28
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d10:	f107 0314 	add.w	r3, r7, #20
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a19      	ldr	r2, [pc, #100]	@ (8002d8c <HAL_SPI_MspInit+0x84>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d12c      	bne.n	8002d84 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	4b18      	ldr	r3, [pc, #96]	@ (8002d90 <HAL_SPI_MspInit+0x88>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d32:	4a17      	ldr	r2, [pc, #92]	@ (8002d90 <HAL_SPI_MspInit+0x88>)
 8002d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d3a:	4b15      	ldr	r3, [pc, #84]	@ (8002d90 <HAL_SPI_MspInit+0x88>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	4b11      	ldr	r3, [pc, #68]	@ (8002d90 <HAL_SPI_MspInit+0x88>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	4a10      	ldr	r2, [pc, #64]	@ (8002d90 <HAL_SPI_MspInit+0x88>)
 8002d50:	f043 0302 	orr.w	r3, r3, #2
 8002d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d56:	4b0e      	ldr	r3, [pc, #56]	@ (8002d90 <HAL_SPI_MspInit+0x88>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002d62:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8002d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d70:	2303      	movs	r3, #3
 8002d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d74:	2305      	movs	r3, #5
 8002d76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d78:	f107 0314 	add.w	r3, r7, #20
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4805      	ldr	r0, [pc, #20]	@ (8002d94 <HAL_SPI_MspInit+0x8c>)
 8002d80:	f003 f88a 	bl	8005e98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002d84:	bf00      	nop
 8002d86:	3728      	adds	r7, #40	@ 0x28
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40003800 	.word	0x40003800
 8002d90:	40023800 	.word	0x40023800
 8002d94:	40020400 	.word	0x40020400

08002d98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	607b      	str	r3, [r7, #4]
 8002da2:	4b12      	ldr	r3, [pc, #72]	@ (8002dec <HAL_MspInit+0x54>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	4a11      	ldr	r2, [pc, #68]	@ (8002dec <HAL_MspInit+0x54>)
 8002da8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dae:	4b0f      	ldr	r3, [pc, #60]	@ (8002dec <HAL_MspInit+0x54>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	603b      	str	r3, [r7, #0]
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002dec <HAL_MspInit+0x54>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dec <HAL_MspInit+0x54>)
 8002dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dca:	4b08      	ldr	r3, [pc, #32]	@ (8002dec <HAL_MspInit+0x54>)
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd2:	603b      	str	r3, [r7, #0]
 8002dd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	210f      	movs	r1, #15
 8002dda:	f06f 0001 	mvn.w	r0, #1
 8002dde:	f001 f9ab 	bl	8004138 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002de2:	bf00      	nop
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40023800 	.word	0x40023800

08002df0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08e      	sub	sp, #56	@ 0x38
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002e00:	2300      	movs	r3, #0
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	4b33      	ldr	r3, [pc, #204]	@ (8002ed4 <HAL_InitTick+0xe4>)
 8002e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e08:	4a32      	ldr	r2, [pc, #200]	@ (8002ed4 <HAL_InitTick+0xe4>)
 8002e0a:	f043 0302 	orr.w	r3, r3, #2
 8002e0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e10:	4b30      	ldr	r3, [pc, #192]	@ (8002ed4 <HAL_InitTick+0xe4>)
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e1c:	f107 0210 	add.w	r2, r7, #16
 8002e20:	f107 0314 	add.w	r3, r7, #20
 8002e24:	4611      	mov	r1, r2
 8002e26:	4618      	mov	r0, r3
 8002e28:	f003 fece 	bl	8006bc8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002e2c:	6a3b      	ldr	r3, [r7, #32]
 8002e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d103      	bne.n	8002e3e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e36:	f003 fe9f 	bl	8006b78 <HAL_RCC_GetPCLK1Freq>
 8002e3a:	6378      	str	r0, [r7, #52]	@ 0x34
 8002e3c:	e004      	b.n	8002e48 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e3e:	f003 fe9b 	bl	8006b78 <HAL_RCC_GetPCLK1Freq>
 8002e42:	4603      	mov	r3, r0
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e4a:	4a23      	ldr	r2, [pc, #140]	@ (8002ed8 <HAL_InitTick+0xe8>)
 8002e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e50:	0c9b      	lsrs	r3, r3, #18
 8002e52:	3b01      	subs	r3, #1
 8002e54:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002e56:	4b21      	ldr	r3, [pc, #132]	@ (8002edc <HAL_InitTick+0xec>)
 8002e58:	4a21      	ldr	r2, [pc, #132]	@ (8002ee0 <HAL_InitTick+0xf0>)
 8002e5a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002edc <HAL_InitTick+0xec>)
 8002e5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e62:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002e64:	4a1d      	ldr	r2, [pc, #116]	@ (8002edc <HAL_InitTick+0xec>)
 8002e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e68:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002e6a:	4b1c      	ldr	r3, [pc, #112]	@ (8002edc <HAL_InitTick+0xec>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e70:	4b1a      	ldr	r3, [pc, #104]	@ (8002edc <HAL_InitTick+0xec>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e76:	4b19      	ldr	r3, [pc, #100]	@ (8002edc <HAL_InitTick+0xec>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002e7c:	4817      	ldr	r0, [pc, #92]	@ (8002edc <HAL_InitTick+0xec>)
 8002e7e:	f005 fd15 	bl	80088ac <HAL_TIM_Base_Init>
 8002e82:	4603      	mov	r3, r0
 8002e84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d11b      	bne.n	8002ec8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002e90:	4812      	ldr	r0, [pc, #72]	@ (8002edc <HAL_InitTick+0xec>)
 8002e92:	f005 fd5b 	bl	800894c <HAL_TIM_Base_Start_IT>
 8002e96:	4603      	mov	r3, r0
 8002e98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d111      	bne.n	8002ec8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ea4:	201d      	movs	r0, #29
 8002ea6:	f001 f963 	bl	8004170 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b0f      	cmp	r3, #15
 8002eae:	d808      	bhi.n	8002ec2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	201d      	movs	r0, #29
 8002eb6:	f001 f93f 	bl	8004138 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002eba:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee4 <HAL_InitTick+0xf4>)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6013      	str	r3, [r2, #0]
 8002ec0:	e002      	b.n	8002ec8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002ec8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3738      	adds	r7, #56	@ 0x38
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	431bde83 	.word	0x431bde83
 8002edc:	200013a0 	.word	0x200013a0
 8002ee0:	40000400 	.word	0x40000400
 8002ee4:	2000000c 	.word	0x2000000c

08002ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002eec:	bf00      	nop
 8002eee:	e7fd      	b.n	8002eec <NMI_Handler+0x4>

08002ef0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ef4:	bf00      	nop
 8002ef6:	e7fd      	b.n	8002ef4 <HardFault_Handler+0x4>

08002ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002efc:	bf00      	nop
 8002efe:	e7fd      	b.n	8002efc <MemManage_Handler+0x4>

08002f00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <BusFault_Handler+0x4>

08002f08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <UsageFault_Handler+0x4>

08002f10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002f22:	2008      	movs	r0, #8
 8002f24:	f003 f9a0 	bl	8006268 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002f28:	bf00      	nop
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002f30:	2010      	movs	r0, #16
 8002f32:	f003 f999 	bl	8006268 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002f36:	bf00      	nop
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002f3e:	2080      	movs	r0, #128	@ 0x80
 8002f40:	f003 f992 	bl	8006268 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002f44:	bf00      	nop
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002f4c:	4802      	ldr	r0, [pc, #8]	@ (8002f58 <TIM3_IRQHandler+0x10>)
 8002f4e:	f005 fd6d 	bl	8008a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	200013a0 	.word	0x200013a0

08002f5c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f60:	4802      	ldr	r0, [pc, #8]	@ (8002f6c <USART3_IRQHandler+0x10>)
 8002f62:	f006 f8b1 	bl	80090c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002f66:	bf00      	nop
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20001470 	.word	0x20001470

08002f70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002f74:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002f78:	f003 f976 	bl	8006268 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002f7c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002f80:	f003 f972 	bl	8006268 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002f84:	bf00      	nop
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002f8c:	4802      	ldr	r0, [pc, #8]	@ (8002f98 <SDIO_IRQHandler+0x10>)
 8002f8e:	f004 f8bd 	bl	800710c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20001204 	.word	0x20001204

08002f9c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002fa0:	4802      	ldr	r0, [pc, #8]	@ (8002fac <TIM7_IRQHandler+0x10>)
 8002fa2:	f005 fd43 	bl	8008a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	200013ec 	.word	0x200013ec

08002fb0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002fb4:	4802      	ldr	r0, [pc, #8]	@ (8002fc0 <DMA2_Stream0_IRQHandler+0x10>)
 8002fb6:	f001 fa81 	bl	80044bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20000150 	.word	0x20000150

08002fc4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002fc8:	4802      	ldr	r0, [pc, #8]	@ (8002fd4 <DMA2_Stream3_IRQHandler+0x10>)
 8002fca:	f001 fa77 	bl	80044bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20001288 	.word	0x20001288

08002fd8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002fdc:	4802      	ldr	r0, [pc, #8]	@ (8002fe8 <ETH_IRQHandler+0x10>)
 8002fde:	f002 f871 	bl	80050c4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	20006474 	.word	0x20006474

08002fec <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002ff0:	4802      	ldr	r0, [pc, #8]	@ (8002ffc <DMA2_Stream6_IRQHandler+0x10>)
 8002ff2:	f001 fa63 	bl	80044bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002ff6:	bf00      	nop
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	200012e8 	.word	0x200012e8

08003000 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  return 1;
 8003004:	2301      	movs	r3, #1
}
 8003006:	4618      	mov	r0, r3
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <_kill>:

int _kill(int pid, int sig)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800301a:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <_kill+0x20>)
 800301c:	2216      	movs	r2, #22
 800301e:	601a      	str	r2, [r3, #0]
  return -1;
 8003020:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003024:	4618      	mov	r0, r3
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	20012d98 	.word	0x20012d98

08003034 <_exit>:

void _exit (int status)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800303c:	f04f 31ff 	mov.w	r1, #4294967295
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ffe5 	bl	8003010 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003046:	bf00      	nop
 8003048:	e7fd      	b.n	8003046 <_exit+0x12>

0800304a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b086      	sub	sp, #24
 800304e:	af00      	add	r7, sp, #0
 8003050:	60f8      	str	r0, [r7, #12]
 8003052:	60b9      	str	r1, [r7, #8]
 8003054:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003056:	2300      	movs	r3, #0
 8003058:	617b      	str	r3, [r7, #20]
 800305a:	e00a      	b.n	8003072 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800305c:	f3af 8000 	nop.w
 8003060:	4601      	mov	r1, r0
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	60ba      	str	r2, [r7, #8]
 8003068:	b2ca      	uxtb	r2, r1
 800306a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	3301      	adds	r3, #1
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	429a      	cmp	r2, r3
 8003078:	dbf0      	blt.n	800305c <_read+0x12>
  }

  return len;
 800307a:	687b      	ldr	r3, [r7, #4]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800308c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003090:	4618      	mov	r0, r3
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030ac:	605a      	str	r2, [r3, #4]
  return 0;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <_isatty>:

int _isatty(int file)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030c4:	2301      	movs	r3, #1
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b085      	sub	sp, #20
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	60f8      	str	r0, [r7, #12]
 80030da:	60b9      	str	r1, [r7, #8]
 80030dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b087      	sub	sp, #28
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030f4:	4a14      	ldr	r2, [pc, #80]	@ (8003148 <_sbrk+0x5c>)
 80030f6:	4b15      	ldr	r3, [pc, #84]	@ (800314c <_sbrk+0x60>)
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003100:	4b13      	ldr	r3, [pc, #76]	@ (8003150 <_sbrk+0x64>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d102      	bne.n	800310e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003108:	4b11      	ldr	r3, [pc, #68]	@ (8003150 <_sbrk+0x64>)
 800310a:	4a12      	ldr	r2, [pc, #72]	@ (8003154 <_sbrk+0x68>)
 800310c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800310e:	4b10      	ldr	r3, [pc, #64]	@ (8003150 <_sbrk+0x64>)
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4413      	add	r3, r2
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	429a      	cmp	r2, r3
 800311a:	d205      	bcs.n	8003128 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800311c:	4b0e      	ldr	r3, [pc, #56]	@ (8003158 <_sbrk+0x6c>)
 800311e:	220c      	movs	r2, #12
 8003120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003122:	f04f 33ff 	mov.w	r3, #4294967295
 8003126:	e009      	b.n	800313c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003128:	4b09      	ldr	r3, [pc, #36]	@ (8003150 <_sbrk+0x64>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800312e:	4b08      	ldr	r3, [pc, #32]	@ (8003150 <_sbrk+0x64>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4413      	add	r3, r2
 8003136:	4a06      	ldr	r2, [pc, #24]	@ (8003150 <_sbrk+0x64>)
 8003138:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800313a:	68fb      	ldr	r3, [r7, #12]
}
 800313c:	4618      	mov	r0, r3
 800313e:	371c      	adds	r7, #28
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr
 8003148:	20020000 	.word	0x20020000
 800314c:	00000400 	.word	0x00000400
 8003150:	200013e8 	.word	0x200013e8
 8003154:	20012da8 	.word	0x20012da8
 8003158:	20012d98 	.word	0x20012d98

0800315c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003160:	4b06      	ldr	r3, [pc, #24]	@ (800317c <SystemInit+0x20>)
 8003162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003166:	4a05      	ldr	r2, [pc, #20]	@ (800317c <SystemInit+0x20>)
 8003168:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800316c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003170:	bf00      	nop
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	e000ed00 	.word	0xe000ed00

08003180 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003186:	463b      	mov	r3, r7
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800318e:	4b15      	ldr	r3, [pc, #84]	@ (80031e4 <MX_TIM7_Init+0x64>)
 8003190:	4a15      	ldr	r2, [pc, #84]	@ (80031e8 <MX_TIM7_Init+0x68>)
 8003192:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8003194:	4b13      	ldr	r3, [pc, #76]	@ (80031e4 <MX_TIM7_Init+0x64>)
 8003196:	f242 720f 	movw	r2, #9999	@ 0x270f
 800319a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800319c:	4b11      	ldr	r3, [pc, #68]	@ (80031e4 <MX_TIM7_Init+0x64>)
 800319e:	2200      	movs	r2, #0
 80031a0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 80031a2:	4b10      	ldr	r3, [pc, #64]	@ (80031e4 <MX_TIM7_Init+0x64>)
 80031a4:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80031a8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031aa:	4b0e      	ldr	r3, [pc, #56]	@ (80031e4 <MX_TIM7_Init+0x64>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80031b0:	480c      	ldr	r0, [pc, #48]	@ (80031e4 <MX_TIM7_Init+0x64>)
 80031b2:	f005 fb7b 	bl	80088ac <HAL_TIM_Base_Init>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80031bc:	f7ff fc56 	bl	8002a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031c0:	2300      	movs	r3, #0
 80031c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031c4:	2300      	movs	r3, #0
 80031c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80031c8:	463b      	mov	r3, r7
 80031ca:	4619      	mov	r1, r3
 80031cc:	4805      	ldr	r0, [pc, #20]	@ (80031e4 <MX_TIM7_Init+0x64>)
 80031ce:	f005 fdeb 	bl	8008da8 <HAL_TIMEx_MasterConfigSynchronization>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80031d8:	f7ff fc48 	bl	8002a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80031dc:	bf00      	nop
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	200013ec 	.word	0x200013ec
 80031e8:	40001400 	.word	0x40001400

080031ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a0b      	ldr	r2, [pc, #44]	@ (8003228 <HAL_TIM_Base_MspInit+0x3c>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d10d      	bne.n	800321a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80031fe:	2300      	movs	r3, #0
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	4b0a      	ldr	r3, [pc, #40]	@ (800322c <HAL_TIM_Base_MspInit+0x40>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	4a09      	ldr	r2, [pc, #36]	@ (800322c <HAL_TIM_Base_MspInit+0x40>)
 8003208:	f043 0320 	orr.w	r3, r3, #32
 800320c:	6413      	str	r3, [r2, #64]	@ 0x40
 800320e:	4b07      	ldr	r3, [pc, #28]	@ (800322c <HAL_TIM_Base_MspInit+0x40>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	f003 0320 	and.w	r3, r3, #32
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40001400 	.word	0x40001400
 800322c:	40023800 	.word	0x40023800

08003230 <udp_ntp_receive_callback>:
__IO uint8_t ntp_time_updated = 0;


// =====   =====
void udp_ntp_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8003230:	b5b0      	push	{r4, r5, r7, lr}
 8003232:	b08c      	sub	sp, #48	@ 0x30
 8003234:	af04      	add	r7, sp, #16
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
 800323c:	603b      	str	r3, [r7, #0]
    if (p->len >= NTP_PACKET_SIZE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	895b      	ldrh	r3, [r3, #10]
 8003242:	2b2f      	cmp	r3, #47	@ 0x2f
 8003244:	d938      	bls.n	80032b8 <udp_ntp_receive_callback+0x88>
    {
        uint32_t seconds;

        memcpy(&seconds, (uint8_t *)p->payload + 40, 4);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	3328      	adds	r3, #40	@ 0x28
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	61bb      	str	r3, [r7, #24]
        seconds = ntohl(seconds);
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	4618      	mov	r0, r3
 8003254:	f010 fcd8 	bl	8013c08 <lwip_htonl>
 8003258:	4603      	mov	r3, r0
 800325a:	61bb      	str	r3, [r7, #24]

        if (seconds > NTP_UNIX_OFFSET)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	4a1a      	ldr	r2, [pc, #104]	@ (80032c8 <udp_ntp_receive_callback+0x98>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d929      	bls.n	80032b8 <udp_ntp_receive_callback+0x88>
        {
            ntp_time_unix = seconds - NTP_UNIX_OFFSET;
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4b19      	ldr	r3, [pc, #100]	@ (80032cc <udp_ntp_receive_callback+0x9c>)
 8003268:	4413      	add	r3, r2
 800326a:	4a19      	ldr	r2, [pc, #100]	@ (80032d0 <udp_ntp_receive_callback+0xa0>)
 800326c:	6013      	str	r3, [r2, #0]

            // UNIX time -> UTC   
            time_t rawtime = (time_t)ntp_time_unix;
 800326e:	4b18      	ldr	r3, [pc, #96]	@ (80032d0 <udp_ntp_receive_callback+0xa0>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2200      	movs	r2, #0
 8003274:	461c      	mov	r4, r3
 8003276:	4615      	mov	r5, r2
 8003278:	e9c7 4504 	strd	r4, r5, [r7, #16]
            struct tm *timeinfo = gmtime(&rawtime);
 800327c:	f107 0310 	add.w	r3, r7, #16
 8003280:	4618      	mov	r0, r3
 8003282:	f01b fa09 	bl	801e698 <gmtime>
 8003286:	61f8      	str	r0, [r7, #28]

            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
                timeinfo->tm_year + 1900,
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	695b      	ldr	r3, [r3, #20]
            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
 800328c:	f203 706c 	addw	r0, r3, #1900	@ 0x76c
                timeinfo->tm_mon + 1,
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	691b      	ldr	r3, [r3, #16]
            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
 8003294:	1c5c      	adds	r4, r3, #1
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	68dd      	ldr	r5, [r3, #12]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	69fa      	ldr	r2, [r7, #28]
 80032a0:	6852      	ldr	r2, [r2, #4]
 80032a2:	69f9      	ldr	r1, [r7, #28]
 80032a4:	6809      	ldr	r1, [r1, #0]
 80032a6:	9102      	str	r1, [sp, #8]
 80032a8:	9201      	str	r2, [sp, #4]
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	462b      	mov	r3, r5
 80032ae:	4622      	mov	r2, r4
 80032b0:	4601      	mov	r1, r0
 80032b2:	4808      	ldr	r0, [pc, #32]	@ (80032d4 <udp_ntp_receive_callback+0xa4>)
 80032b4:	f01b f854 	bl	801e360 <iprintf>

            // STM32 RTC     
        }
    }

    pbuf_free(p);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f012 f881 	bl	80153c0 <pbuf_free>
}
 80032be:	bf00      	nop
 80032c0:	3720      	adds	r7, #32
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bdb0      	pop	{r4, r5, r7, pc}
 80032c6:	bf00      	nop
 80032c8:	83aa7e80 	.word	0x83aa7e80
 80032cc:	7c558180 	.word	0x7c558180
 80032d0:	2000146c 	.word	0x2000146c
 80032d4:	0801f918 	.word	0x0801f918

080032d8 <udp_ntp_send>:

// =====    =====
void udp_ntp_send(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
    struct pbuf *p;

    // NTP   
    memset(ntp_packet, 0, sizeof(ntp_packet));
 80032de:	2230      	movs	r2, #48	@ 0x30
 80032e0:	2100      	movs	r1, #0
 80032e2:	4811      	ldr	r0, [pc, #68]	@ (8003328 <udp_ntp_send+0x50>)
 80032e4:	f01b f9d0 	bl	801e688 <memset>
    ntp_packet[0] = 0x1B; // LI=0, VN=3, Mode=3 (Client)
 80032e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003328 <udp_ntp_send+0x50>)
 80032ea:	221b      	movs	r2, #27
 80032ec:	701a      	strb	r2, [r3, #0]

    p = pbuf_alloc(PBUF_TRANSPORT, NTP_PACKET_SIZE, PBUF_POOL);
 80032ee:	f44f 72c1 	mov.w	r2, #386	@ 0x182
 80032f2:	2130      	movs	r1, #48	@ 0x30
 80032f4:	2036      	movs	r0, #54	@ 0x36
 80032f6:	f011 fd7f 	bl	8014df8 <pbuf_alloc>
 80032fa:	6078      	str	r0, [r7, #4]
    if (p != NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00d      	beq.n	800331e <udp_ntp_send+0x46>
    {
        pbuf_take(p, ntp_packet, NTP_PACKET_SIZE);
 8003302:	2230      	movs	r2, #48	@ 0x30
 8003304:	4908      	ldr	r1, [pc, #32]	@ (8003328 <udp_ntp_send+0x50>)
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f012 fad2 	bl	80158b0 <pbuf_take>
        udp_send(ntp_pcb, p);
 800330c:	4b07      	ldr	r3, [pc, #28]	@ (800332c <udp_ntp_send+0x54>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4618      	mov	r0, r3
 8003314:	f018 f824 	bl	801b360 <udp_send>
        pbuf_free(p);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f012 f851 	bl	80153c0 <pbuf_free>
    }
}
 800331e:	bf00      	nop
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	2000143c 	.word	0x2000143c
 800332c:	20001434 	.word	0x20001434

08003330 <udp_ntp_client_init>:

// ===== NTP      =====
void udp_ntp_client_init(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
    ntp_pcb = udp_new();
 8003334:	f018 fb14 	bl	801b960 <udp_new>
 8003338:	4603      	mov	r3, r0
 800333a:	4a0f      	ldr	r2, [pc, #60]	@ (8003378 <udp_ntp_client_init+0x48>)
 800333c:	6013      	str	r3, [r2, #0]
    if (ntp_pcb == NULL)
 800333e:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <udp_ntp_client_init+0x48>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d103      	bne.n	800334e <udp_ntp_client_init+0x1e>
    {
        printf("Failed to create UDP PCB\r\n");
 8003346:	480d      	ldr	r0, [pc, #52]	@ (800337c <udp_ntp_client_init+0x4c>)
 8003348:	f01b f872 	bl	801e430 <puts>
        return;
 800334c:	e012      	b.n	8003374 <udp_ntp_client_init+0x44>
    }

    // NTP  IP  (: time.google.com = 216.239.35.0)
    IP4_ADDR(&ntp_server_ip, 216, 239, 35, 0);
 800334e:	4b0c      	ldr	r3, [pc, #48]	@ (8003380 <udp_ntp_client_init+0x50>)
 8003350:	4a0c      	ldr	r2, [pc, #48]	@ (8003384 <udp_ntp_client_init+0x54>)
 8003352:	601a      	str	r2, [r3, #0]

    udp_connect(ntp_pcb, &ntp_server_ip, NTP_PORT);
 8003354:	4b08      	ldr	r3, [pc, #32]	@ (8003378 <udp_ntp_client_init+0x48>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	227b      	movs	r2, #123	@ 0x7b
 800335a:	4909      	ldr	r1, [pc, #36]	@ (8003380 <udp_ntp_client_init+0x50>)
 800335c:	4618      	mov	r0, r3
 800335e:	f018 fa71 	bl	801b844 <udp_connect>
    udp_recv(ntp_pcb, udp_ntp_receive_callback, NULL);
 8003362:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <udp_ntp_client_init+0x48>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2200      	movs	r2, #0
 8003368:	4907      	ldr	r1, [pc, #28]	@ (8003388 <udp_ntp_client_init+0x58>)
 800336a:	4618      	mov	r0, r3
 800336c:	f018 fad8 	bl	801b920 <udp_recv>

    udp_ntp_send();  //  
 8003370:	f7ff ffb2 	bl	80032d8 <udp_ntp_send>
}
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20001434 	.word	0x20001434
 800337c:	0801f948 	.word	0x0801f948
 8003380:	20001438 	.word	0x20001438
 8003384:	0023efd8 	.word	0x0023efd8
 8003388:	08003231 	.word	0x08003231

0800338c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003390:	4b11      	ldr	r3, [pc, #68]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 8003392:	4a12      	ldr	r2, [pc, #72]	@ (80033dc <MX_USART3_UART_Init+0x50>)
 8003394:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003396:	4b10      	ldr	r3, [pc, #64]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 8003398:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800339c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800339e:	4b0e      	ldr	r3, [pc, #56]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80033a4:	4b0c      	ldr	r3, [pc, #48]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80033aa:	4b0b      	ldr	r3, [pc, #44]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80033b0:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 80033b2:	220c      	movs	r2, #12
 80033b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033b6:	4b08      	ldr	r3, [pc, #32]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80033bc:	4b06      	ldr	r3, [pc, #24]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 80033be:	2200      	movs	r2, #0
 80033c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80033c2:	4805      	ldr	r0, [pc, #20]	@ (80033d8 <MX_USART3_UART_Init+0x4c>)
 80033c4:	f005 fd80 	bl	8008ec8 <HAL_UART_Init>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80033ce:	f7ff fb4d 	bl	8002a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80033d2:	bf00      	nop
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	20001470 	.word	0x20001470
 80033dc:	40004800 	.word	0x40004800

080033e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b08a      	sub	sp, #40	@ 0x28
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e8:	f107 0314 	add.w	r3, r7, #20
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	605a      	str	r2, [r3, #4]
 80033f2:	609a      	str	r2, [r3, #8]
 80033f4:	60da      	str	r2, [r3, #12]
 80033f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a19      	ldr	r2, [pc, #100]	@ (8003464 <HAL_UART_MspInit+0x84>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d12c      	bne.n	800345c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
 8003406:	4b18      	ldr	r3, [pc, #96]	@ (8003468 <HAL_UART_MspInit+0x88>)
 8003408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340a:	4a17      	ldr	r2, [pc, #92]	@ (8003468 <HAL_UART_MspInit+0x88>)
 800340c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003410:	6413      	str	r3, [r2, #64]	@ 0x40
 8003412:	4b15      	ldr	r3, [pc, #84]	@ (8003468 <HAL_UART_MspInit+0x88>)
 8003414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003416:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800341a:	613b      	str	r3, [r7, #16]
 800341c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	60fb      	str	r3, [r7, #12]
 8003422:	4b11      	ldr	r3, [pc, #68]	@ (8003468 <HAL_UART_MspInit+0x88>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	4a10      	ldr	r2, [pc, #64]	@ (8003468 <HAL_UART_MspInit+0x88>)
 8003428:	f043 0308 	orr.w	r3, r3, #8
 800342c:	6313      	str	r3, [r2, #48]	@ 0x30
 800342e:	4b0e      	ldr	r3, [pc, #56]	@ (8003468 <HAL_UART_MspInit+0x88>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	60fb      	str	r3, [r7, #12]
 8003438:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800343a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800343e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003440:	2302      	movs	r3, #2
 8003442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003444:	2300      	movs	r3, #0
 8003446:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003448:	2303      	movs	r3, #3
 800344a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800344c:	2307      	movs	r3, #7
 800344e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003450:	f107 0314 	add.w	r3, r7, #20
 8003454:	4619      	mov	r1, r3
 8003456:	4805      	ldr	r0, [pc, #20]	@ (800346c <HAL_UART_MspInit+0x8c>)
 8003458:	f002 fd1e 	bl	8005e98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800345c:	bf00      	nop
 800345e:	3728      	adds	r7, #40	@ 0x28
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40004800 	.word	0x40004800
 8003468:	40023800 	.word	0x40023800
 800346c:	40020c00 	.word	0x40020c00

08003470 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003470:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003474:	f7ff fe72 	bl	800315c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003478:	480c      	ldr	r0, [pc, #48]	@ (80034ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800347a:	490d      	ldr	r1, [pc, #52]	@ (80034b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800347c:	4a0d      	ldr	r2, [pc, #52]	@ (80034b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800347e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003480:	e002      	b.n	8003488 <LoopCopyDataInit>

08003482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003486:	3304      	adds	r3, #4

08003488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800348a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800348c:	d3f9      	bcc.n	8003482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800348e:	4a0a      	ldr	r2, [pc, #40]	@ (80034b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003490:	4c0a      	ldr	r4, [pc, #40]	@ (80034bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003494:	e001      	b.n	800349a <LoopFillZerobss>

08003496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003498:	3204      	adds	r2, #4

0800349a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800349a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800349c:	d3fb      	bcc.n	8003496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800349e:	f01b fa63 	bl	801e968 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034a2:	f7ff f995 	bl	80027d0 <main>
  bx  lr    
 80034a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80034a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b0:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80034b4:	08022d48 	.word	0x08022d48
  ldr r2, =_sbss
 80034b8:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80034bc:	20012da8 	.word	0x20012da8

080034c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034c0:	e7fe      	b.n	80034c0 <ADC_IRQHandler>

080034c2 <DP83848_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ERROR if missing mandatory function
  */
int32_t  DP83848_RegisterBusIO(dp83848_Object_t *pObj, dp83848_IOCtx_t *ioctx)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
 80034ca:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00b      	beq.n	80034ea <DP83848_RegisterBusIO+0x28>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d007      	beq.n	80034ea <DP83848_RegisterBusIO+0x28>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <DP83848_RegisterBusIO+0x28>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d102      	bne.n	80034f0 <DP83848_RegisterBusIO+0x2e>
  {
    return DP83848_STATUS_ERROR;
 80034ea:	f04f 33ff 	mov.w	r3, #4294967295
 80034ee:	e014      	b.n	800351a <DP83848_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	619a      	str	r2, [r3, #24]

  return DP83848_STATUS_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <DP83848_Init>:
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ADDRESS_ERROR if cannot find device address
  *         DP83848_STATUS_READ_ERROR if connot read register
  */
 int32_t DP83848_Init(dp83848_Object_t *pObj)
 {
 8003526:	b580      	push	{r7, lr}
 8003528:	b086      	sub	sp, #24
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	2300      	movs	r3, #0
 8003534:	617b      	str	r3, [r7, #20]
   int32_t status = DP83848_STATUS_OK;
 8003536:	2300      	movs	r3, #0
 8003538:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d139      	bne.n	80035b6 <DP83848_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <DP83848_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = DP83848_MAX_DEV_ADDR + 1;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2220      	movs	r2, #32
 8003554:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
 800355a:	e01c      	b.n	8003596 <DP83848_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, DP83848_SMR, &regvalue) < 0)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	f107 020c 	add.w	r2, r7, #12
 8003564:	2119      	movs	r1, #25
 8003566:	6978      	ldr	r0, [r7, #20]
 8003568:	4798      	blx	r3
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	da03      	bge.n	8003578 <DP83848_Init+0x52>
       {
         status = DP83848_STATUS_READ_ERROR;
 8003570:	f06f 0304 	mvn.w	r3, #4
 8003574:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8003576:	e00b      	b.n	8003590 <DP83848_Init+0x6a>
       }

       if((regvalue & DP83848_SMR_PHY_ADDR) == addr)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f003 031f 	and.w	r3, r3, #31
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	429a      	cmp	r2, r3
 8003582:	d105      	bne.n	8003590 <DP83848_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	601a      	str	r2, [r3, #0]
         status = DP83848_STATUS_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	613b      	str	r3, [r7, #16]
         break;
 800358e:	e005      	b.n	800359c <DP83848_Init+0x76>
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	3301      	adds	r3, #1
 8003594:	617b      	str	r3, [r7, #20]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2b1f      	cmp	r3, #31
 800359a:	d9df      	bls.n	800355c <DP83848_Init+0x36>
       }
     }

     if(pObj->DevAddr > DP83848_MAX_DEV_ADDR)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b1f      	cmp	r3, #31
 80035a2:	d902      	bls.n	80035aa <DP83848_Init+0x84>
     {
       status = DP83848_STATUS_ADDRESS_ERROR;
 80035a4:	f06f 0302 	mvn.w	r3, #2
 80035a8:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == DP83848_STATUS_OK)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d102      	bne.n	80035b6 <DP83848_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80035b6:	693b      	ldr	r3, [r7, #16]
 }
 80035b8:	4618      	mov	r0, r3
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <DP83848_GetLinkState>:
  *         DP83848_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  */
int32_t DP83848_GetLinkState(dp83848_Object_t *pObj)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80035c8:	2300      	movs	r3, #0
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	6810      	ldr	r0, [r2, #0]
 80035d4:	f107 020c 	add.w	r2, r7, #12
 80035d8:	2101      	movs	r1, #1
 80035da:	4798      	blx	r3
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	da02      	bge.n	80035e8 <DP83848_GetLinkState+0x28>
  {
    return DP83848_STATUS_READ_ERROR;
 80035e2:	f06f 0304 	mvn.w	r3, #4
 80035e6:	e06e      	b.n	80036c6 <DP83848_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6810      	ldr	r0, [r2, #0]
 80035f0:	f107 020c 	add.w	r2, r7, #12
 80035f4:	2101      	movs	r1, #1
 80035f6:	4798      	blx	r3
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	da02      	bge.n	8003604 <DP83848_GetLinkState+0x44>
  {
    return DP83848_STATUS_READ_ERROR;
 80035fe:	f06f 0304 	mvn.w	r3, #4
 8003602:	e060      	b.n	80036c6 <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BSR_LINK_STATUS) == 0)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <DP83848_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return DP83848_STATUS_LINK_DOWN;
 800360e:	2301      	movs	r3, #1
 8003610:	e059      	b.n	80036c6 <DP83848_GetLinkState+0x106>
  }

  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &readval) < 0)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6810      	ldr	r0, [r2, #0]
 800361a:	f107 020c 	add.w	r2, r7, #12
 800361e:	2100      	movs	r1, #0
 8003620:	4798      	blx	r3
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	da02      	bge.n	800362e <DP83848_GetLinkState+0x6e>
  {
    return DP83848_STATUS_READ_ERROR;
 8003628:	f06f 0304 	mvn.w	r3, #4
 800362c:	e04b      	b.n	80036c6 <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BCR_AUTONEGO_EN) != DP83848_BCR_AUTONEGO_EN)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d11b      	bne.n	8003670 <DP83848_GetLinkState+0xb0>
  {
    if(((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT) && ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d006      	beq.n	8003650 <DP83848_GetLinkState+0x90>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003648:	2b00      	cmp	r3, #0
 800364a:	d001      	beq.n	8003650 <DP83848_GetLinkState+0x90>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 800364c:	2302      	movs	r3, #2
 800364e:	e03a      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <DP83848_GetLinkState+0x9e>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 800365a:	2303      	movs	r3, #3
 800365c:	e033      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <DP83848_GetLinkState+0xac>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 8003668:	2304      	movs	r3, #4
 800366a:	e02c      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 800366c:	2305      	movs	r3, #5
 800366e:	e02a      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_PHYSCSR, &readval) < 0)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	6810      	ldr	r0, [r2, #0]
 8003678:	f107 020c 	add.w	r2, r7, #12
 800367c:	2110      	movs	r1, #16
 800367e:	4798      	blx	r3
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	da02      	bge.n	800368c <DP83848_GetLinkState+0xcc>
    {
      return DP83848_STATUS_READ_ERROR;
 8003686:	f06f 0304 	mvn.w	r3, #4
 800368a:	e01c      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & DP83848_PHYSCSR_AUTONEGO_DONE) == 0)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f003 0310 	and.w	r3, r3, #16
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <DP83848_GetLinkState+0xda>
    {
      return DP83848_STATUS_AUTONEGO_NOTDONE;
 8003696:	2306      	movs	r3, #6
 8003698:	e015      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }

    if((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_FD)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f003 0306 	and.w	r3, r3, #6
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d101      	bne.n	80036a8 <DP83848_GetLinkState+0xe8>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 80036a4:	2302      	movs	r3, #2
 80036a6:	e00e      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_HD)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f003 0306 	and.w	r3, r3, #6
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <DP83848_GetLinkState+0xf6>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e007      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_10BT_FD)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f003 0306 	and.w	r3, r3, #6
 80036bc:	2b06      	cmp	r3, #6
 80036be:	d101      	bne.n	80036c4 <DP83848_GetLinkState+0x104>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 80036c0:	2304      	movs	r3, #4
 80036c2:	e000      	b.n	80036c6 <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 80036c4:	2305      	movs	r3, #5
    }
  }
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
	...

080036d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003710 <HAL_Init+0x40>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003710 <HAL_Init+0x40>)
 80036da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003710 <HAL_Init+0x40>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003710 <HAL_Init+0x40>)
 80036e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036ec:	4b08      	ldr	r3, [pc, #32]	@ (8003710 <HAL_Init+0x40>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a07      	ldr	r2, [pc, #28]	@ (8003710 <HAL_Init+0x40>)
 80036f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036f8:	2003      	movs	r0, #3
 80036fa:	f000 fd12 	bl	8004122 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036fe:	200f      	movs	r0, #15
 8003700:	f7ff fb76 	bl	8002df0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003704:	f7ff fb48 	bl	8002d98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	40023c00 	.word	0x40023c00

08003714 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003718:	4b06      	ldr	r3, [pc, #24]	@ (8003734 <HAL_IncTick+0x20>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	461a      	mov	r2, r3
 800371e:	4b06      	ldr	r3, [pc, #24]	@ (8003738 <HAL_IncTick+0x24>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4413      	add	r3, r2
 8003724:	4a04      	ldr	r2, [pc, #16]	@ (8003738 <HAL_IncTick+0x24>)
 8003726:	6013      	str	r3, [r2, #0]
}
 8003728:	bf00      	nop
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	20000010 	.word	0x20000010
 8003738:	200014b8 	.word	0x200014b8

0800373c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  return uwTick;
 8003740:	4b03      	ldr	r3, [pc, #12]	@ (8003750 <HAL_GetTick+0x14>)
 8003742:	681b      	ldr	r3, [r3, #0]
}
 8003744:	4618      	mov	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	200014b8 	.word	0x200014b8

08003754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800375c:	f7ff ffee 	bl	800373c <HAL_GetTick>
 8003760:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800376c:	d005      	beq.n	800377a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800376e:	4b0a      	ldr	r3, [pc, #40]	@ (8003798 <HAL_Delay+0x44>)
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	461a      	mov	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4413      	add	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800377a:	bf00      	nop
 800377c:	f7ff ffde 	bl	800373c <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	429a      	cmp	r2, r3
 800378a:	d8f7      	bhi.n	800377c <HAL_Delay+0x28>
  {
  }
}
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	3710      	adds	r7, #16
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	20000010 	.word	0x20000010

0800379c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037a4:	2300      	movs	r3, #0
 80037a6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e033      	b.n	800381a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7fe f982 	bl	8001ac4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d2:	f003 0310 	and.w	r3, r3, #16
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d118      	bne.n	800380c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80037e2:	f023 0302 	bic.w	r3, r3, #2
 80037e6:	f043 0202 	orr.w	r2, r3, #2
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 fa6c 	bl	8003ccc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fe:	f023 0303 	bic.w	r3, r3, #3
 8003802:	f043 0201 	orr.w	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	641a      	str	r2, [r3, #64]	@ 0x40
 800380a:	e001      	b.n	8003810 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003818:	7bfb      	ldrb	r3, [r7, #15]
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003834:	2300      	movs	r3, #0
 8003836:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_ADC_Start_DMA+0x22>
 8003842:	2302      	movs	r3, #2
 8003844:	e0eb      	b.n	8003a1e <HAL_ADC_Start_DMA+0x1fa>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b01      	cmp	r3, #1
 800385a:	d018      	beq.n	800388e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f042 0201 	orr.w	r2, r2, #1
 800386a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800386c:	4b6e      	ldr	r3, [pc, #440]	@ (8003a28 <HAL_ADC_Start_DMA+0x204>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a6e      	ldr	r2, [pc, #440]	@ (8003a2c <HAL_ADC_Start_DMA+0x208>)
 8003872:	fba2 2303 	umull	r2, r3, r2, r3
 8003876:	0c9a      	lsrs	r2, r3, #18
 8003878:	4613      	mov	r3, r2
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	4413      	add	r3, r2
 800387e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003880:	e002      	b.n	8003888 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	3b01      	subs	r3, #1
 8003886:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1f9      	bne.n	8003882 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003898:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800389c:	d107      	bne.n	80038ae <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038ac:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	f040 80a3 	bne.w	8003a04 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d007      	beq.n	80038f0 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80038e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038fc:	d106      	bne.n	800390c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003902:	f023 0206 	bic.w	r2, r3, #6
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	645a      	str	r2, [r3, #68]	@ 0x44
 800390a:	e002      	b.n	8003912 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800391a:	4b45      	ldr	r3, [pc, #276]	@ (8003a30 <HAL_ADC_Start_DMA+0x20c>)
 800391c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003922:	4a44      	ldr	r2, [pc, #272]	@ (8003a34 <HAL_ADC_Start_DMA+0x210>)
 8003924:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800392a:	4a43      	ldr	r2, [pc, #268]	@ (8003a38 <HAL_ADC_Start_DMA+0x214>)
 800392c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003932:	4a42      	ldr	r2, [pc, #264]	@ (8003a3c <HAL_ADC_Start_DMA+0x218>)
 8003934:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800393e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800394e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689a      	ldr	r2, [r3, #8]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800395e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	334c      	adds	r3, #76	@ 0x4c
 800396a:	4619      	mov	r1, r3
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f000 fcba 	bl	80042e8 <HAL_DMA_Start_IT>
 8003974:	4603      	mov	r3, r0
 8003976:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f003 031f 	and.w	r3, r3, #31
 8003980:	2b00      	cmp	r3, #0
 8003982:	d12a      	bne.n	80039da <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a2d      	ldr	r2, [pc, #180]	@ (8003a40 <HAL_ADC_Start_DMA+0x21c>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d015      	beq.n	80039ba <HAL_ADC_Start_DMA+0x196>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a2c      	ldr	r2, [pc, #176]	@ (8003a44 <HAL_ADC_Start_DMA+0x220>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d105      	bne.n	80039a4 <HAL_ADC_Start_DMA+0x180>
 8003998:	4b25      	ldr	r3, [pc, #148]	@ (8003a30 <HAL_ADC_Start_DMA+0x20c>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 031f 	and.w	r3, r3, #31
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00a      	beq.n	80039ba <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a27      	ldr	r2, [pc, #156]	@ (8003a48 <HAL_ADC_Start_DMA+0x224>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d136      	bne.n	8003a1c <HAL_ADC_Start_DMA+0x1f8>
 80039ae:	4b20      	ldr	r3, [pc, #128]	@ (8003a30 <HAL_ADC_Start_DMA+0x20c>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d130      	bne.n	8003a1c <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d129      	bne.n	8003a1c <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	e020      	b.n	8003a1c <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a18      	ldr	r2, [pc, #96]	@ (8003a40 <HAL_ADC_Start_DMA+0x21c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d11b      	bne.n	8003a1c <HAL_ADC_Start_DMA+0x1f8>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d114      	bne.n	8003a1c <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689a      	ldr	r2, [r3, #8]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003a00:	609a      	str	r2, [r3, #8]
 8003a02:	e00b      	b.n	8003a1c <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	f043 0210 	orr.w	r2, r3, #16
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a14:	f043 0201 	orr.w	r2, r3, #1
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003a1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3720      	adds	r7, #32
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	20000008 	.word	0x20000008
 8003a2c:	431bde83 	.word	0x431bde83
 8003a30:	40012300 	.word	0x40012300
 8003a34:	08003ec5 	.word	0x08003ec5
 8003a38:	08003f7f 	.word	0x08003f7f
 8003a3c:	08003f9b 	.word	0x08003f9b
 8003a40:	40012000 	.word	0x40012000
 8003a44:	40012100 	.word	0x40012100
 8003a48:	40012200 	.word	0x40012200

08003a4c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a92:	2300      	movs	r3, #0
 8003a94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d101      	bne.n	8003aa4 <HAL_ADC_ConfigChannel+0x1c>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e105      	b.n	8003cb0 <HAL_ADC_ConfigChannel+0x228>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b09      	cmp	r3, #9
 8003ab2:	d925      	bls.n	8003b00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68d9      	ldr	r1, [r3, #12]
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	4413      	add	r3, r2
 8003ac8:	3b1e      	subs	r3, #30
 8003aca:	2207      	movs	r2, #7
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	43da      	mvns	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	400a      	ands	r2, r1
 8003ad8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68d9      	ldr	r1, [r3, #12]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	689a      	ldr	r2, [r3, #8]
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	4618      	mov	r0, r3
 8003aec:	4603      	mov	r3, r0
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	4403      	add	r3, r0
 8003af2:	3b1e      	subs	r3, #30
 8003af4:	409a      	lsls	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	60da      	str	r2, [r3, #12]
 8003afe:	e022      	b.n	8003b46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6919      	ldr	r1, [r3, #16]
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4613      	mov	r3, r2
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	4413      	add	r3, r2
 8003b14:	2207      	movs	r2, #7
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	43da      	mvns	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	400a      	ands	r2, r1
 8003b22:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6919      	ldr	r1, [r3, #16]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	4618      	mov	r0, r3
 8003b36:	4603      	mov	r3, r0
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	4403      	add	r3, r0
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b06      	cmp	r3, #6
 8003b4c:	d824      	bhi.n	8003b98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	4413      	add	r3, r2
 8003b5e:	3b05      	subs	r3, #5
 8003b60:	221f      	movs	r2, #31
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43da      	mvns	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	400a      	ands	r2, r1
 8003b6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	4613      	mov	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	3b05      	subs	r3, #5
 8003b8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b96:	e04c      	b.n	8003c32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b0c      	cmp	r3, #12
 8003b9e:	d824      	bhi.n	8003bea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	3b23      	subs	r3, #35	@ 0x23
 8003bb2:	221f      	movs	r2, #31
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43da      	mvns	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	400a      	ands	r2, r1
 8003bc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	4618      	mov	r0, r3
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4413      	add	r3, r2
 8003bda:	3b23      	subs	r3, #35	@ 0x23
 8003bdc:	fa00 f203 	lsl.w	r2, r0, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003be8:	e023      	b.n	8003c32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	3b41      	subs	r3, #65	@ 0x41
 8003bfc:	221f      	movs	r2, #31
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	43da      	mvns	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	400a      	ands	r2, r1
 8003c0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	4618      	mov	r0, r3
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	3b41      	subs	r3, #65	@ 0x41
 8003c26:	fa00 f203 	lsl.w	r2, r0, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c32:	4b22      	ldr	r3, [pc, #136]	@ (8003cbc <HAL_ADC_ConfigChannel+0x234>)
 8003c34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a21      	ldr	r2, [pc, #132]	@ (8003cc0 <HAL_ADC_ConfigChannel+0x238>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d109      	bne.n	8003c54 <HAL_ADC_ConfigChannel+0x1cc>
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b12      	cmp	r3, #18
 8003c46:	d105      	bne.n	8003c54 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a19      	ldr	r2, [pc, #100]	@ (8003cc0 <HAL_ADC_ConfigChannel+0x238>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d123      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x21e>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2b10      	cmp	r3, #16
 8003c64:	d003      	beq.n	8003c6e <HAL_ADC_ConfigChannel+0x1e6>
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2b11      	cmp	r3, #17
 8003c6c:	d11b      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b10      	cmp	r3, #16
 8003c80:	d111      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c82:	4b10      	ldr	r3, [pc, #64]	@ (8003cc4 <HAL_ADC_ConfigChannel+0x23c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a10      	ldr	r2, [pc, #64]	@ (8003cc8 <HAL_ADC_ConfigChannel+0x240>)
 8003c88:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8c:	0c9a      	lsrs	r2, r3, #18
 8003c8e:	4613      	mov	r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	4413      	add	r3, r2
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003c98:	e002      	b.n	8003ca0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f9      	bne.n	8003c9a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3714      	adds	r7, #20
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr
 8003cbc:	40012300 	.word	0x40012300
 8003cc0:	40012000 	.word	0x40012000
 8003cc4:	20000008 	.word	0x20000008
 8003cc8:	431bde83 	.word	0x431bde83

08003ccc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cd4:	4b79      	ldr	r3, [pc, #484]	@ (8003ebc <ADC_Init+0x1f0>)
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	431a      	orrs	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6859      	ldr	r1, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	021a      	lsls	r2, r3, #8
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003d24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6859      	ldr	r1, [r3, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6899      	ldr	r1, [r3, #8]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68da      	ldr	r2, [r3, #12]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5e:	4a58      	ldr	r2, [pc, #352]	@ (8003ec0 <ADC_Init+0x1f4>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d022      	beq.n	8003daa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689a      	ldr	r2, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d72:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6899      	ldr	r1, [r3, #8]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	430a      	orrs	r2, r1
 8003d84:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003d94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6899      	ldr	r1, [r3, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	e00f      	b.n	8003dca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	689a      	ldr	r2, [r3, #8]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003db8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003dc8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 0202 	bic.w	r2, r2, #2
 8003dd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6899      	ldr	r1, [r3, #8]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	7e1b      	ldrb	r3, [r3, #24]
 8003de4:	005a      	lsls	r2, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d01b      	beq.n	8003e30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e06:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003e16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6859      	ldr	r1, [r3, #4]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e22:	3b01      	subs	r3, #1
 8003e24:	035a      	lsls	r2, r3, #13
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	605a      	str	r2, [r3, #4]
 8003e2e:	e007      	b.n	8003e40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e3e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	051a      	lsls	r2, r3, #20
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	430a      	orrs	r2, r1
 8003e64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003e74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6899      	ldr	r1, [r3, #8]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e82:	025a      	lsls	r2, r3, #9
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689a      	ldr	r2, [r3, #8]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6899      	ldr	r1, [r3, #8]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	029a      	lsls	r2, r3, #10
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	609a      	str	r2, [r3, #8]
}
 8003eb0:	bf00      	nop
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	40012300 	.word	0x40012300
 8003ec0:	0f000001 	.word	0x0f000001

08003ec4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d13c      	bne.n	8003f58 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d12b      	bne.n	8003f50 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d127      	bne.n	8003f50 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f06:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d006      	beq.n	8003f1c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d119      	bne.n	8003f50 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 0220 	bic.w	r2, r2, #32
 8003f2a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d105      	bne.n	8003f50 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	f043 0201 	orr.w	r2, r3, #1
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f7ff fd7b 	bl	8003a4c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003f56:	e00e      	b.n	8003f76 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5c:	f003 0310 	and.w	r3, r3, #16
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f7ff fd85 	bl	8003a74 <HAL_ADC_ErrorCallback>
}
 8003f6a:	e004      	b.n	8003f76 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	4798      	blx	r3
}
 8003f76:	bf00      	nop
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b084      	sub	sp, #16
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f8a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f7ff fd67 	bl	8003a60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f92:	bf00      	nop
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b084      	sub	sp, #16
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2240      	movs	r2, #64	@ 0x40
 8003fac:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb2:	f043 0204 	orr.w	r2, r3, #4
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f7ff fd5a 	bl	8003a74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fc0:	bf00      	nop
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800400c <__NVIC_SetPriorityGrouping+0x44>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ff0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ff4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ffa:	4a04      	ldr	r2, [pc, #16]	@ (800400c <__NVIC_SetPriorityGrouping+0x44>)
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	60d3      	str	r3, [r2, #12]
}
 8004000:	bf00      	nop
 8004002:	3714      	adds	r7, #20
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	e000ed00 	.word	0xe000ed00

08004010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004014:	4b04      	ldr	r3, [pc, #16]	@ (8004028 <__NVIC_GetPriorityGrouping+0x18>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	f003 0307 	and.w	r3, r3, #7
}
 800401e:	4618      	mov	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	4603      	mov	r3, r0
 8004034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403a:	2b00      	cmp	r3, #0
 800403c:	db0b      	blt.n	8004056 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800403e:	79fb      	ldrb	r3, [r7, #7]
 8004040:	f003 021f 	and.w	r2, r3, #31
 8004044:	4907      	ldr	r1, [pc, #28]	@ (8004064 <__NVIC_EnableIRQ+0x38>)
 8004046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	2001      	movs	r0, #1
 800404e:	fa00 f202 	lsl.w	r2, r0, r2
 8004052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	e000e100 	.word	0xe000e100

08004068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	6039      	str	r1, [r7, #0]
 8004072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004078:	2b00      	cmp	r3, #0
 800407a:	db0a      	blt.n	8004092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	b2da      	uxtb	r2, r3
 8004080:	490c      	ldr	r1, [pc, #48]	@ (80040b4 <__NVIC_SetPriority+0x4c>)
 8004082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004086:	0112      	lsls	r2, r2, #4
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	440b      	add	r3, r1
 800408c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004090:	e00a      	b.n	80040a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	b2da      	uxtb	r2, r3
 8004096:	4908      	ldr	r1, [pc, #32]	@ (80040b8 <__NVIC_SetPriority+0x50>)
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	3b04      	subs	r3, #4
 80040a0:	0112      	lsls	r2, r2, #4
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	440b      	add	r3, r1
 80040a6:	761a      	strb	r2, [r3, #24]
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	e000e100 	.word	0xe000e100
 80040b8:	e000ed00 	.word	0xe000ed00

080040bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040bc:	b480      	push	{r7}
 80040be:	b089      	sub	sp, #36	@ 0x24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f1c3 0307 	rsb	r3, r3, #7
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	bf28      	it	cs
 80040da:	2304      	movcs	r3, #4
 80040dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	3304      	adds	r3, #4
 80040e2:	2b06      	cmp	r3, #6
 80040e4:	d902      	bls.n	80040ec <NVIC_EncodePriority+0x30>
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	3b03      	subs	r3, #3
 80040ea:	e000      	b.n	80040ee <NVIC_EncodePriority+0x32>
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f0:	f04f 32ff 	mov.w	r2, #4294967295
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	43da      	mvns	r2, r3
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	401a      	ands	r2, r3
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004104:	f04f 31ff 	mov.w	r1, #4294967295
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	fa01 f303 	lsl.w	r3, r1, r3
 800410e:	43d9      	mvns	r1, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004114:	4313      	orrs	r3, r2
         );
}
 8004116:	4618      	mov	r0, r3
 8004118:	3724      	adds	r7, #36	@ 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b082      	sub	sp, #8
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7ff ff4c 	bl	8003fc8 <__NVIC_SetPriorityGrouping>
}
 8004130:	bf00      	nop
 8004132:	3708      	adds	r7, #8
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	4603      	mov	r3, r0
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
 8004144:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004146:	2300      	movs	r3, #0
 8004148:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800414a:	f7ff ff61 	bl	8004010 <__NVIC_GetPriorityGrouping>
 800414e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	68b9      	ldr	r1, [r7, #8]
 8004154:	6978      	ldr	r0, [r7, #20]
 8004156:	f7ff ffb1 	bl	80040bc <NVIC_EncodePriority>
 800415a:	4602      	mov	r2, r0
 800415c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004160:	4611      	mov	r1, r2
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff ff80 	bl	8004068 <__NVIC_SetPriority>
}
 8004168:	bf00      	nop
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff ff54 	bl	800402c <__NVIC_EnableIRQ>
}
 8004184:	bf00      	nop
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004198:	f7ff fad0 	bl	800373c <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e099      	b.n	80042dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2202      	movs	r2, #2
 80041ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0201 	bic.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041c8:	e00f      	b.n	80041ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041ca:	f7ff fab7 	bl	800373c <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b05      	cmp	r3, #5
 80041d6:	d908      	bls.n	80041ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2220      	movs	r2, #32
 80041dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2203      	movs	r2, #3
 80041e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e078      	b.n	80042dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1e8      	bne.n	80041ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	4b38      	ldr	r3, [pc, #224]	@ (80042e4 <HAL_DMA_Init+0x158>)
 8004204:	4013      	ands	r3, r2
 8004206:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004216:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004222:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800422e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4313      	orrs	r3, r2
 800423a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004240:	2b04      	cmp	r3, #4
 8004242:	d107      	bne.n	8004254 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424c:	4313      	orrs	r3, r2
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4313      	orrs	r3, r2
 8004252:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	f023 0307 	bic.w	r3, r3, #7
 800426a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	4313      	orrs	r3, r2
 8004274:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427a:	2b04      	cmp	r3, #4
 800427c:	d117      	bne.n	80042ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	4313      	orrs	r3, r2
 8004286:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00e      	beq.n	80042ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 fb0d 	bl	80048b0 <DMA_CheckFifoParam>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2240      	movs	r2, #64	@ 0x40
 80042a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80042aa:	2301      	movs	r3, #1
 80042ac:	e016      	b.n	80042dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fac4 	bl	8004844 <DMA_CalcBaseAndBitshift>
 80042bc:	4603      	mov	r3, r0
 80042be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c4:	223f      	movs	r2, #63	@ 0x3f
 80042c6:	409a      	lsls	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	f010803f 	.word	0xf010803f

080042e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
 80042f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042f6:	2300      	movs	r3, #0
 80042f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004306:	2b01      	cmp	r3, #1
 8004308:	d101      	bne.n	800430e <HAL_DMA_Start_IT+0x26>
 800430a:	2302      	movs	r3, #2
 800430c:	e040      	b.n	8004390 <HAL_DMA_Start_IT+0xa8>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b01      	cmp	r3, #1
 8004320:	d12f      	bne.n	8004382 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2202      	movs	r2, #2
 8004326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	68b9      	ldr	r1, [r7, #8]
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 fa56 	bl	80047e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004340:	223f      	movs	r2, #63	@ 0x3f
 8004342:	409a      	lsls	r2, r3
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 0216 	orr.w	r2, r2, #22
 8004356:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435c:	2b00      	cmp	r3, #0
 800435e:	d007      	beq.n	8004370 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f042 0208 	orr.w	r2, r2, #8
 800436e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	e005      	b.n	800438e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800438a:	2302      	movs	r3, #2
 800438c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800438e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80043a6:	f7ff f9c9 	bl	800373c <HAL_GetTick>
 80043aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d008      	beq.n	80043ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2280      	movs	r2, #128	@ 0x80
 80043bc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e052      	b.n	8004470 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0216 	bic.w	r2, r2, #22
 80043d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695a      	ldr	r2, [r3, #20]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d103      	bne.n	80043fa <HAL_DMA_Abort+0x62>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 0208 	bic.w	r2, r2, #8
 8004408:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0201 	bic.w	r2, r2, #1
 8004418:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800441a:	e013      	b.n	8004444 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800441c:	f7ff f98e 	bl	800373c <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b05      	cmp	r3, #5
 8004428:	d90c      	bls.n	8004444 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2203      	movs	r2, #3
 8004434:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e015      	b.n	8004470 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1e4      	bne.n	800441c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004456:	223f      	movs	r2, #63	@ 0x3f
 8004458:	409a      	lsls	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d004      	beq.n	8004496 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2280      	movs	r2, #128	@ 0x80
 8004490:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e00c      	b.n	80044b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2205      	movs	r2, #5
 800449a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0201 	bic.w	r2, r2, #1
 80044ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80044c8:	4b8e      	ldr	r3, [pc, #568]	@ (8004704 <HAL_DMA_IRQHandler+0x248>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a8e      	ldr	r2, [pc, #568]	@ (8004708 <HAL_DMA_IRQHandler+0x24c>)
 80044ce:	fba2 2303 	umull	r2, r3, r2, r3
 80044d2:	0a9b      	lsrs	r3, r3, #10
 80044d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e6:	2208      	movs	r2, #8
 80044e8:	409a      	lsls	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	4013      	ands	r3, r2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d01a      	beq.n	8004528 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d013      	beq.n	8004528 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0204 	bic.w	r2, r2, #4
 800450e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004514:	2208      	movs	r2, #8
 8004516:	409a      	lsls	r2, r3
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004520:	f043 0201 	orr.w	r2, r3, #1
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452c:	2201      	movs	r2, #1
 800452e:	409a      	lsls	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4013      	ands	r3, r2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d012      	beq.n	800455e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00b      	beq.n	800455e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454a:	2201      	movs	r2, #1
 800454c:	409a      	lsls	r2, r3
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	f043 0202 	orr.w	r2, r3, #2
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004562:	2204      	movs	r2, #4
 8004564:	409a      	lsls	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	4013      	ands	r3, r2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d012      	beq.n	8004594 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00b      	beq.n	8004594 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004580:	2204      	movs	r2, #4
 8004582:	409a      	lsls	r2, r3
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800458c:	f043 0204 	orr.w	r2, r3, #4
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004598:	2210      	movs	r2, #16
 800459a:	409a      	lsls	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4013      	ands	r3, r2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d043      	beq.n	800462c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d03c      	beq.n	800462c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b6:	2210      	movs	r2, #16
 80045b8:	409a      	lsls	r2, r3
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d018      	beq.n	80045fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d108      	bne.n	80045ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d024      	beq.n	800462c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	4798      	blx	r3
 80045ea:	e01f      	b.n	800462c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d01b      	beq.n	800462c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	4798      	blx	r3
 80045fc:	e016      	b.n	800462c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004608:	2b00      	cmp	r3, #0
 800460a:	d107      	bne.n	800461c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0208 	bic.w	r2, r2, #8
 800461a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004630:	2220      	movs	r2, #32
 8004632:	409a      	lsls	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4013      	ands	r3, r2
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 808f 	beq.w	800475c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0310 	and.w	r3, r3, #16
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 8087 	beq.w	800475c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004652:	2220      	movs	r2, #32
 8004654:	409a      	lsls	r2, r3
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b05      	cmp	r3, #5
 8004664:	d136      	bne.n	80046d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0216 	bic.w	r2, r2, #22
 8004674:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	695a      	ldr	r2, [r3, #20]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004684:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468a:	2b00      	cmp	r3, #0
 800468c:	d103      	bne.n	8004696 <HAL_DMA_IRQHandler+0x1da>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004692:	2b00      	cmp	r3, #0
 8004694:	d007      	beq.n	80046a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0208 	bic.w	r2, r2, #8
 80046a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046aa:	223f      	movs	r2, #63	@ 0x3f
 80046ac:	409a      	lsls	r2, r3
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d07e      	beq.n	80047c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	4798      	blx	r3
        }
        return;
 80046d2:	e079      	b.n	80047c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d01d      	beq.n	800471e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10d      	bne.n	800470c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d031      	beq.n	800475c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	4798      	blx	r3
 8004700:	e02c      	b.n	800475c <HAL_DMA_IRQHandler+0x2a0>
 8004702:	bf00      	nop
 8004704:	20000008 	.word	0x20000008
 8004708:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004710:	2b00      	cmp	r3, #0
 8004712:	d023      	beq.n	800475c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	4798      	blx	r3
 800471c:	e01e      	b.n	800475c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10f      	bne.n	800474c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 0210 	bic.w	r2, r2, #16
 800473a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004750:	2b00      	cmp	r3, #0
 8004752:	d003      	beq.n	800475c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004760:	2b00      	cmp	r3, #0
 8004762:	d032      	beq.n	80047ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d022      	beq.n	80047b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2205      	movs	r2, #5
 8004774:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	3301      	adds	r3, #1
 800478c:	60bb      	str	r3, [r7, #8]
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	429a      	cmp	r2, r3
 8004792:	d307      	bcc.n	80047a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f2      	bne.n	8004788 <HAL_DMA_IRQHandler+0x2cc>
 80047a2:	e000      	b.n	80047a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80047a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d005      	beq.n	80047ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	4798      	blx	r3
 80047c6:	e000      	b.n	80047ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80047c8:	bf00      	nop
    }
  }
}
 80047ca:	3718      	adds	r7, #24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80047dc:	4618      	mov	r0, r3
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004804:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	2b40      	cmp	r3, #64	@ 0x40
 8004814:	d108      	bne.n	8004828 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004826:	e007      	b.n	8004838 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	60da      	str	r2, [r3, #12]
}
 8004838:	bf00      	nop
 800483a:	3714      	adds	r7, #20
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	b2db      	uxtb	r3, r3
 8004852:	3b10      	subs	r3, #16
 8004854:	4a14      	ldr	r2, [pc, #80]	@ (80048a8 <DMA_CalcBaseAndBitshift+0x64>)
 8004856:	fba2 2303 	umull	r2, r3, r2, r3
 800485a:	091b      	lsrs	r3, r3, #4
 800485c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800485e:	4a13      	ldr	r2, [pc, #76]	@ (80048ac <DMA_CalcBaseAndBitshift+0x68>)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b03      	cmp	r3, #3
 8004870:	d909      	bls.n	8004886 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800487a:	f023 0303 	bic.w	r3, r3, #3
 800487e:	1d1a      	adds	r2, r3, #4
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	659a      	str	r2, [r3, #88]	@ 0x58
 8004884:	e007      	b.n	8004896 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800488e:	f023 0303 	bic.w	r3, r3, #3
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800489a:	4618      	mov	r0, r3
 800489c:	3714      	adds	r7, #20
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	aaaaaaab 	.word	0xaaaaaaab
 80048ac:	08022678 	.word	0x08022678

080048b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d11f      	bne.n	800490a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2b03      	cmp	r3, #3
 80048ce:	d856      	bhi.n	800497e <DMA_CheckFifoParam+0xce>
 80048d0:	a201      	add	r2, pc, #4	@ (adr r2, 80048d8 <DMA_CheckFifoParam+0x28>)
 80048d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d6:	bf00      	nop
 80048d8:	080048e9 	.word	0x080048e9
 80048dc:	080048fb 	.word	0x080048fb
 80048e0:	080048e9 	.word	0x080048e9
 80048e4:	0800497f 	.word	0x0800497f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d046      	beq.n	8004982 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048f8:	e043      	b.n	8004982 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004902:	d140      	bne.n	8004986 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004908:	e03d      	b.n	8004986 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004912:	d121      	bne.n	8004958 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2b03      	cmp	r3, #3
 8004918:	d837      	bhi.n	800498a <DMA_CheckFifoParam+0xda>
 800491a:	a201      	add	r2, pc, #4	@ (adr r2, 8004920 <DMA_CheckFifoParam+0x70>)
 800491c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004920:	08004931 	.word	0x08004931
 8004924:	08004937 	.word	0x08004937
 8004928:	08004931 	.word	0x08004931
 800492c:	08004949 	.word	0x08004949
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	73fb      	strb	r3, [r7, #15]
      break;
 8004934:	e030      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d025      	beq.n	800498e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004946:	e022      	b.n	800498e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004950:	d11f      	bne.n	8004992 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004956:	e01c      	b.n	8004992 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	2b02      	cmp	r3, #2
 800495c:	d903      	bls.n	8004966 <DMA_CheckFifoParam+0xb6>
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b03      	cmp	r3, #3
 8004962:	d003      	beq.n	800496c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004964:	e018      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	73fb      	strb	r3, [r7, #15]
      break;
 800496a:	e015      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00e      	beq.n	8004996 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
      break;
 800497c:	e00b      	b.n	8004996 <DMA_CheckFifoParam+0xe6>
      break;
 800497e:	bf00      	nop
 8004980:	e00a      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 8004982:	bf00      	nop
 8004984:	e008      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 8004986:	bf00      	nop
 8004988:	e006      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 800498a:	bf00      	nop
 800498c:	e004      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 800498e:	bf00      	nop
 8004990:	e002      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;   
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <DMA_CheckFifoParam+0xe8>
      break;
 8004996:	bf00      	nop
    }
  } 
  
  return status; 
 8004998:	7bfb      	ldrb	r3, [r7, #15]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop

080049a8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e08a      	b.n	8004ad0 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d106      	bne.n	80049d2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f006 fec5 	bl	800b75c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049d2:	2300      	movs	r3, #0
 80049d4:	60bb      	str	r3, [r7, #8]
 80049d6:	4b40      	ldr	r3, [pc, #256]	@ (8004ad8 <HAL_ETH_Init+0x130>)
 80049d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049da:	4a3f      	ldr	r2, [pc, #252]	@ (8004ad8 <HAL_ETH_Init+0x130>)
 80049dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80049e2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ad8 <HAL_ETH_Init+0x130>)
 80049e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049ea:	60bb      	str	r3, [r7, #8]
 80049ec:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80049ee:	4b3b      	ldr	r3, [pc, #236]	@ (8004adc <HAL_ETH_Init+0x134>)
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	4a3a      	ldr	r2, [pc, #232]	@ (8004adc <HAL_ETH_Init+0x134>)
 80049f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80049f8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80049fa:	4b38      	ldr	r3, [pc, #224]	@ (8004adc <HAL_ETH_Init+0x134>)
 80049fc:	685a      	ldr	r2, [r3, #4]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	4936      	ldr	r1, [pc, #216]	@ (8004adc <HAL_ETH_Init+0x134>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004a08:	4b34      	ldr	r3, [pc, #208]	@ (8004adc <HAL_ETH_Init+0x134>)
 8004a0a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6812      	ldr	r2, [r2, #0]
 8004a1a:	f043 0301 	orr.w	r3, r3, #1
 8004a1e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a22:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a24:	f7fe fe8a 	bl	800373c <HAL_GetTick>
 8004a28:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004a2a:	e011      	b.n	8004a50 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004a2c:	f7fe fe86 	bl	800373c <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004a3a:	d909      	bls.n	8004a50 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2204      	movs	r2, #4
 8004a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	22e0      	movs	r2, #224	@ 0xe0
 8004a48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e03f      	b.n	8004ad0 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1e4      	bne.n	8004a2c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 ff5a 	bl	800591c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f001 f805 	bl	8005a78 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f001 f85b 	bl	8005b2a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 ffc3 	bl	8005a08 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004a90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	6812      	ldr	r2, [r2, #0]
 8004a9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aa2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004aa6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004aba:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2210      	movs	r2, #16
 8004aca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	40023800 	.word	0x40023800
 8004adc:	40013800 	.word	0x40013800

08004ae0 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aee:	2b10      	cmp	r3, #16
 8004af0:	d161      	bne.n	8004bb6 <HAL_ETH_Start_IT+0xd6>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2204      	movs	r2, #4
 8004b04:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 f9f4 	bl	8004ef4 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004b14:	2001      	movs	r0, #1
 8004b16:	f7fe fe1d 	bl	8003754 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	6812      	ldr	r2, [r2, #0]
 8004b30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004b34:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004b38:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	6812      	ldr	r2, [r2, #0]
 8004b48:	f043 0302 	orr.w	r3, r3, #2
 8004b4c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004b50:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 fd7e 	bl	8005654 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0208 	orr.w	r2, r2, #8
 8004b66:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004b70:	2001      	movs	r0, #1
 8004b72:	f7fe fdef 	bl	8003754 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f042 0204 	orr.w	r2, r2, #4
 8004b8c:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b96:	69db      	ldr	r3, [r3, #28]
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	f443 33d0 	orr.w	r3, r3, #106496	@ 0x1a000
 8004ba0:	f043 03c1 	orr.w	r3, r3, #193	@ 0xc1
 8004ba4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004ba8:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2240      	movs	r2, #64	@ 0x40
 8004bae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e000      	b.n	8004bb8 <HAL_ETH_Start_IT+0xd8>
  }
  else
  {
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
  }
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bce:	2b40      	cmp	r3, #64	@ 0x40
 8004bd0:	d170      	bne.n	8004cb4 <HAL_ETH_Stop_IT+0xf4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	6812      	ldr	r2, [r2, #0]
 8004be8:	f423 33d0 	bic.w	r3, r3, #106496	@ 0x1a000
 8004bec:	f023 03c1 	bic.w	r3, r3, #193	@ 0xc1
 8004bf0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004bf4:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	6812      	ldr	r2, [r2, #0]
 8004c04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c08:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c0c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6812      	ldr	r2, [r2, #0]
 8004c1c:	f023 0302 	bic.w	r3, r3, #2
 8004c20:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c24:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f022 0204 	bic.w	r2, r2, #4
 8004c34:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004c3e:	2001      	movs	r0, #1
 8004c40:	f7fe fd88 	bl	8003754 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 fd01 	bl	8005654 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 0208 	bic.w	r2, r2, #8
 8004c60:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004c6a:	2001      	movs	r0, #1
 8004c6c:	f7fe fd72 	bl	8003754 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004c78:	2300      	movs	r3, #0
 8004c7a:	617b      	str	r3, [r7, #20]
 8004c7c:	e00e      	b.n	8004c9c <HAL_ETH_Stop_IT+0xdc>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	3212      	adds	r2, #18
 8004c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c88:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	617b      	str	r3, [r7, #20]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d9ed      	bls.n	8004c7e <HAL_ETH_Stop_IT+0xbe>
    }

    heth->RxDescList.ItMode = 0U;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2210      	movs	r2, #16
 8004cac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	e000      	b.n	8004cb6 <HAL_ETH_Stop_IT+0xf6>
  }
  else
  {
    return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
  }
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3718      	adds	r7, #24
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b082      	sub	sp, #8
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
 8004cc6:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd4:	f043 0201 	orr.w	r2, r3, #1
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e045      	b.n	8004d6e <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ce8:	2b40      	cmp	r3, #64	@ 0x40
 8004cea:	d13f      	bne.n	8004d6c <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	6839      	ldr	r1, [r7, #0]
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 ff85 	bl	8005c08 <ETH_Prepare_Tx_Descriptors>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d009      	beq.n	8004d18 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d0a:	f043 0202 	orr.w	r2, r3, #2
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e02a      	b.n	8004d6e <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 8004d18:	f3bf 8f4f 	dsb	sy
}
 8004d1c:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	d904      	bls.n	8004d3a <HAL_ETH_Transmit_IT+0x7c>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d34:	1f1a      	subs	r2, r3, #4
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00d      	beq.n	8004d68 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d54:	461a      	mov	r2, r3
 8004d56:	2304      	movs	r3, #4
 8004d58:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d62:	461a      	mov	r2, r3
 8004d64:	2300      	movs	r3, #0
 8004d66:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	e000      	b.n	8004d6e <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
  }
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3708      	adds	r7, #8
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b088      	sub	sp, #32
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
 8004d7e:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d109      	bne.n	8004da2 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d94:	f043 0201 	orr.w	r2, r3, #1
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e0a4      	b.n	8004eec <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004da8:	2b40      	cmp	r3, #64	@ 0x40
 8004daa:	d001      	beq.n	8004db0 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e09d      	b.n	8004eec <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004db4:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69fa      	ldr	r2, [r7, #28]
 8004dba:	3212      	adds	r2, #18
 8004dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dc0:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dc6:	f1c3 0304 	rsb	r3, r3, #4
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004dcc:	e066      	b.n	8004e9c <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d007      	beq.n	8004dea <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	69da      	ldr	r2, [r3, #28]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	699a      	ldr	r2, [r3, #24]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d103      	bne.n	8004dfe <HAL_ETH_ReadData+0x88>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d03c      	beq.n	8004e78 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d005      	beq.n	8004e16 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	0c1b      	lsrs	r3, r3, #16
 8004e1c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004e20:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d005      	beq.n	8004e3a <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004e36:	2301      	movs	r3, #1
 8004e38:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004e52:	461a      	mov	r2, r3
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	f006 fe32 	bl	800bac0 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e60:	1c5a      	adds	r2, r3, #1
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	441a      	add	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	2200      	movs	r2, #0
 8004e76:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	61fb      	str	r3, [r7, #28]
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	2b03      	cmp	r3, #3
 8004e82:	d902      	bls.n	8004e8a <HAL_ETH_ReadData+0x114>
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	3b04      	subs	r3, #4
 8004e88:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69fa      	ldr	r2, [r7, #28]
 8004e8e:	3212      	adds	r2, #18
 8004e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e94:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	db06      	blt.n	8004eb2 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d202      	bcs.n	8004eb2 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004eac:	7cfb      	ldrb	r3, [r7, #19]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d08d      	beq.n	8004dce <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	441a      	add	r2, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f814 	bl	8004ef4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	69fa      	ldr	r2, [r7, #28]
 8004ed0:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004ed2:	7cfb      	ldrb	r3, [r7, #19]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d108      	bne.n	8004eea <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	e000      	b.n	8004eec <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3720      	adds	r7, #32
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b088      	sub	sp, #32
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004efc:	2300      	movs	r3, #0
 8004efe:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004f00:	2301      	movs	r3, #1
 8004f02:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f08:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69fa      	ldr	r2, [r7, #28]
 8004f0e:	3212      	adds	r2, #18
 8004f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f14:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f1a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004f1c:	e044      	b.n	8004fa8 <ETH_UpdateDescriptor+0xb4>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d112      	bne.n	8004f4c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004f26:	f107 0308 	add.w	r3, r7, #8
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f006 fd98 	bl	800ba60 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d102      	bne.n	8004f3c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	74fb      	strb	r3, [r7, #19]
 8004f3a:	e007      	b.n	8004f4c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	461a      	mov	r2, r3
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004f4c:	7cfb      	ldrb	r3, [r7, #19]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d02a      	beq.n	8004fa8 <ETH_UpdateDescriptor+0xb4>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d108      	bne.n	8004f6c <ETH_UpdateDescriptor+0x78>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	6053      	str	r3, [r2, #4]
 8004f6a:	e005      	b.n	8004f78 <ETH_UpdateDescriptor+0x84>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	3301      	adds	r3, #1
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	2b03      	cmp	r3, #3
 8004f8e:	d902      	bls.n	8004f96 <ETH_UpdateDescriptor+0xa2>
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	3b04      	subs	r3, #4
 8004f94:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	69fa      	ldr	r2, [r7, #28]
 8004f9a:	3212      	adds	r2, #18
 8004f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fa0:	617b      	str	r3, [r7, #20]
      desccount--;
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <ETH_UpdateDescriptor+0xc0>
 8004fae:	7cfb      	ldrb	r3, [r7, #19]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1b4      	bne.n	8004f1e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d01a      	beq.n	8004ff4 <ETH_UpdateDescriptor+0x100>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	3303      	adds	r3, #3
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004fc8:	f3bf 8f5f 	dmb	sy
}
 8004fcc:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6919      	ldr	r1, [r3, #16]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	18ca      	adds	r2, r1, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fe6:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	69fa      	ldr	r2, [r7, #28]
 8004fec:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004ff4:	bf00      	nop
 8004ff6:	3720      	adds	r7, #32
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	3318      	adds	r3, #24
 8005008:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500e:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005014:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8005016:	2301      	movs	r3, #1
 8005018:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800501a:	e047      	b.n	80050ac <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 800501c:	2301      	movs	r3, #1
 800501e:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	3b01      	subs	r3, #1
 8005024:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	3304      	adds	r3, #4
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	4413      	add	r3, r2
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10a      	bne.n	800504c <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	3301      	adds	r3, #1
 800503a:	613b      	str	r3, [r7, #16]
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	2b03      	cmp	r3, #3
 8005040:	d902      	bls.n	8005048 <HAL_ETH_ReleaseTxPacket+0x4c>
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	3b04      	subs	r3, #4
 8005046:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800504c:	7bbb      	ldrb	r3, [r7, #14]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d02c      	beq.n	80050ac <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68d9      	ldr	r1, [r3, #12]
 8005056:	693a      	ldr	r2, [r7, #16]
 8005058:	4613      	mov	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	440b      	add	r3, r1
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	db1f      	blt.n	80050a8 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	3304      	adds	r3, #4
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	4618      	mov	r0, r3
 8005076:	f006 fd63 	bl	800bb40 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	3304      	adds	r3, #4
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4413      	add	r3, r2
 8005084:	2200      	movs	r2, #0
 8005086:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	3301      	adds	r3, #1
 800508c:	613b      	str	r3, [r7, #16]
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	2b03      	cmp	r3, #3
 8005092:	d902      	bls.n	800509a <HAL_ETH_ReleaseTxPacket+0x9e>
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	3b04      	subs	r3, #4
 8005098:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80050a6:	e001      	b.n	80050ac <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d002      	beq.n	80050b8 <HAL_ETH_ReleaseTxPacket+0xbc>
 80050b2:	7bfb      	ldrb	r3, [r7, #15]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1b1      	bne.n	800501c <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3718      	adds	r7, #24
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
	...

080050c4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d2:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 80050ec:	4b4b      	ldr	r3, [pc, #300]	@ (800521c <HAL_ETH_IRQHandler+0x158>)
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00e      	beq.n	800511a <HAL_ETH_IRQHandler+0x56>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005102:	2b00      	cmp	r3, #0
 8005104:	d009      	beq.n	800511a <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800510e:	461a      	mov	r2, r3
 8005110:	4b43      	ldr	r3, [pc, #268]	@ (8005220 <HAL_ETH_IRQHandler+0x15c>)
 8005112:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f006 f861 	bl	800b1dc <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	f003 0301 	and.w	r3, r3, #1
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00f      	beq.n	8005144 <HAL_ETH_IRQHandler+0x80>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00a      	beq.n	8005144 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005136:	461a      	mov	r2, r3
 8005138:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800513c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f006 f85c 	bl	800b1fc <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d042      	beq.n	80051d4 <HAL_ETH_IRQHandler+0x110>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d03d      	beq.n	80051d4 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515e:	f043 0208 	orr.w	r2, r3, #8
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d01a      	beq.n	80051a8 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800517a:	695a      	ldr	r2, [r3, #20]
 800517c:	4b29      	ldr	r3, [pc, #164]	@ (8005224 <HAL_ETH_IRQHandler+0x160>)
 800517e:	4013      	ands	r3, r2
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800518e:	69db      	ldr	r3, [r3, #28]
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6812      	ldr	r2, [r2, #0]
 8005194:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8005198:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800519c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	22e0      	movs	r2, #224	@ 0xe0
 80051a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80051a6:	e012      	b.n	80051ce <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051b0:	695a      	ldr	r2, [r3, #20]
 80051b2:	f248 6380 	movw	r3, #34432	@ 0x8680
 80051b6:	4013      	ands	r3, r2
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051c6:	461a      	mov	r2, r3
 80051c8:	f248 6380 	movw	r3, #34432	@ 0x8680
 80051cc:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f006 f824 	bl	800b21c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00e      	beq.n	80051fc <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e4:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f81a 	bl	8005228 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d006      	beq.n	8005214 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8005206:	4b05      	ldr	r3, [pc, #20]	@ (800521c <HAL_ETH_IRQHandler+0x158>)
 8005208:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800520c:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 f814 	bl	800523c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8005214:	bf00      	nop
 8005216:	3718      	adds	r7, #24
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	40013c00 	.word	0x40013c00
 8005220:	00010040 	.word	0x00010040
 8005224:	007e2000 	.word	0x007e2000

08005228 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
 800525c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	f003 031c 	and.w	r3, r3, #28
 800526c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	02db      	lsls	r3, r3, #11
 8005272:	b29b      	uxth	r3, r3
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	4313      	orrs	r3, r2
 8005278:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	019b      	lsls	r3, r3, #6
 800527e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	4313      	orrs	r3, r2
 8005286:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f023 0302 	bic.w	r3, r3, #2
 800528e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	697a      	ldr	r2, [r7, #20]
 800529e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80052a0:	f7fe fa4c 	bl	800373c <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80052a6:	e00d      	b.n	80052c4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80052a8:	f7fe fa48 	bl	800373c <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b6:	d301      	bcc.n	80052bc <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e010      	b.n	80052de <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1ec      	bne.n	80052a8 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	461a      	mov	r2, r3
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b086      	sub	sp, #24
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	60f8      	str	r0, [r7, #12]
 80052ee:	60b9      	str	r1, [r7, #8]
 80052f0:	607a      	str	r2, [r7, #4]
 80052f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f003 031c 	and.w	r3, r3, #28
 8005302:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	02db      	lsls	r3, r3, #11
 8005308:	b29b      	uxth	r3, r3
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	019b      	lsls	r3, r3, #6
 8005314:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	4313      	orrs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f043 0302 	orr.w	r3, r3, #2
 8005324:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f043 0301 	orr.w	r3, r3, #1
 800532c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	b29a      	uxth	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005340:	f7fe f9fc 	bl	800373c <HAL_GetTick>
 8005344:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005346:	e00d      	b.n	8005364 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8005348:	f7fe f9f8 	bl	800373c <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005356:	d301      	bcc.n	800535c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e009      	b.n	8005370 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1ec      	bne.n	8005348 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3718      	adds	r7, #24
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e0e6      	b.n	800555a <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0310 	and.w	r3, r3, #16
 8005396:	2b00      	cmp	r3, #0
 8005398:	bf14      	ite	ne
 800539a:	2301      	movne	r3, #1
 800539c:	2300      	moveq	r3, #0
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	461a      	mov	r2, r3
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	bf0c      	ite	eq
 80053c4:	2301      	moveq	r3, #1
 80053c6:	2300      	movne	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	461a      	mov	r2, r3
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 80053dc:	2b00      	cmp	r3, #0
 80053de:	bf14      	ite	ne
 80053e0:	2301      	movne	r3, #1
 80053e2:	2300      	moveq	r3, #0
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	bf0c      	ite	eq
 80053fa:	2301      	moveq	r3, #1
 80053fc:	2300      	movne	r3, #0
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	461a      	mov	r2, r3
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005410:	2b00      	cmp	r3, #0
 8005412:	bf14      	ite	ne
 8005414:	2301      	movne	r3, #1
 8005416:	2300      	moveq	r3, #0
 8005418:	b2db      	uxtb	r3, r3
 800541a:	461a      	mov	r2, r3
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005446:	2b00      	cmp	r3, #0
 8005448:	bf0c      	ite	eq
 800544a:	2301      	moveq	r3, #1
 800544c:	2300      	movne	r3, #0
 800544e:	b2db      	uxtb	r3, r3
 8005450:	461a      	mov	r2, r3
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005460:	2b00      	cmp	r3, #0
 8005462:	bf0c      	ite	eq
 8005464:	2301      	moveq	r3, #1
 8005466:	2300      	movne	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	461a      	mov	r2, r3
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800547a:	2b00      	cmp	r3, #0
 800547c:	bf14      	ite	ne
 800547e:	2301      	movne	r3, #1
 8005480:	2300      	moveq	r3, #0
 8005482:	b2db      	uxtb	r3, r3
 8005484:	461a      	mov	r2, r3
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	bf14      	ite	ne
 80054a6:	2301      	movne	r3, #1
 80054a8:	2300      	moveq	r3, #0
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	461a      	mov	r2, r3
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	bf14      	ite	ne
 80054c0:	2301      	movne	r3, #1
 80054c2:	2300      	moveq	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	461a      	mov	r2, r3
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	f003 0302 	and.w	r3, r3, #2
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	bf14      	ite	ne
 80054da:	2301      	movne	r3, #1
 80054dc:	2300      	moveq	r3, #0
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	461a      	mov	r2, r3
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	bf0c      	ite	eq
 80054f6:	2301      	moveq	r3, #1
 80054f8:	2300      	movne	r3, #0
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	461a      	mov	r2, r3
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	699b      	ldr	r3, [r3, #24]
 800550a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	0c1b      	lsrs	r3, r3, #16
 800551a:	b29a      	uxth	r2, r3
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	f003 0304 	and.w	r3, r3, #4
 800552a:	2b00      	cmp	r3, #0
 800552c:	bf14      	ite	ne
 800552e:	2301      	movne	r3, #1
 8005530:	2300      	moveq	r3, #0
 8005532:	b2db      	uxtb	r3, r3
 8005534:	461a      	mov	r2, r3
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8005546:	2b00      	cmp	r3, #0
 8005548:	bf14      	ite	ne
 800554a:	2301      	movne	r3, #1
 800554c:	2300      	moveq	r3, #0
 800554e:	b2db      	uxtb	r3, r3
 8005550:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b082      	sub	sp, #8
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
 800556e:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d101      	bne.n	800557a <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e00b      	b.n	8005592 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005580:	2b10      	cmp	r3, #16
 8005582:	d105      	bne.n	8005590 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8005584:	6839      	ldr	r1, [r7, #0]
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f88a 	bl	80056a0 <ETH_SetMACConfig>

    return HAL_OK;
 800558c:	2300      	movs	r3, #0
 800558e:	e000      	b.n	8005592 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
  }
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
	...

0800559c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f023 031c 	bic.w	r3, r3, #28
 80055b2:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80055b4:	f001 fad4 	bl	8006b60 <HAL_RCC_GetHCLKFreq>
 80055b8:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	4a14      	ldr	r2, [pc, #80]	@ (8005610 <HAL_ETH_SetMDIOClockRange+0x74>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d804      	bhi.n	80055cc <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f043 0308 	orr.w	r3, r3, #8
 80055c8:	60fb      	str	r3, [r7, #12]
 80055ca:	e019      	b.n	8005600 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	4a11      	ldr	r2, [pc, #68]	@ (8005614 <HAL_ETH_SetMDIOClockRange+0x78>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d204      	bcs.n	80055de <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f043 030c 	orr.w	r3, r3, #12
 80055da:	60fb      	str	r3, [r7, #12]
 80055dc:	e010      	b.n	8005600 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005618 <HAL_ETH_SetMDIOClockRange+0x7c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d90c      	bls.n	8005600 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	4a0c      	ldr	r2, [pc, #48]	@ (800561c <HAL_ETH_SetMDIOClockRange+0x80>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d804      	bhi.n	80055f8 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f043 0304 	orr.w	r3, r3, #4
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	e003      	b.n	8005600 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f043 0310 	orr.w	r3, r3, #16
 80055fe:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	611a      	str	r2, [r3, #16]
}
 8005608:	bf00      	nop
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	02160ebf 	.word	0x02160ebf
 8005614:	03938700 	.word	0x03938700
 8005618:	05f5e0ff 	.word	0x05f5e0ff
 800561c:	08f0d17f 	.word	0x08f0d17f

08005620 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800562e:	4618      	mov	r0, r3
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800565c:	2300      	movs	r3, #0
 800565e:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6812      	ldr	r2, [r2, #0]
 800566e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005672:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005676:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005684:	2001      	movs	r0, #1
 8005686:	f7fe f865 	bl	8003754 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005694:	6193      	str	r3, [r2, #24]
}
 8005696:	bf00      	nop
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
	...

080056a0 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	4b53      	ldr	r3, [pc, #332]	@ (8005804 <ETH_SetMACConfig+0x164>)
 80056b6:	4013      	ands	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	7b9b      	ldrb	r3, [r3, #14]
 80056be:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	7c12      	ldrb	r2, [r2, #16]
 80056c4:	2a00      	cmp	r2, #0
 80056c6:	d102      	bne.n	80056ce <ETH_SetMACConfig+0x2e>
 80056c8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80056cc:	e000      	b.n	80056d0 <ETH_SetMACConfig+0x30>
 80056ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80056d0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	7c52      	ldrb	r2, [r2, #17]
 80056d6:	2a00      	cmp	r2, #0
 80056d8:	d102      	bne.n	80056e0 <ETH_SetMACConfig+0x40>
 80056da:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80056de:	e000      	b.n	80056e2 <ETH_SetMACConfig+0x42>
 80056e0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80056e2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80056e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	7fdb      	ldrb	r3, [r3, #31]
 80056ee:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80056f0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80056f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	7f92      	ldrb	r2, [r2, #30]
 80056fc:	2a00      	cmp	r2, #0
 80056fe:	d102      	bne.n	8005706 <ETH_SetMACConfig+0x66>
 8005700:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005704:	e000      	b.n	8005708 <ETH_SetMACConfig+0x68>
 8005706:	2200      	movs	r2, #0
                        macconf->Speed |
 8005708:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	7f1b      	ldrb	r3, [r3, #28]
 800570e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005710:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005716:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	791b      	ldrb	r3, [r3, #4]
 800571c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800571e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005726:	2a00      	cmp	r2, #0
 8005728:	d102      	bne.n	8005730 <ETH_SetMACConfig+0x90>
 800572a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800572e:	e000      	b.n	8005732 <ETH_SetMACConfig+0x92>
 8005730:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005732:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	7bdb      	ldrb	r3, [r3, #15]
 8005738:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800573a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005740:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005748:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800574a:	4313      	orrs	r3, r2
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	4313      	orrs	r3, r2
 8005750:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005762:	2001      	movs	r0, #1
 8005764:	f7fd fff6 	bl	8003754 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800577e:	4013      	ands	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005786:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800578e:	2a00      	cmp	r2, #0
 8005790:	d101      	bne.n	8005796 <ETH_SetMACConfig+0xf6>
 8005792:	2280      	movs	r2, #128	@ 0x80
 8005794:	e000      	b.n	8005798 <ETH_SetMACConfig+0xf8>
 8005796:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005798:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800579e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80057a6:	2a01      	cmp	r2, #1
 80057a8:	d101      	bne.n	80057ae <ETH_SetMACConfig+0x10e>
 80057aa:	2208      	movs	r2, #8
 80057ac:	e000      	b.n	80057b0 <ETH_SetMACConfig+0x110>
 80057ae:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80057b0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80057b8:	2a01      	cmp	r2, #1
 80057ba:	d101      	bne.n	80057c0 <ETH_SetMACConfig+0x120>
 80057bc:	2204      	movs	r2, #4
 80057be:	e000      	b.n	80057c2 <ETH_SetMACConfig+0x122>
 80057c0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80057c2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80057c4:	683a      	ldr	r2, [r7, #0]
 80057c6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80057ca:	2a01      	cmp	r2, #1
 80057cc:	d101      	bne.n	80057d2 <ETH_SetMACConfig+0x132>
 80057ce:	2202      	movs	r2, #2
 80057d0:	e000      	b.n	80057d4 <ETH_SetMACConfig+0x134>
 80057d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80057d4:	4313      	orrs	r3, r2
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	4313      	orrs	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80057ec:	2001      	movs	r0, #1
 80057ee:	f7fd ffb1 	bl	8003754 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	619a      	str	r2, [r3, #24]
}
 80057fa:	bf00      	nop
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	fd20810f 	.word	0xfd20810f

08005808 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	4b3d      	ldr	r3, [pc, #244]	@ (8005918 <ETH_SetDMAConfig+0x110>)
 8005822:	4013      	ands	r3, r2
 8005824:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	7b1b      	ldrb	r3, [r3, #12]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d102      	bne.n	8005834 <ETH_SetDMAConfig+0x2c>
 800582e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005832:	e000      	b.n	8005836 <ETH_SetDMAConfig+0x2e>
 8005834:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	7b5b      	ldrb	r3, [r3, #13]
 800583a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800583c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	7f52      	ldrb	r2, [r2, #29]
 8005842:	2a00      	cmp	r2, #0
 8005844:	d102      	bne.n	800584c <ETH_SetDMAConfig+0x44>
 8005846:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800584a:	e000      	b.n	800584e <ETH_SetDMAConfig+0x46>
 800584c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800584e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	7b9b      	ldrb	r3, [r3, #14]
 8005854:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005856:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800585c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	7f1b      	ldrb	r3, [r3, #28]
 8005862:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005864:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	7f9b      	ldrb	r3, [r3, #30]
 800586a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800586c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005872:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800587a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800587c:	4313      	orrs	r3, r2
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800588c:	461a      	mov	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800589e:	2001      	movs	r0, #1
 80058a0:	f7fd ff58 	bl	8003754 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058ac:	461a      	mov	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	791b      	ldrb	r3, [r3, #4]
 80058b6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80058bc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80058c2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80058c8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80058d0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80058d2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80058da:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80058e0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6812      	ldr	r2, [r2, #0]
 80058e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80058ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80058ee:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80058fc:	2001      	movs	r0, #1
 80058fe:	f7fd ff29 	bl	8003754 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800590a:	461a      	mov	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6013      	str	r3, [r2, #0]
}
 8005910:	bf00      	nop
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	f8de3f23 	.word	0xf8de3f23

0800591c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b0a6      	sub	sp, #152	@ 0x98
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005924:	2301      	movs	r3, #1
 8005926:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800592a:	2301      	movs	r3, #1
 800592c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005930:	2300      	movs	r3, #0
 8005932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005934:	2300      	movs	r3, #0
 8005936:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800593a:	2301      	movs	r3, #1
 800593c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005940:	2300      	movs	r3, #0
 8005942:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005946:	2301      	movs	r3, #1
 8005948:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800594c:	2301      	movs	r3, #1
 800594e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005952:	2300      	movs	r3, #0
 8005954:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005958:	2300      	movs	r3, #0
 800595a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800595e:	2300      	movs	r3, #0
 8005960:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005962:	2300      	movs	r3, #0
 8005964:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005968:	2300      	movs	r3, #0
 800596a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800596c:	2300      	movs	r3, #0
 800596e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005972:	2300      	movs	r3, #0
 8005974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005978:	2300      	movs	r3, #0
 800597a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800597e:	2300      	movs	r3, #0
 8005980:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005984:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005988:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800598a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800598e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005990:	2300      	movs	r3, #0
 8005992:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005996:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800599a:	4619      	mov	r1, r3
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f7ff fe7f 	bl	80056a0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80059a2:	2301      	movs	r3, #1
 80059a4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80059a6:	2301      	movs	r3, #1
 80059a8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80059aa:	2301      	movs	r3, #1
 80059ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80059b0:	2301      	movs	r3, #1
 80059b2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80059b4:	2300      	movs	r3, #0
 80059b6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80059b8:	2300      	movs	r3, #0
 80059ba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80059be:	2300      	movs	r3, #0
 80059c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80059c4:	2300      	movs	r3, #0
 80059c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80059c8:	2301      	movs	r3, #1
 80059ca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80059ce:	2301      	movs	r3, #1
 80059d0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80059d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80059d6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80059d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80059dc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80059de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80059e2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80059e4:	2301      	movs	r3, #1
 80059e6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80059ee:	2300      	movs	r3, #0
 80059f0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80059f2:	f107 0308 	add.w	r3, r7, #8
 80059f6:	4619      	mov	r1, r3
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff ff05 	bl	8005808 <ETH_SetDMAConfig>
}
 80059fe:	bf00      	nop
 8005a00:	3798      	adds	r7, #152	@ 0x98
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
	...

08005a08 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	3305      	adds	r3, #5
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	021b      	lsls	r3, r3, #8
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	3204      	adds	r2, #4
 8005a20:	7812      	ldrb	r2, [r2, #0]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	4b11      	ldr	r3, [pc, #68]	@ (8005a70 <ETH_MACAddressConfig+0x68>)
 8005a2a:	4413      	add	r3, r2
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	3303      	adds	r3, #3
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	061a      	lsls	r2, r3, #24
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	3302      	adds	r3, #2
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	041b      	lsls	r3, r3, #16
 8005a42:	431a      	orrs	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	3301      	adds	r3, #1
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	021b      	lsls	r3, r3, #8
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	7812      	ldrb	r2, [r2, #0]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	4b06      	ldr	r3, [pc, #24]	@ (8005a74 <ETH_MACAddressConfig+0x6c>)
 8005a5a:	4413      	add	r3, r2
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	6013      	str	r3, [r2, #0]
}
 8005a62:	bf00      	nop
 8005a64:	371c      	adds	r7, #28
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	40028040 	.word	0x40028040
 8005a74:	40028044 	.word	0x40028044

08005a78 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005a80:	2300      	movs	r3, #0
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	e03e      	b.n	8005b04 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68d9      	ldr	r1, [r3, #12]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	00db      	lsls	r3, r3, #3
 8005a94:	440b      	add	r3, r1
 8005a96:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2200      	movs	r2, #0
 8005aae:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	3206      	adds	r2, #6
 8005ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d80c      	bhi.n	8005ae8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68d9      	ldr	r1, [r3, #12]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4413      	add	r3, r2
 8005adc:	00db      	lsls	r3, r3, #3
 8005ade:	440b      	add	r3, r1
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	60da      	str	r2, [r3, #12]
 8005ae6:	e004      	b.n	8005af2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	461a      	mov	r2, r3
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3301      	adds	r3, #1
 8005b02:	60fb      	str	r3, [r7, #12]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2b03      	cmp	r3, #3
 8005b08:	d9bd      	bls.n	8005a86 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68da      	ldr	r2, [r3, #12]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005b1c:	611a      	str	r2, [r3, #16]
}
 8005b1e:	bf00      	nop
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b085      	sub	sp, #20
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005b32:	2300      	movs	r3, #0
 8005b34:	60fb      	str	r3, [r7, #12]
 8005b36:	e048      	b.n	8005bca <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6919      	ldr	r1, [r3, #16]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	4413      	add	r3, r2
 8005b44:	00db      	lsls	r3, r3, #3
 8005b46:	440b      	add	r3, r1
 8005b48:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	2200      	movs	r2, #0
 8005b54:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2200      	movs	r2, #0
 8005b66:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005b74:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	3212      	adds	r2, #18
 8005b96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d80c      	bhi.n	8005bba <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6919      	ldr	r1, [r3, #16]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	00db      	lsls	r3, r3, #3
 8005bb0:	440b      	add	r3, r1
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	60da      	str	r2, [r3, #12]
 8005bb8:	e004      	b.n	8005bc4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2b03      	cmp	r3, #3
 8005bce:	d9b3      	bls.n	8005b38 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691a      	ldr	r2, [r3, #16]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005bfa:	60da      	str	r2, [r3, #12]
}
 8005bfc:	bf00      	nop
 8005bfe:	3714      	adds	r7, #20
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b091      	sub	sp, #68	@ 0x44
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	3318      	adds	r3, #24
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8005c26:	2300      	movs	r3, #0
 8005c28:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c32:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c4a:	d007      	beq.n	8005c5c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c50:	3304      	adds	r3, #4
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4413      	add	r3, r2
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d001      	beq.n	8005c60 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e115      	b.n	8005e8c <ETH_Prepare_Tx_Descriptors+0x284>
  }


  descnbr += 1U;
 8005c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c62:	3301      	adds	r3, #1
 8005c64:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8005c78:	f023 031f 	bic.w	r3, r3, #31
 8005c7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c7e:	6852      	ldr	r2, [r2, #4]
 8005c80:	431a      	orrs	r2, r3
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d008      	beq.n	8005ca4 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8005c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca2:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0320 	and.w	r3, r3, #32
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d008      	beq.n	8005cc2 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8005cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc0:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0304 	and.w	r3, r3, #4
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d005      	beq.n	8005cda <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8005cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce4:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005ce6:	e084      	b.n	8005df2 <ETH_Prepare_Tx_Descriptors+0x1ea>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf2:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d006      	beq.n	8005d08 <ETH_Prepare_Tx_Descriptors+0x100>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d04:	601a      	str	r2, [r3, #0]
 8005d06:	e005      	b.n	8005d14 <ETH_Prepare_Tx_Descriptors+0x10c>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d12:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005d14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d16:	3301      	adds	r3, #1
 8005d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d1c:	2b03      	cmp	r3, #3
 8005d1e:	d902      	bls.n	8005d26 <ETH_Prepare_Tx_Descriptors+0x11e>
 8005d20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d22:	3b04      	subs	r3, #4
 8005d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d2e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d3c:	d007      	beq.n	8005d4e <ETH_Prepare_Tx_Descriptors+0x146>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d42:	3304      	adds	r3, #4
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4413      	add	r3, r2
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d029      	beq.n	8005da2 <ETH_Prepare_Tx_Descriptors+0x19a>
    {
      descidx = firstdescidx;
 8005d4e:	6a3b      	ldr	r3, [r7, #32]
 8005d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d5a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d60:	e019      	b.n	8005d96 <ETH_Prepare_Tx_Descriptors+0x18e>
  __ASM volatile ("dmb 0xF":::"memory");
 8005d62:	f3bf 8f5f 	dmb	sy
}
 8005d66:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d72:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d76:	3301      	adds	r3, #1
 8005d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d7c:	2b03      	cmp	r3, #3
 8005d7e:	d902      	bls.n	8005d86 <ETH_Prepare_Tx_Descriptors+0x17e>
 8005d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d82:	3b04      	subs	r3, #4
 8005d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d8e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d92:	3301      	adds	r3, #1
 8005d94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d3e1      	bcc.n	8005d62 <ETH_Prepare_Tx_Descriptors+0x15a>
      }

      return HAL_ETH_ERROR_BUSY;
 8005d9e:	2302      	movs	r3, #2
 8005da0:	e074      	b.n	8005e8c <ETH_Prepare_Tx_Descriptors+0x284>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dac:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8005dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db0:	3301      	adds	r3, #1
 8005db2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc2:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8005dcc:	f023 031f 	bic.w	r3, r3, #31
 8005dd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dd2:	6852      	ldr	r2, [r2, #4]
 8005dd4:	431a      	orrs	r2, r3
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd8:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8005dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ddc:	3301      	adds	r3, #1
 8005dde:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005de0:	f3bf 8f5f 	dmb	sy
}
 8005de4:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df0:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f47f af76 	bne.w	8005ce8 <ETH_Prepare_Tx_Descriptors+0xe0>
  }

  if (ItMode != ((uint32_t)RESET))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d006      	beq.n	8005e10 <ETH_Prepare_Tx_Descriptors+0x208>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	601a      	str	r2, [r3, #0]
 8005e0e:	e005      	b.n	8005e1c <ETH_Prepare_Tx_Descriptors+0x214>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1a:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e26:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2a:	6a3a      	ldr	r2, [r7, #32]
 8005e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e30:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8005e32:	f3bf 8f5f 	dmb	sy
}
 8005e36:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e42:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e4c:	3304      	adds	r3, #4
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	440b      	add	r3, r1
 8005e52:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e56:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e58:	611a      	str	r2, [r3, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005e5a:	f3ef 8310 	mrs	r3, PRIMASK
 8005e5e:	613b      	str	r3, [r7, #16]
  return(result);
 8005e60:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005e62:	61fb      	str	r3, [r7, #28]
 8005e64:	2301      	movs	r3, #1
 8005e66:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f383 8810 	msr	PRIMASK, r3
}
 8005e6e:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e76:	4413      	add	r3, r2
 8005e78:	1c5a      	adds	r2, r3, #1
 8005e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	f383 8810 	msr	PRIMASK, r3
}
 8005e88:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3744      	adds	r7, #68	@ 0x44
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b089      	sub	sp, #36	@ 0x24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005eae:	2300      	movs	r3, #0
 8005eb0:	61fb      	str	r3, [r7, #28]
 8005eb2:	e16b      	b.n	800618c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	f040 815a 	bne.w	8006186 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f003 0303 	and.w	r3, r3, #3
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d005      	beq.n	8005eea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d130      	bne.n	8005f4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	43db      	mvns	r3, r3
 8005efc:	69ba      	ldr	r2, [r7, #24]
 8005efe:	4013      	ands	r3, r2
 8005f00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	68da      	ldr	r2, [r3, #12]
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0e:	69ba      	ldr	r2, [r7, #24]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	69ba      	ldr	r2, [r7, #24]
 8005f18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f20:	2201      	movs	r2, #1
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	091b      	lsrs	r3, r3, #4
 8005f36:	f003 0201 	and.w	r2, r3, #1
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f003 0303 	and.w	r3, r3, #3
 8005f54:	2b03      	cmp	r3, #3
 8005f56:	d017      	beq.n	8005f88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	005b      	lsls	r3, r3, #1
 8005f62:	2203      	movs	r2, #3
 8005f64:	fa02 f303 	lsl.w	r3, r2, r3
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	689a      	ldr	r2, [r3, #8]
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7c:	69ba      	ldr	r2, [r7, #24]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	69ba      	ldr	r2, [r7, #24]
 8005f86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f003 0303 	and.w	r3, r3, #3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d123      	bne.n	8005fdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	08da      	lsrs	r2, r3, #3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	3208      	adds	r2, #8
 8005f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	f003 0307 	and.w	r3, r3, #7
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	220f      	movs	r2, #15
 8005fac:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb0:	43db      	mvns	r3, r3
 8005fb2:	69ba      	ldr	r2, [r7, #24]
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	691a      	ldr	r2, [r3, #16]
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	08da      	lsrs	r2, r3, #3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	3208      	adds	r2, #8
 8005fd6:	69b9      	ldr	r1, [r7, #24]
 8005fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	005b      	lsls	r3, r3, #1
 8005fe6:	2203      	movs	r2, #3
 8005fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fec:	43db      	mvns	r3, r3
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f003 0203 	and.w	r2, r3, #3
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	fa02 f303 	lsl.w	r3, r2, r3
 8006004:	69ba      	ldr	r2, [r7, #24]
 8006006:	4313      	orrs	r3, r2
 8006008:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	69ba      	ldr	r2, [r7, #24]
 800600e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 80b4 	beq.w	8006186 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800601e:	2300      	movs	r3, #0
 8006020:	60fb      	str	r3, [r7, #12]
 8006022:	4b60      	ldr	r3, [pc, #384]	@ (80061a4 <HAL_GPIO_Init+0x30c>)
 8006024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006026:	4a5f      	ldr	r2, [pc, #380]	@ (80061a4 <HAL_GPIO_Init+0x30c>)
 8006028:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800602c:	6453      	str	r3, [r2, #68]	@ 0x44
 800602e:	4b5d      	ldr	r3, [pc, #372]	@ (80061a4 <HAL_GPIO_Init+0x30c>)
 8006030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006032:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800603a:	4a5b      	ldr	r2, [pc, #364]	@ (80061a8 <HAL_GPIO_Init+0x310>)
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	089b      	lsrs	r3, r3, #2
 8006040:	3302      	adds	r3, #2
 8006042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006046:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	f003 0303 	and.w	r3, r3, #3
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	220f      	movs	r2, #15
 8006052:	fa02 f303 	lsl.w	r3, r2, r3
 8006056:	43db      	mvns	r3, r3
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	4013      	ands	r3, r2
 800605c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a52      	ldr	r2, [pc, #328]	@ (80061ac <HAL_GPIO_Init+0x314>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d02b      	beq.n	80060be <HAL_GPIO_Init+0x226>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a51      	ldr	r2, [pc, #324]	@ (80061b0 <HAL_GPIO_Init+0x318>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d025      	beq.n	80060ba <HAL_GPIO_Init+0x222>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a50      	ldr	r2, [pc, #320]	@ (80061b4 <HAL_GPIO_Init+0x31c>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d01f      	beq.n	80060b6 <HAL_GPIO_Init+0x21e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a4f      	ldr	r2, [pc, #316]	@ (80061b8 <HAL_GPIO_Init+0x320>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d019      	beq.n	80060b2 <HAL_GPIO_Init+0x21a>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a4e      	ldr	r2, [pc, #312]	@ (80061bc <HAL_GPIO_Init+0x324>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d013      	beq.n	80060ae <HAL_GPIO_Init+0x216>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a4d      	ldr	r2, [pc, #308]	@ (80061c0 <HAL_GPIO_Init+0x328>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d00d      	beq.n	80060aa <HAL_GPIO_Init+0x212>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a4c      	ldr	r2, [pc, #304]	@ (80061c4 <HAL_GPIO_Init+0x32c>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d007      	beq.n	80060a6 <HAL_GPIO_Init+0x20e>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a4b      	ldr	r2, [pc, #300]	@ (80061c8 <HAL_GPIO_Init+0x330>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d101      	bne.n	80060a2 <HAL_GPIO_Init+0x20a>
 800609e:	2307      	movs	r3, #7
 80060a0:	e00e      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060a2:	2308      	movs	r3, #8
 80060a4:	e00c      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060a6:	2306      	movs	r3, #6
 80060a8:	e00a      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060aa:	2305      	movs	r3, #5
 80060ac:	e008      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060ae:	2304      	movs	r3, #4
 80060b0:	e006      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060b2:	2303      	movs	r3, #3
 80060b4:	e004      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060b6:	2302      	movs	r3, #2
 80060b8:	e002      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060ba:	2301      	movs	r3, #1
 80060bc:	e000      	b.n	80060c0 <HAL_GPIO_Init+0x228>
 80060be:	2300      	movs	r3, #0
 80060c0:	69fa      	ldr	r2, [r7, #28]
 80060c2:	f002 0203 	and.w	r2, r2, #3
 80060c6:	0092      	lsls	r2, r2, #2
 80060c8:	4093      	lsls	r3, r2
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060d0:	4935      	ldr	r1, [pc, #212]	@ (80061a8 <HAL_GPIO_Init+0x310>)
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	089b      	lsrs	r3, r3, #2
 80060d6:	3302      	adds	r3, #2
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80060de:	4b3b      	ldr	r3, [pc, #236]	@ (80061cc <HAL_GPIO_Init+0x334>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	43db      	mvns	r3, r3
 80060e8:	69ba      	ldr	r2, [r7, #24]
 80060ea:	4013      	ands	r3, r2
 80060ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	4313      	orrs	r3, r2
 8006100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006102:	4a32      	ldr	r2, [pc, #200]	@ (80061cc <HAL_GPIO_Init+0x334>)
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006108:	4b30      	ldr	r3, [pc, #192]	@ (80061cc <HAL_GPIO_Init+0x334>)
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	43db      	mvns	r3, r3
 8006112:	69ba      	ldr	r2, [r7, #24]
 8006114:	4013      	ands	r3, r2
 8006116:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800612c:	4a27      	ldr	r2, [pc, #156]	@ (80061cc <HAL_GPIO_Init+0x334>)
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006132:	4b26      	ldr	r3, [pc, #152]	@ (80061cc <HAL_GPIO_Init+0x334>)
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	43db      	mvns	r3, r3
 800613c:	69ba      	ldr	r2, [r7, #24]
 800613e:	4013      	ands	r3, r2
 8006140:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d003      	beq.n	8006156 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800614e:	69ba      	ldr	r2, [r7, #24]
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	4313      	orrs	r3, r2
 8006154:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006156:	4a1d      	ldr	r2, [pc, #116]	@ (80061cc <HAL_GPIO_Init+0x334>)
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800615c:	4b1b      	ldr	r3, [pc, #108]	@ (80061cc <HAL_GPIO_Init+0x334>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	43db      	mvns	r3, r3
 8006166:	69ba      	ldr	r2, [r7, #24]
 8006168:	4013      	ands	r3, r2
 800616a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d003      	beq.n	8006180 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006180:	4a12      	ldr	r2, [pc, #72]	@ (80061cc <HAL_GPIO_Init+0x334>)
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	3301      	adds	r3, #1
 800618a:	61fb      	str	r3, [r7, #28]
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	2b0f      	cmp	r3, #15
 8006190:	f67f ae90 	bls.w	8005eb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	3724      	adds	r7, #36	@ 0x24
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	40023800 	.word	0x40023800
 80061a8:	40013800 	.word	0x40013800
 80061ac:	40020000 	.word	0x40020000
 80061b0:	40020400 	.word	0x40020400
 80061b4:	40020800 	.word	0x40020800
 80061b8:	40020c00 	.word	0x40020c00
 80061bc:	40021000 	.word	0x40021000
 80061c0:	40021400 	.word	0x40021400
 80061c4:	40021800 	.word	0x40021800
 80061c8:	40021c00 	.word	0x40021c00
 80061cc:	40013c00 	.word	0x40013c00

080061d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	460b      	mov	r3, r1
 80061da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	691a      	ldr	r2, [r3, #16]
 80061e0:	887b      	ldrh	r3, [r7, #2]
 80061e2:	4013      	ands	r3, r2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80061e8:	2301      	movs	r3, #1
 80061ea:	73fb      	strb	r3, [r7, #15]
 80061ec:	e001      	b.n	80061f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80061ee:	2300      	movs	r3, #0
 80061f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80061f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	460b      	mov	r3, r1
 800620a:	807b      	strh	r3, [r7, #2]
 800620c:	4613      	mov	r3, r2
 800620e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006210:	787b      	ldrb	r3, [r7, #1]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006216:	887a      	ldrh	r2, [r7, #2]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800621c:	e003      	b.n	8006226 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800621e:	887b      	ldrh	r3, [r7, #2]
 8006220:	041a      	lsls	r2, r3, #16
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	619a      	str	r2, [r3, #24]
}
 8006226:	bf00      	nop
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006232:	b480      	push	{r7}
 8006234:	b085      	sub	sp, #20
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
 800623a:	460b      	mov	r3, r1
 800623c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006244:	887a      	ldrh	r2, [r7, #2]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	4013      	ands	r3, r2
 800624a:	041a      	lsls	r2, r3, #16
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	43d9      	mvns	r1, r3
 8006250:	887b      	ldrh	r3, [r7, #2]
 8006252:	400b      	ands	r3, r1
 8006254:	431a      	orrs	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	619a      	str	r2, [r3, #24]
}
 800625a:	bf00      	nop
 800625c:	3714      	adds	r7, #20
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
	...

08006268 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	4603      	mov	r3, r0
 8006270:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006272:	4b08      	ldr	r3, [pc, #32]	@ (8006294 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006274:	695a      	ldr	r2, [r3, #20]
 8006276:	88fb      	ldrh	r3, [r7, #6]
 8006278:	4013      	ands	r3, r2
 800627a:	2b00      	cmp	r3, #0
 800627c:	d006      	beq.n	800628c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800627e:	4a05      	ldr	r2, [pc, #20]	@ (8006294 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006280:	88fb      	ldrh	r3, [r7, #6]
 8006282:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006284:	88fb      	ldrh	r3, [r7, #6]
 8006286:	4618      	mov	r0, r3
 8006288:	f7fc fbb0 	bl	80029ec <HAL_GPIO_EXTI_Callback>
  }
}
 800628c:	bf00      	nop
 800628e:	3708      	adds	r7, #8
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	40013c00 	.word	0x40013c00

08006298 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e267      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d075      	beq.n	80063a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80062b6:	4b88      	ldr	r3, [pc, #544]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f003 030c 	and.w	r3, r3, #12
 80062be:	2b04      	cmp	r3, #4
 80062c0:	d00c      	beq.n	80062dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062c2:	4b85      	ldr	r3, [pc, #532]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80062ca:	2b08      	cmp	r3, #8
 80062cc:	d112      	bne.n	80062f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062ce:	4b82      	ldr	r3, [pc, #520]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062da:	d10b      	bne.n	80062f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062dc:	4b7e      	ldr	r3, [pc, #504]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d05b      	beq.n	80063a0 <HAL_RCC_OscConfig+0x108>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d157      	bne.n	80063a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e242      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062fc:	d106      	bne.n	800630c <HAL_RCC_OscConfig+0x74>
 80062fe:	4b76      	ldr	r3, [pc, #472]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a75      	ldr	r2, [pc, #468]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	e01d      	b.n	8006348 <HAL_RCC_OscConfig+0xb0>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006314:	d10c      	bne.n	8006330 <HAL_RCC_OscConfig+0x98>
 8006316:	4b70      	ldr	r3, [pc, #448]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a6f      	ldr	r2, [pc, #444]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 800631c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006320:	6013      	str	r3, [r2, #0]
 8006322:	4b6d      	ldr	r3, [pc, #436]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a6c      	ldr	r2, [pc, #432]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800632c:	6013      	str	r3, [r2, #0]
 800632e:	e00b      	b.n	8006348 <HAL_RCC_OscConfig+0xb0>
 8006330:	4b69      	ldr	r3, [pc, #420]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a68      	ldr	r2, [pc, #416]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800633a:	6013      	str	r3, [r2, #0]
 800633c:	4b66      	ldr	r3, [pc, #408]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a65      	ldr	r2, [pc, #404]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006346:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d013      	beq.n	8006378 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006350:	f7fd f9f4 	bl	800373c <HAL_GetTick>
 8006354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006356:	e008      	b.n	800636a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006358:	f7fd f9f0 	bl	800373c <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	2b64      	cmp	r3, #100	@ 0x64
 8006364:	d901      	bls.n	800636a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e207      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636a:	4b5b      	ldr	r3, [pc, #364]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0f0      	beq.n	8006358 <HAL_RCC_OscConfig+0xc0>
 8006376:	e014      	b.n	80063a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006378:	f7fd f9e0 	bl	800373c <HAL_GetTick>
 800637c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800637e:	e008      	b.n	8006392 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006380:	f7fd f9dc 	bl	800373c <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	2b64      	cmp	r3, #100	@ 0x64
 800638c:	d901      	bls.n	8006392 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e1f3      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006392:	4b51      	ldr	r3, [pc, #324]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1f0      	bne.n	8006380 <HAL_RCC_OscConfig+0xe8>
 800639e:	e000      	b.n	80063a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0302 	and.w	r3, r3, #2
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d063      	beq.n	8006476 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80063ae:	4b4a      	ldr	r3, [pc, #296]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f003 030c 	and.w	r3, r3, #12
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00b      	beq.n	80063d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063ba:	4b47      	ldr	r3, [pc, #284]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d11c      	bne.n	8006400 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063c6:	4b44      	ldr	r3, [pc, #272]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d116      	bne.n	8006400 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063d2:	4b41      	ldr	r3, [pc, #260]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0302 	and.w	r3, r3, #2
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d005      	beq.n	80063ea <HAL_RCC_OscConfig+0x152>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d001      	beq.n	80063ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e1c7      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063ea:	4b3b      	ldr	r3, [pc, #236]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	4937      	ldr	r1, [pc, #220]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80063fa:	4313      	orrs	r3, r2
 80063fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063fe:	e03a      	b.n	8006476 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d020      	beq.n	800644a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006408:	4b34      	ldr	r3, [pc, #208]	@ (80064dc <HAL_RCC_OscConfig+0x244>)
 800640a:	2201      	movs	r2, #1
 800640c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640e:	f7fd f995 	bl	800373c <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006414:	e008      	b.n	8006428 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006416:	f7fd f991 	bl	800373c <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d901      	bls.n	8006428 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e1a8      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006428:	4b2b      	ldr	r3, [pc, #172]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0302 	and.w	r3, r3, #2
 8006430:	2b00      	cmp	r3, #0
 8006432:	d0f0      	beq.n	8006416 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006434:	4b28      	ldr	r3, [pc, #160]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	00db      	lsls	r3, r3, #3
 8006442:	4925      	ldr	r1, [pc, #148]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 8006444:	4313      	orrs	r3, r2
 8006446:	600b      	str	r3, [r1, #0]
 8006448:	e015      	b.n	8006476 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800644a:	4b24      	ldr	r3, [pc, #144]	@ (80064dc <HAL_RCC_OscConfig+0x244>)
 800644c:	2200      	movs	r2, #0
 800644e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006450:	f7fd f974 	bl	800373c <HAL_GetTick>
 8006454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006456:	e008      	b.n	800646a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006458:	f7fd f970 	bl	800373c <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	2b02      	cmp	r3, #2
 8006464:	d901      	bls.n	800646a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e187      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800646a:	4b1b      	ldr	r3, [pc, #108]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1f0      	bne.n	8006458 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0308 	and.w	r3, r3, #8
 800647e:	2b00      	cmp	r3, #0
 8006480:	d036      	beq.n	80064f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d016      	beq.n	80064b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800648a:	4b15      	ldr	r3, [pc, #84]	@ (80064e0 <HAL_RCC_OscConfig+0x248>)
 800648c:	2201      	movs	r2, #1
 800648e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006490:	f7fd f954 	bl	800373c <HAL_GetTick>
 8006494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006496:	e008      	b.n	80064aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006498:	f7fd f950 	bl	800373c <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e167      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064aa:	4b0b      	ldr	r3, [pc, #44]	@ (80064d8 <HAL_RCC_OscConfig+0x240>)
 80064ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d0f0      	beq.n	8006498 <HAL_RCC_OscConfig+0x200>
 80064b6:	e01b      	b.n	80064f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064b8:	4b09      	ldr	r3, [pc, #36]	@ (80064e0 <HAL_RCC_OscConfig+0x248>)
 80064ba:	2200      	movs	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064be:	f7fd f93d 	bl	800373c <HAL_GetTick>
 80064c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064c4:	e00e      	b.n	80064e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064c6:	f7fd f939 	bl	800373c <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d907      	bls.n	80064e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e150      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
 80064d8:	40023800 	.word	0x40023800
 80064dc:	42470000 	.word	0x42470000
 80064e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064e4:	4b88      	ldr	r3, [pc, #544]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80064e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064e8:	f003 0302 	and.w	r3, r3, #2
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1ea      	bne.n	80064c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 8097 	beq.w	800662c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064fe:	2300      	movs	r3, #0
 8006500:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006502:	4b81      	ldr	r3, [pc, #516]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10f      	bne.n	800652e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800650e:	2300      	movs	r3, #0
 8006510:	60bb      	str	r3, [r7, #8]
 8006512:	4b7d      	ldr	r3, [pc, #500]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006516:	4a7c      	ldr	r2, [pc, #496]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006518:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800651c:	6413      	str	r3, [r2, #64]	@ 0x40
 800651e:	4b7a      	ldr	r3, [pc, #488]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006526:	60bb      	str	r3, [r7, #8]
 8006528:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800652a:	2301      	movs	r3, #1
 800652c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800652e:	4b77      	ldr	r3, [pc, #476]	@ (800670c <HAL_RCC_OscConfig+0x474>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006536:	2b00      	cmp	r3, #0
 8006538:	d118      	bne.n	800656c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800653a:	4b74      	ldr	r3, [pc, #464]	@ (800670c <HAL_RCC_OscConfig+0x474>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a73      	ldr	r2, [pc, #460]	@ (800670c <HAL_RCC_OscConfig+0x474>)
 8006540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006544:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006546:	f7fd f8f9 	bl	800373c <HAL_GetTick>
 800654a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800654c:	e008      	b.n	8006560 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800654e:	f7fd f8f5 	bl	800373c <HAL_GetTick>
 8006552:	4602      	mov	r2, r0
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	2b02      	cmp	r3, #2
 800655a:	d901      	bls.n	8006560 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e10c      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006560:	4b6a      	ldr	r3, [pc, #424]	@ (800670c <HAL_RCC_OscConfig+0x474>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006568:	2b00      	cmp	r3, #0
 800656a:	d0f0      	beq.n	800654e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	2b01      	cmp	r3, #1
 8006572:	d106      	bne.n	8006582 <HAL_RCC_OscConfig+0x2ea>
 8006574:	4b64      	ldr	r3, [pc, #400]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006578:	4a63      	ldr	r2, [pc, #396]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 800657a:	f043 0301 	orr.w	r3, r3, #1
 800657e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006580:	e01c      	b.n	80065bc <HAL_RCC_OscConfig+0x324>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	2b05      	cmp	r3, #5
 8006588:	d10c      	bne.n	80065a4 <HAL_RCC_OscConfig+0x30c>
 800658a:	4b5f      	ldr	r3, [pc, #380]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 800658c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658e:	4a5e      	ldr	r2, [pc, #376]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006590:	f043 0304 	orr.w	r3, r3, #4
 8006594:	6713      	str	r3, [r2, #112]	@ 0x70
 8006596:	4b5c      	ldr	r3, [pc, #368]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659a:	4a5b      	ldr	r2, [pc, #364]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 800659c:	f043 0301 	orr.w	r3, r3, #1
 80065a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80065a2:	e00b      	b.n	80065bc <HAL_RCC_OscConfig+0x324>
 80065a4:	4b58      	ldr	r3, [pc, #352]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80065a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065a8:	4a57      	ldr	r2, [pc, #348]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80065aa:	f023 0301 	bic.w	r3, r3, #1
 80065ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80065b0:	4b55      	ldr	r3, [pc, #340]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80065b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b4:	4a54      	ldr	r2, [pc, #336]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80065b6:	f023 0304 	bic.w	r3, r3, #4
 80065ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d015      	beq.n	80065f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c4:	f7fd f8ba 	bl	800373c <HAL_GetTick>
 80065c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065ca:	e00a      	b.n	80065e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065cc:	f7fd f8b6 	bl	800373c <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065da:	4293      	cmp	r3, r2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e0cb      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065e2:	4b49      	ldr	r3, [pc, #292]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80065e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d0ee      	beq.n	80065cc <HAL_RCC_OscConfig+0x334>
 80065ee:	e014      	b.n	800661a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065f0:	f7fd f8a4 	bl	800373c <HAL_GetTick>
 80065f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065f6:	e00a      	b.n	800660e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065f8:	f7fd f8a0 	bl	800373c <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006606:	4293      	cmp	r3, r2
 8006608:	d901      	bls.n	800660e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	e0b5      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800660e:	4b3e      	ldr	r3, [pc, #248]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1ee      	bne.n	80065f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800661a:	7dfb      	ldrb	r3, [r7, #23]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d105      	bne.n	800662c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006620:	4b39      	ldr	r3, [pc, #228]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006624:	4a38      	ldr	r2, [pc, #224]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006626:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800662a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	2b00      	cmp	r3, #0
 8006632:	f000 80a1 	beq.w	8006778 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006636:	4b34      	ldr	r3, [pc, #208]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f003 030c 	and.w	r3, r3, #12
 800663e:	2b08      	cmp	r3, #8
 8006640:	d05c      	beq.n	80066fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	2b02      	cmp	r3, #2
 8006648:	d141      	bne.n	80066ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800664a:	4b31      	ldr	r3, [pc, #196]	@ (8006710 <HAL_RCC_OscConfig+0x478>)
 800664c:	2200      	movs	r2, #0
 800664e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006650:	f7fd f874 	bl	800373c <HAL_GetTick>
 8006654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006656:	e008      	b.n	800666a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006658:	f7fd f870 	bl	800373c <HAL_GetTick>
 800665c:	4602      	mov	r2, r0
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	2b02      	cmp	r3, #2
 8006664:	d901      	bls.n	800666a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006666:	2303      	movs	r3, #3
 8006668:	e087      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800666a:	4b27      	ldr	r3, [pc, #156]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1f0      	bne.n	8006658 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	69da      	ldr	r2, [r3, #28]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	431a      	orrs	r2, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006684:	019b      	lsls	r3, r3, #6
 8006686:	431a      	orrs	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668c:	085b      	lsrs	r3, r3, #1
 800668e:	3b01      	subs	r3, #1
 8006690:	041b      	lsls	r3, r3, #16
 8006692:	431a      	orrs	r2, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006698:	061b      	lsls	r3, r3, #24
 800669a:	491b      	ldr	r1, [pc, #108]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 800669c:	4313      	orrs	r3, r2
 800669e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006710 <HAL_RCC_OscConfig+0x478>)
 80066a2:	2201      	movs	r2, #1
 80066a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066a6:	f7fd f849 	bl	800373c <HAL_GetTick>
 80066aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066ac:	e008      	b.n	80066c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066ae:	f7fd f845 	bl	800373c <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d901      	bls.n	80066c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e05c      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066c0:	4b11      	ldr	r3, [pc, #68]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d0f0      	beq.n	80066ae <HAL_RCC_OscConfig+0x416>
 80066cc:	e054      	b.n	8006778 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ce:	4b10      	ldr	r3, [pc, #64]	@ (8006710 <HAL_RCC_OscConfig+0x478>)
 80066d0:	2200      	movs	r2, #0
 80066d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066d4:	f7fd f832 	bl	800373c <HAL_GetTick>
 80066d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066da:	e008      	b.n	80066ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066dc:	f7fd f82e 	bl	800373c <HAL_GetTick>
 80066e0:	4602      	mov	r2, r0
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	2b02      	cmp	r3, #2
 80066e8:	d901      	bls.n	80066ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80066ea:	2303      	movs	r3, #3
 80066ec:	e045      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ee:	4b06      	ldr	r3, [pc, #24]	@ (8006708 <HAL_RCC_OscConfig+0x470>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1f0      	bne.n	80066dc <HAL_RCC_OscConfig+0x444>
 80066fa:	e03d      	b.n	8006778 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	2b01      	cmp	r3, #1
 8006702:	d107      	bne.n	8006714 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e038      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
 8006708:	40023800 	.word	0x40023800
 800670c:	40007000 	.word	0x40007000
 8006710:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006714:	4b1b      	ldr	r3, [pc, #108]	@ (8006784 <HAL_RCC_OscConfig+0x4ec>)
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	2b01      	cmp	r3, #1
 8006720:	d028      	beq.n	8006774 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800672c:	429a      	cmp	r2, r3
 800672e:	d121      	bne.n	8006774 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800673a:	429a      	cmp	r2, r3
 800673c:	d11a      	bne.n	8006774 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006744:	4013      	ands	r3, r2
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800674a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800674c:	4293      	cmp	r3, r2
 800674e:	d111      	bne.n	8006774 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800675a:	085b      	lsrs	r3, r3, #1
 800675c:	3b01      	subs	r3, #1
 800675e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006760:	429a      	cmp	r2, r3
 8006762:	d107      	bne.n	8006774 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006770:	429a      	cmp	r2, r3
 8006772:	d001      	beq.n	8006778 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e000      	b.n	800677a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3718      	adds	r7, #24
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	40023800 	.word	0x40023800

08006788 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d101      	bne.n	800679c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e0cc      	b.n	8006936 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800679c:	4b68      	ldr	r3, [pc, #416]	@ (8006940 <HAL_RCC_ClockConfig+0x1b8>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0307 	and.w	r3, r3, #7
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d90c      	bls.n	80067c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067aa:	4b65      	ldr	r3, [pc, #404]	@ (8006940 <HAL_RCC_ClockConfig+0x1b8>)
 80067ac:	683a      	ldr	r2, [r7, #0]
 80067ae:	b2d2      	uxtb	r2, r2
 80067b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067b2:	4b63      	ldr	r3, [pc, #396]	@ (8006940 <HAL_RCC_ClockConfig+0x1b8>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0307 	and.w	r3, r3, #7
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d001      	beq.n	80067c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e0b8      	b.n	8006936 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d020      	beq.n	8006812 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 0304 	and.w	r3, r3, #4
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d005      	beq.n	80067e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067dc:	4b59      	ldr	r3, [pc, #356]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	4a58      	ldr	r2, [pc, #352]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 80067e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80067e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0308 	and.w	r3, r3, #8
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d005      	beq.n	8006800 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067f4:	4b53      	ldr	r3, [pc, #332]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	4a52      	ldr	r2, [pc, #328]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 80067fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80067fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006800:	4b50      	ldr	r3, [pc, #320]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	494d      	ldr	r1, [pc, #308]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 800680e:	4313      	orrs	r3, r2
 8006810:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	2b00      	cmp	r3, #0
 800681c:	d044      	beq.n	80068a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	2b01      	cmp	r3, #1
 8006824:	d107      	bne.n	8006836 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006826:	4b47      	ldr	r3, [pc, #284]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d119      	bne.n	8006866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e07f      	b.n	8006936 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	2b02      	cmp	r3, #2
 800683c:	d003      	beq.n	8006846 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006842:	2b03      	cmp	r3, #3
 8006844:	d107      	bne.n	8006856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006846:	4b3f      	ldr	r3, [pc, #252]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d109      	bne.n	8006866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e06f      	b.n	8006936 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006856:	4b3b      	ldr	r3, [pc, #236]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d101      	bne.n	8006866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e067      	b.n	8006936 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006866:	4b37      	ldr	r3, [pc, #220]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f023 0203 	bic.w	r2, r3, #3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	4934      	ldr	r1, [pc, #208]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006874:	4313      	orrs	r3, r2
 8006876:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006878:	f7fc ff60 	bl	800373c <HAL_GetTick>
 800687c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800687e:	e00a      	b.n	8006896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006880:	f7fc ff5c 	bl	800373c <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800688e:	4293      	cmp	r3, r2
 8006890:	d901      	bls.n	8006896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e04f      	b.n	8006936 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006896:	4b2b      	ldr	r3, [pc, #172]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 020c 	and.w	r2, r3, #12
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d1eb      	bne.n	8006880 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80068a8:	4b25      	ldr	r3, [pc, #148]	@ (8006940 <HAL_RCC_ClockConfig+0x1b8>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0307 	and.w	r3, r3, #7
 80068b0:	683a      	ldr	r2, [r7, #0]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d20c      	bcs.n	80068d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068b6:	4b22      	ldr	r3, [pc, #136]	@ (8006940 <HAL_RCC_ClockConfig+0x1b8>)
 80068b8:	683a      	ldr	r2, [r7, #0]
 80068ba:	b2d2      	uxtb	r2, r2
 80068bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068be:	4b20      	ldr	r3, [pc, #128]	@ (8006940 <HAL_RCC_ClockConfig+0x1b8>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0307 	and.w	r3, r3, #7
 80068c6:	683a      	ldr	r2, [r7, #0]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d001      	beq.n	80068d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e032      	b.n	8006936 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0304 	and.w	r3, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d008      	beq.n	80068ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068dc:	4b19      	ldr	r3, [pc, #100]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	4916      	ldr	r1, [pc, #88]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0308 	and.w	r3, r3, #8
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d009      	beq.n	800690e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068fa:	4b12      	ldr	r3, [pc, #72]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	691b      	ldr	r3, [r3, #16]
 8006906:	00db      	lsls	r3, r3, #3
 8006908:	490e      	ldr	r1, [pc, #56]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 800690a:	4313      	orrs	r3, r2
 800690c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800690e:	f000 f821 	bl	8006954 <HAL_RCC_GetSysClockFreq>
 8006912:	4602      	mov	r2, r0
 8006914:	4b0b      	ldr	r3, [pc, #44]	@ (8006944 <HAL_RCC_ClockConfig+0x1bc>)
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	091b      	lsrs	r3, r3, #4
 800691a:	f003 030f 	and.w	r3, r3, #15
 800691e:	490a      	ldr	r1, [pc, #40]	@ (8006948 <HAL_RCC_ClockConfig+0x1c0>)
 8006920:	5ccb      	ldrb	r3, [r1, r3]
 8006922:	fa22 f303 	lsr.w	r3, r2, r3
 8006926:	4a09      	ldr	r2, [pc, #36]	@ (800694c <HAL_RCC_ClockConfig+0x1c4>)
 8006928:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800692a:	4b09      	ldr	r3, [pc, #36]	@ (8006950 <HAL_RCC_ClockConfig+0x1c8>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4618      	mov	r0, r3
 8006930:	f7fc fa5e 	bl	8002df0 <HAL_InitTick>

  return HAL_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	4618      	mov	r0, r3
 8006938:	3710      	adds	r7, #16
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
 800693e:	bf00      	nop
 8006940:	40023c00 	.word	0x40023c00
 8006944:	40023800 	.word	0x40023800
 8006948:	08022660 	.word	0x08022660
 800694c:	20000008 	.word	0x20000008
 8006950:	2000000c 	.word	0x2000000c

08006954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006958:	b094      	sub	sp, #80	@ 0x50
 800695a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800695c:	2300      	movs	r3, #0
 800695e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006960:	2300      	movs	r3, #0
 8006962:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006964:	2300      	movs	r3, #0
 8006966:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006968:	2300      	movs	r3, #0
 800696a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800696c:	4b79      	ldr	r3, [pc, #484]	@ (8006b54 <HAL_RCC_GetSysClockFreq+0x200>)
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f003 030c 	and.w	r3, r3, #12
 8006974:	2b08      	cmp	r3, #8
 8006976:	d00d      	beq.n	8006994 <HAL_RCC_GetSysClockFreq+0x40>
 8006978:	2b08      	cmp	r3, #8
 800697a:	f200 80e1 	bhi.w	8006b40 <HAL_RCC_GetSysClockFreq+0x1ec>
 800697e:	2b00      	cmp	r3, #0
 8006980:	d002      	beq.n	8006988 <HAL_RCC_GetSysClockFreq+0x34>
 8006982:	2b04      	cmp	r3, #4
 8006984:	d003      	beq.n	800698e <HAL_RCC_GetSysClockFreq+0x3a>
 8006986:	e0db      	b.n	8006b40 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006988:	4b73      	ldr	r3, [pc, #460]	@ (8006b58 <HAL_RCC_GetSysClockFreq+0x204>)
 800698a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800698c:	e0db      	b.n	8006b46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800698e:	4b73      	ldr	r3, [pc, #460]	@ (8006b5c <HAL_RCC_GetSysClockFreq+0x208>)
 8006990:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006992:	e0d8      	b.n	8006b46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006994:	4b6f      	ldr	r3, [pc, #444]	@ (8006b54 <HAL_RCC_GetSysClockFreq+0x200>)
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800699c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800699e:	4b6d      	ldr	r3, [pc, #436]	@ (8006b54 <HAL_RCC_GetSysClockFreq+0x200>)
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d063      	beq.n	8006a72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006b54 <HAL_RCC_GetSysClockFreq+0x200>)
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	099b      	lsrs	r3, r3, #6
 80069b0:	2200      	movs	r2, #0
 80069b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80069b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80069b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80069be:	2300      	movs	r3, #0
 80069c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80069c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80069c6:	4622      	mov	r2, r4
 80069c8:	462b      	mov	r3, r5
 80069ca:	f04f 0000 	mov.w	r0, #0
 80069ce:	f04f 0100 	mov.w	r1, #0
 80069d2:	0159      	lsls	r1, r3, #5
 80069d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069d8:	0150      	lsls	r0, r2, #5
 80069da:	4602      	mov	r2, r0
 80069dc:	460b      	mov	r3, r1
 80069de:	4621      	mov	r1, r4
 80069e0:	1a51      	subs	r1, r2, r1
 80069e2:	6139      	str	r1, [r7, #16]
 80069e4:	4629      	mov	r1, r5
 80069e6:	eb63 0301 	sbc.w	r3, r3, r1
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	f04f 0200 	mov.w	r2, #0
 80069f0:	f04f 0300 	mov.w	r3, #0
 80069f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069f8:	4659      	mov	r1, fp
 80069fa:	018b      	lsls	r3, r1, #6
 80069fc:	4651      	mov	r1, sl
 80069fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006a02:	4651      	mov	r1, sl
 8006a04:	018a      	lsls	r2, r1, #6
 8006a06:	4651      	mov	r1, sl
 8006a08:	ebb2 0801 	subs.w	r8, r2, r1
 8006a0c:	4659      	mov	r1, fp
 8006a0e:	eb63 0901 	sbc.w	r9, r3, r1
 8006a12:	f04f 0200 	mov.w	r2, #0
 8006a16:	f04f 0300 	mov.w	r3, #0
 8006a1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a26:	4690      	mov	r8, r2
 8006a28:	4699      	mov	r9, r3
 8006a2a:	4623      	mov	r3, r4
 8006a2c:	eb18 0303 	adds.w	r3, r8, r3
 8006a30:	60bb      	str	r3, [r7, #8]
 8006a32:	462b      	mov	r3, r5
 8006a34:	eb49 0303 	adc.w	r3, r9, r3
 8006a38:	60fb      	str	r3, [r7, #12]
 8006a3a:	f04f 0200 	mov.w	r2, #0
 8006a3e:	f04f 0300 	mov.w	r3, #0
 8006a42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006a46:	4629      	mov	r1, r5
 8006a48:	024b      	lsls	r3, r1, #9
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006a50:	4621      	mov	r1, r4
 8006a52:	024a      	lsls	r2, r1, #9
 8006a54:	4610      	mov	r0, r2
 8006a56:	4619      	mov	r1, r3
 8006a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a64:	f7f9 fc54 	bl	8000310 <__aeabi_uldivmod>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a70:	e058      	b.n	8006b24 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a72:	4b38      	ldr	r3, [pc, #224]	@ (8006b54 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	099b      	lsrs	r3, r3, #6
 8006a78:	2200      	movs	r2, #0
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006a82:	623b      	str	r3, [r7, #32]
 8006a84:	2300      	movs	r3, #0
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006a8c:	4642      	mov	r2, r8
 8006a8e:	464b      	mov	r3, r9
 8006a90:	f04f 0000 	mov.w	r0, #0
 8006a94:	f04f 0100 	mov.w	r1, #0
 8006a98:	0159      	lsls	r1, r3, #5
 8006a9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a9e:	0150      	lsls	r0, r2, #5
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	4641      	mov	r1, r8
 8006aa6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006aaa:	4649      	mov	r1, r9
 8006aac:	eb63 0b01 	sbc.w	fp, r3, r1
 8006ab0:	f04f 0200 	mov.w	r2, #0
 8006ab4:	f04f 0300 	mov.w	r3, #0
 8006ab8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006abc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006ac0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ac4:	ebb2 040a 	subs.w	r4, r2, sl
 8006ac8:	eb63 050b 	sbc.w	r5, r3, fp
 8006acc:	f04f 0200 	mov.w	r2, #0
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	00eb      	lsls	r3, r5, #3
 8006ad6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ada:	00e2      	lsls	r2, r4, #3
 8006adc:	4614      	mov	r4, r2
 8006ade:	461d      	mov	r5, r3
 8006ae0:	4643      	mov	r3, r8
 8006ae2:	18e3      	adds	r3, r4, r3
 8006ae4:	603b      	str	r3, [r7, #0]
 8006ae6:	464b      	mov	r3, r9
 8006ae8:	eb45 0303 	adc.w	r3, r5, r3
 8006aec:	607b      	str	r3, [r7, #4]
 8006aee:	f04f 0200 	mov.w	r2, #0
 8006af2:	f04f 0300 	mov.w	r3, #0
 8006af6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006afa:	4629      	mov	r1, r5
 8006afc:	028b      	lsls	r3, r1, #10
 8006afe:	4621      	mov	r1, r4
 8006b00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b04:	4621      	mov	r1, r4
 8006b06:	028a      	lsls	r2, r1, #10
 8006b08:	4610      	mov	r0, r2
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b0e:	2200      	movs	r2, #0
 8006b10:	61bb      	str	r3, [r7, #24]
 8006b12:	61fa      	str	r2, [r7, #28]
 8006b14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b18:	f7f9 fbfa 	bl	8000310 <__aeabi_uldivmod>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	460b      	mov	r3, r1
 8006b20:	4613      	mov	r3, r2
 8006b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006b24:	4b0b      	ldr	r3, [pc, #44]	@ (8006b54 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	0c1b      	lsrs	r3, r3, #16
 8006b2a:	f003 0303 	and.w	r3, r3, #3
 8006b2e:	3301      	adds	r3, #1
 8006b30:	005b      	lsls	r3, r3, #1
 8006b32:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006b34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b3e:	e002      	b.n	8006b46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b40:	4b05      	ldr	r3, [pc, #20]	@ (8006b58 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b42:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3750      	adds	r7, #80	@ 0x50
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b52:	bf00      	nop
 8006b54:	40023800 	.word	0x40023800
 8006b58:	00f42400 	.word	0x00f42400
 8006b5c:	007a1200 	.word	0x007a1200

08006b60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b60:	b480      	push	{r7}
 8006b62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b64:	4b03      	ldr	r3, [pc, #12]	@ (8006b74 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b66:	681b      	ldr	r3, [r3, #0]
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop
 8006b74:	20000008 	.word	0x20000008

08006b78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006b7c:	f7ff fff0 	bl	8006b60 <HAL_RCC_GetHCLKFreq>
 8006b80:	4602      	mov	r2, r0
 8006b82:	4b05      	ldr	r3, [pc, #20]	@ (8006b98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	0a9b      	lsrs	r3, r3, #10
 8006b88:	f003 0307 	and.w	r3, r3, #7
 8006b8c:	4903      	ldr	r1, [pc, #12]	@ (8006b9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b8e:	5ccb      	ldrb	r3, [r1, r3]
 8006b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	40023800 	.word	0x40023800
 8006b9c:	08022670 	.word	0x08022670

08006ba0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ba4:	f7ff ffdc 	bl	8006b60 <HAL_RCC_GetHCLKFreq>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	4b05      	ldr	r3, [pc, #20]	@ (8006bc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	0b5b      	lsrs	r3, r3, #13
 8006bb0:	f003 0307 	and.w	r3, r3, #7
 8006bb4:	4903      	ldr	r1, [pc, #12]	@ (8006bc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006bb6:	5ccb      	ldrb	r3, [r1, r3]
 8006bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	40023800 	.word	0x40023800
 8006bc4:	08022670 	.word	0x08022670

08006bc8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	220f      	movs	r2, #15
 8006bd6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006bd8:	4b12      	ldr	r3, [pc, #72]	@ (8006c24 <HAL_RCC_GetClockConfig+0x5c>)
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 0203 	and.w	r2, r3, #3
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006be4:	4b0f      	ldr	r3, [pc, #60]	@ (8006c24 <HAL_RCC_GetClockConfig+0x5c>)
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8006c24 <HAL_RCC_GetClockConfig+0x5c>)
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006bfc:	4b09      	ldr	r3, [pc, #36]	@ (8006c24 <HAL_RCC_GetClockConfig+0x5c>)
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	08db      	lsrs	r3, r3, #3
 8006c02:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006c0a:	4b07      	ldr	r3, [pc, #28]	@ (8006c28 <HAL_RCC_GetClockConfig+0x60>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0207 	and.w	r2, r3, #7
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	601a      	str	r2, [r3, #0]
}
 8006c16:	bf00      	nop
 8006c18:	370c      	adds	r7, #12
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	40023800 	.word	0x40023800
 8006c28:	40023c00 	.word	0x40023c00

08006c2c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d101      	bne.n	8006c3e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e022      	b.n	8006c84 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d105      	bne.n	8006c56 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f7fb ff33 	bl	8002abc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2203      	movs	r2, #3
 8006c5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f814 	bl	8006c8c <HAL_SD_InitCard>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d001      	beq.n	8006c6e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e00a      	b.n	8006c84 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3708      	adds	r7, #8
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006c8c:	b5b0      	push	{r4, r5, r7, lr}
 8006c8e:	b08e      	sub	sp, #56	@ 0x38
 8006c90:	af04      	add	r7, sp, #16
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006c94:	2300      	movs	r3, #0
 8006c96:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006ca8:	2376      	movs	r3, #118	@ 0x76
 8006caa:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681d      	ldr	r5, [r3, #0]
 8006cb0:	466c      	mov	r4, sp
 8006cb2:	f107 0318 	add.w	r3, r7, #24
 8006cb6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006cba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006cbe:	f107 030c 	add.w	r3, r7, #12
 8006cc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	f003 f96b 	bl	8009fa0 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006cca:	4b2a      	ldr	r3, [pc, #168]	@ (8006d74 <HAL_SD_InitCard+0xe8>)
 8006ccc:	2200      	movs	r2, #0
 8006cce:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f003 f9ac 	bl	800a032 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006cda:	4b26      	ldr	r3, [pc, #152]	@ (8006d74 <HAL_SD_InitCard+0xe8>)
 8006cdc:	2201      	movs	r2, #1
 8006cde:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006ce0:	2002      	movs	r0, #2
 8006ce2:	f7fc fd37 	bl	8003754 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f001 f806 	bl	8007cf8 <SD_PowerON>
 8006cec:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00b      	beq.n	8006d0c <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d02:	431a      	orrs	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e02e      	b.n	8006d6a <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 ff25 	bl	8007b5c <SD_InitCard>
 8006d12:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00b      	beq.n	8006d32 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e01b      	b.n	8006d6a <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f003 fa0b 	bl	800a156 <SDMMC_CmdBlockLength>
 8006d40:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00f      	beq.n	8006d68 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006d78 <HAL_SD_InitCard+0xec>)
 8006d4e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d56:	431a      	orrs	r2, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e000      	b.n	8006d6a <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3728      	adds	r7, #40	@ 0x28
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bdb0      	pop	{r4, r5, r7, pc}
 8006d72:	bf00      	nop
 8006d74:	422580a0 	.word	0x422580a0
 8006d78:	004005ff 	.word	0x004005ff

08006d7c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b08c      	sub	sp, #48	@ 0x30
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]
 8006d88:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d107      	bne.n	8006da4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d98:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e0c0      	b.n	8006f26 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	f040 80b9 	bne.w	8006f24 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2200      	movs	r2, #0
 8006db6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006db8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	441a      	add	r2, r3
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d907      	bls.n	8006dd6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dca:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e0a7      	b.n	8006f26 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2203      	movs	r2, #3
 8006dda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2200      	movs	r2, #0
 8006de4:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dec:	68fa      	ldr	r2, [r7, #12]
 8006dee:	6812      	ldr	r2, [r2, #0]
 8006df0:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8006df4:	f043 0302 	orr.w	r3, r3, #2
 8006df8:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dfe:	4a4c      	ldr	r2, [pc, #304]	@ (8006f30 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006e00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e06:	4a4b      	ldr	r2, [pc, #300]	@ (8006f34 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006e08:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0e:	2200      	movs	r2, #0
 8006e10:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e16:	2200      	movs	r2, #0
 8006e18:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	3380      	adds	r3, #128	@ 0x80
 8006e40:	4619      	mov	r1, r3
 8006e42:	68ba      	ldr	r2, [r7, #8]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	025b      	lsls	r3, r3, #9
 8006e48:	089b      	lsrs	r3, r3, #2
 8006e4a:	f7fd fa4d 	bl	80042e8 <HAL_DMA_Start_IT>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d017      	beq.n	8006e84 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006e62:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a33      	ldr	r2, [pc, #204]	@ (8006f38 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006e6a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e70:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e050      	b.n	8006f26 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006e84:	4b2d      	ldr	r3, [pc, #180]	@ (8006f3c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006e86:	2201      	movs	r2, #1
 8006e88:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d002      	beq.n	8006e98 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e94:	025b      	lsls	r3, r3, #9
 8006e96:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006e98:	f04f 33ff 	mov.w	r3, #4294967295
 8006e9c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	025b      	lsls	r3, r3, #9
 8006ea2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006ea4:	2390      	movs	r3, #144	@ 0x90
 8006ea6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006eac:	2300      	movs	r3, #0
 8006eae:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f107 0210 	add.w	r2, r7, #16
 8006ebc:	4611      	mov	r1, r2
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f003 f91d 	bl	800a0fe <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d90a      	bls.n	8006ee0 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2282      	movs	r2, #130	@ 0x82
 8006ece:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f003 f981 	bl	800a1de <SDMMC_CmdReadMultiBlock>
 8006edc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006ede:	e009      	b.n	8006ef4 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2281      	movs	r2, #129	@ 0x81
 8006ee4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eec:	4618      	mov	r0, r3
 8006eee:	f003 f954 	bl	800a19a <SDMMC_CmdReadSingleBlock>
 8006ef2:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d012      	beq.n	8006f20 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a0e      	ldr	r2, [pc, #56]	@ (8006f38 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006f00:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f08:	431a      	orrs	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e002      	b.n	8006f26 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006f20:	2300      	movs	r3, #0
 8006f22:	e000      	b.n	8006f26 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006f24:	2302      	movs	r3, #2
  }
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3730      	adds	r7, #48	@ 0x30
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop
 8006f30:	0800796b 	.word	0x0800796b
 8006f34:	080079dd 	.word	0x080079dd
 8006f38:	004005ff 	.word	0x004005ff
 8006f3c:	4225858c 	.word	0x4225858c

08006f40 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b08c      	sub	sp, #48	@ 0x30
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
 8006f4c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d107      	bne.n	8006f68 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e0c5      	b.n	80070f4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	f040 80be 	bne.w	80070f2 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006f7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	441a      	add	r2, r3
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d907      	bls.n	8006f9a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f8e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e0ac      	b.n	80070f4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2203      	movs	r2, #3
 8006f9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	6812      	ldr	r2, [r2, #0]
 8006fb4:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8006fb8:	f043 0302 	orr.w	r3, r3, #2
 8006fbc:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fc2:	4a4e      	ldr	r2, [pc, #312]	@ (80070fc <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006fc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fca:	4a4d      	ldr	r2, [pc, #308]	@ (8007100 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006fcc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d002      	beq.n	8006fe4 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe0:	025b      	lsls	r3, r3, #9
 8006fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d90a      	bls.n	8007000 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	22a0      	movs	r2, #160	@ 0xa0
 8006fee:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f003 f935 	bl	800a266 <SDMMC_CmdWriteMultiBlock>
 8006ffc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006ffe:	e009      	b.n	8007014 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2290      	movs	r2, #144	@ 0x90
 8007004:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800700c:	4618      	mov	r0, r3
 800700e:	f003 f908 	bl	800a222 <SDMMC_CmdWriteSingleBlock>
 8007012:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007016:	2b00      	cmp	r3, #0
 8007018:	d012      	beq.n	8007040 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a39      	ldr	r2, [pc, #228]	@ (8007104 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8007020:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007028:	431a      	orrs	r2, r3
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e059      	b.n	80070f4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007040:	4b31      	ldr	r3, [pc, #196]	@ (8007108 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8007042:	2201      	movs	r2, #1
 8007044:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800704a:	2240      	movs	r2, #64	@ 0x40
 800704c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	430a      	orrs	r2, r1
 8007068:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800706e:	68b9      	ldr	r1, [r7, #8]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	3380      	adds	r3, #128	@ 0x80
 8007076:	461a      	mov	r2, r3
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	025b      	lsls	r3, r3, #9
 800707c:	089b      	lsrs	r3, r3, #2
 800707e:	f7fd f933 	bl	80042e8 <HAL_DMA_Start_IT>
 8007082:	4603      	mov	r3, r0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d01c      	beq.n	80070c2 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	6812      	ldr	r2, [r2, #0]
 8007092:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8007096:	f023 0302 	bic.w	r3, r3, #2
 800709a:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a18      	ldr	r2, [pc, #96]	@ (8007104 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80070a2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2200      	movs	r2, #0
 80070bc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e018      	b.n	80070f4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80070c2:	f04f 33ff 	mov.w	r3, #4294967295
 80070c6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	025b      	lsls	r3, r3, #9
 80070cc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80070ce:	2390      	movs	r3, #144	@ 0x90
 80070d0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80070d2:	2300      	movs	r3, #0
 80070d4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80070d6:	2300      	movs	r3, #0
 80070d8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80070da:	2301      	movs	r3, #1
 80070dc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f107 0210 	add.w	r2, r7, #16
 80070e6:	4611      	mov	r1, r2
 80070e8:	4618      	mov	r0, r3
 80070ea:	f003 f808 	bl	800a0fe <SDIO_ConfigData>

      return HAL_OK;
 80070ee:	2300      	movs	r3, #0
 80070f0:	e000      	b.n	80070f4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80070f2:	2302      	movs	r3, #2
  }
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3730      	adds	r7, #48	@ 0x30
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	08007941 	.word	0x08007941
 8007100:	080079dd 	.word	0x080079dd
 8007104:	004005ff 	.word	0x004005ff
 8007108:	4225858c 	.word	0x4225858c

0800710c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007118:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007120:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d008      	beq.n	800713a <HAL_SD_IRQHandler+0x2e>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f003 0308 	and.w	r3, r3, #8
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f001 f806 	bl	8008144 <SD_Read_IT>
 8007138:	e165      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007144:	2b00      	cmp	r3, #0
 8007146:	f000 808f 	beq.w	8007268 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007152:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	6812      	ldr	r2, [r2, #0]
 800715e:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8007162:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8007166:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f022 0201 	bic.w	r2, r2, #1
 8007176:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f003 0308 	and.w	r3, r3, #8
 800717e:	2b00      	cmp	r3, #0
 8007180:	d039      	beq.n	80071f6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d104      	bne.n	8007196 <HAL_SD_IRQHandler+0x8a>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f003 0320 	and.w	r3, r3, #32
 8007192:	2b00      	cmp	r3, #0
 8007194:	d011      	beq.n	80071ba <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4618      	mov	r0, r3
 800719c:	f003 f886 	bl	800a2ac <SDMMC_CmdStopTransfer>
 80071a0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d008      	beq.n	80071ba <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	431a      	orrs	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 f92f 	bl	8007418 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f240 523a 	movw	r2, #1338	@ 0x53a
 80071c2:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f003 0301 	and.w	r3, r3, #1
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d104      	bne.n	80071e6 <HAL_SD_IRQHandler+0xda>
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d003      	beq.n	80071ee <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f003 fcf4 	bl	800abd4 <HAL_SD_RxCpltCallback>
 80071ec:	e10b      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f003 fce6 	bl	800abc0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80071f4:	e107      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	f000 8102 	beq.w	8007406 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 0320 	and.w	r3, r3, #32
 8007208:	2b00      	cmp	r3, #0
 800720a:	d011      	beq.n	8007230 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4618      	mov	r0, r3
 8007212:	f003 f84b 	bl	800a2ac <SDMMC_CmdStopTransfer>
 8007216:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d008      	beq.n	8007230 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	431a      	orrs	r2, r3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f8f4 	bl	8007418 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b00      	cmp	r3, #0
 8007238:	f040 80e5 	bne.w	8007406 <HAL_SD_IRQHandler+0x2fa>
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f003 0302 	and.w	r3, r3, #2
 8007242:	2b00      	cmp	r3, #0
 8007244:	f040 80df 	bne.w	8007406 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f022 0208 	bic.w	r2, r2, #8
 8007256:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f003 fcad 	bl	800abc0 <HAL_SD_TxCpltCallback>
}
 8007266:	e0ce      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800726e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007272:	2b00      	cmp	r3, #0
 8007274:	d008      	beq.n	8007288 <HAL_SD_IRQHandler+0x17c>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f003 0308 	and.w	r3, r3, #8
 800727c:	2b00      	cmp	r3, #0
 800727e:	d003      	beq.n	8007288 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 ffb0 	bl	80081e6 <SD_Write_IT>
 8007286:	e0be      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800728e:	f240 233a 	movw	r3, #570	@ 0x23a
 8007292:	4013      	ands	r3, r2
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 80b6 	beq.w	8007406 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ac:	f043 0202 	orr.w	r2, r3, #2
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072ba:	f003 0308 	and.w	r3, r3, #8
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d005      	beq.n	80072ce <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c6:	f043 0208 	orr.w	r2, r3, #8
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072d4:	f003 0320 	and.w	r3, r3, #32
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d005      	beq.n	80072e8 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e0:	f043 0220 	orr.w	r2, r3, #32
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072ee:	f003 0310 	and.w	r3, r3, #16
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d005      	beq.n	8007302 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072fa:	f043 0210 	orr.w	r2, r3, #16
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007308:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800730c:	2b00      	cmp	r3, #0
 800730e:	d005      	beq.n	800731c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007314:	f043 0208 	orr.w	r2, r3, #8
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f240 723a 	movw	r2, #1850	@ 0x73a
 8007324:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6812      	ldr	r2, [r2, #0]
 8007330:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8007334:	f023 0302 	bic.w	r3, r3, #2
 8007338:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4618      	mov	r0, r3
 8007340:	f002 ffb4 	bl	800a2ac <SDMMC_CmdStopTransfer>
 8007344:	4602      	mov	r2, r0
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734a:	431a      	orrs	r2, r3
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f003 0308 	and.w	r3, r3, #8
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00a      	beq.n	8007370 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2201      	movs	r2, #1
 800735e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 f855 	bl	8007418 <HAL_SD_ErrorCallback>
}
 800736e:	e04a      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007376:	2b00      	cmp	r3, #0
 8007378:	d045      	beq.n	8007406 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f003 0310 	and.w	r3, r3, #16
 8007380:	2b00      	cmp	r3, #0
 8007382:	d104      	bne.n	800738e <HAL_SD_IRQHandler+0x282>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f003 0320 	and.w	r3, r3, #32
 800738a:	2b00      	cmp	r3, #0
 800738c:	d011      	beq.n	80073b2 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007392:	4a1f      	ldr	r2, [pc, #124]	@ (8007410 <HAL_SD_IRQHandler+0x304>)
 8007394:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800739a:	4618      	mov	r0, r3
 800739c:	f7fd f86c 	bl	8004478 <HAL_DMA_Abort_IT>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d02f      	beq.n	8007406 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073aa:	4618      	mov	r0, r3
 80073ac:	f000 fb68 	bl	8007a80 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80073b0:	e029      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f003 0301 	and.w	r3, r3, #1
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d104      	bne.n	80073c6 <HAL_SD_IRQHandler+0x2ba>
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f003 0302 	and.w	r3, r3, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d011      	beq.n	80073ea <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ca:	4a12      	ldr	r2, [pc, #72]	@ (8007414 <HAL_SD_IRQHandler+0x308>)
 80073cc:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7fd f850 	bl	8004478 <HAL_DMA_Abort_IT>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d013      	beq.n	8007406 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 fb83 	bl	8007aee <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80073e8:	e00d      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f003 fbd4 	bl	800abac <HAL_SD_AbortCallback>
}
 8007404:	e7ff      	b.n	8007406 <HAL_SD_IRQHandler+0x2fa>
 8007406:	bf00      	nop
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	08007a81 	.word	0x08007a81
 8007414:	08007aef 	.word	0x08007aef

08007418 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007420:	bf00      	nop
 8007422:	370c      	adds	r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800743a:	0f9b      	lsrs	r3, r3, #30
 800743c:	b2da      	uxtb	r2, r3
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007446:	0e9b      	lsrs	r3, r3, #26
 8007448:	b2db      	uxtb	r3, r3
 800744a:	f003 030f 	and.w	r3, r3, #15
 800744e:	b2da      	uxtb	r2, r3
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007458:	0e1b      	lsrs	r3, r3, #24
 800745a:	b2db      	uxtb	r3, r3
 800745c:	f003 0303 	and.w	r3, r3, #3
 8007460:	b2da      	uxtb	r2, r3
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800746a:	0c1b      	lsrs	r3, r3, #16
 800746c:	b2da      	uxtb	r2, r3
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007476:	0a1b      	lsrs	r3, r3, #8
 8007478:	b2da      	uxtb	r2, r3
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007482:	b2da      	uxtb	r2, r3
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800748c:	0d1b      	lsrs	r3, r3, #20
 800748e:	b29a      	uxth	r2, r3
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007498:	0c1b      	lsrs	r3, r3, #16
 800749a:	b2db      	uxtb	r3, r3
 800749c:	f003 030f 	and.w	r3, r3, #15
 80074a0:	b2da      	uxtb	r2, r3
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074aa:	0bdb      	lsrs	r3, r3, #15
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	f003 0301 	and.w	r3, r3, #1
 80074b2:	b2da      	uxtb	r2, r3
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074bc:	0b9b      	lsrs	r3, r3, #14
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	f003 0301 	and.w	r3, r3, #1
 80074c4:	b2da      	uxtb	r2, r3
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074ce:	0b5b      	lsrs	r3, r3, #13
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	f003 0301 	and.w	r3, r3, #1
 80074d6:	b2da      	uxtb	r2, r3
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074e0:	0b1b      	lsrs	r3, r3, #12
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	f003 0301 	and.w	r3, r3, #1
 80074e8:	b2da      	uxtb	r2, r3
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	2200      	movs	r2, #0
 80074f2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d163      	bne.n	80075c4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007500:	009a      	lsls	r2, r3, #2
 8007502:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007506:	4013      	ands	r3, r2
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800750c:	0f92      	lsrs	r2, r2, #30
 800750e:	431a      	orrs	r2, r3
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007518:	0edb      	lsrs	r3, r3, #27
 800751a:	b2db      	uxtb	r3, r3
 800751c:	f003 0307 	and.w	r3, r3, #7
 8007520:	b2da      	uxtb	r2, r3
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800752a:	0e1b      	lsrs	r3, r3, #24
 800752c:	b2db      	uxtb	r3, r3
 800752e:	f003 0307 	and.w	r3, r3, #7
 8007532:	b2da      	uxtb	r2, r3
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800753c:	0d5b      	lsrs	r3, r3, #21
 800753e:	b2db      	uxtb	r3, r3
 8007540:	f003 0307 	and.w	r3, r3, #7
 8007544:	b2da      	uxtb	r2, r3
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800754e:	0c9b      	lsrs	r3, r3, #18
 8007550:	b2db      	uxtb	r3, r3
 8007552:	f003 0307 	and.w	r3, r3, #7
 8007556:	b2da      	uxtb	r2, r3
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007560:	0bdb      	lsrs	r3, r3, #15
 8007562:	b2db      	uxtb	r3, r3
 8007564:	f003 0307 	and.w	r3, r3, #7
 8007568:	b2da      	uxtb	r2, r3
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	1c5a      	adds	r2, r3, #1
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	7e1b      	ldrb	r3, [r3, #24]
 800757c:	b2db      	uxtb	r3, r3
 800757e:	f003 0307 	and.w	r3, r3, #7
 8007582:	3302      	adds	r3, #2
 8007584:	2201      	movs	r2, #1
 8007586:	fa02 f303 	lsl.w	r3, r2, r3
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800758e:	fb03 f202 	mul.w	r2, r3, r2
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	7a1b      	ldrb	r3, [r3, #8]
 800759a:	b2db      	uxtb	r3, r3
 800759c:	f003 030f 	and.w	r3, r3, #15
 80075a0:	2201      	movs	r2, #1
 80075a2:	409a      	lsls	r2, r3
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80075b0:	0a52      	lsrs	r2, r2, #9
 80075b2:	fb03 f202 	mul.w	r2, r3, r2
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075c0:	661a      	str	r2, [r3, #96]	@ 0x60
 80075c2:	e031      	b.n	8007628 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d11d      	bne.n	8007608 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075d0:	041b      	lsls	r3, r3, #16
 80075d2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075da:	0c1b      	lsrs	r3, r3, #16
 80075dc:	431a      	orrs	r2, r3
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	3301      	adds	r3, #1
 80075e8:	029a      	lsls	r2, r3, #10
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075fc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	661a      	str	r2, [r3, #96]	@ 0x60
 8007606:	e00f      	b.n	8007628 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a58      	ldr	r2, [pc, #352]	@ (8007770 <HAL_SD_GetCardCSD+0x344>)
 800760e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007614:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e09d      	b.n	8007764 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800762c:	0b9b      	lsrs	r3, r3, #14
 800762e:	b2db      	uxtb	r3, r3
 8007630:	f003 0301 	and.w	r3, r3, #1
 8007634:	b2da      	uxtb	r2, r3
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800763e:	09db      	lsrs	r3, r3, #7
 8007640:	b2db      	uxtb	r3, r3
 8007642:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007646:	b2da      	uxtb	r2, r3
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007650:	b2db      	uxtb	r3, r3
 8007652:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007656:	b2da      	uxtb	r2, r3
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007660:	0fdb      	lsrs	r3, r3, #31
 8007662:	b2da      	uxtb	r2, r3
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800766c:	0f5b      	lsrs	r3, r3, #29
 800766e:	b2db      	uxtb	r3, r3
 8007670:	f003 0303 	and.w	r3, r3, #3
 8007674:	b2da      	uxtb	r2, r3
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800767e:	0e9b      	lsrs	r3, r3, #26
 8007680:	b2db      	uxtb	r3, r3
 8007682:	f003 0307 	and.w	r3, r3, #7
 8007686:	b2da      	uxtb	r2, r3
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007690:	0d9b      	lsrs	r3, r3, #22
 8007692:	b2db      	uxtb	r3, r3
 8007694:	f003 030f 	and.w	r3, r3, #15
 8007698:	b2da      	uxtb	r2, r3
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076a2:	0d5b      	lsrs	r3, r3, #21
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	f003 0301 	and.w	r3, r3, #1
 80076aa:	b2da      	uxtb	r2, r3
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076be:	0c1b      	lsrs	r3, r3, #16
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	b2da      	uxtb	r2, r3
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076d2:	0bdb      	lsrs	r3, r3, #15
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	f003 0301 	and.w	r3, r3, #1
 80076da:	b2da      	uxtb	r2, r3
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076e6:	0b9b      	lsrs	r3, r3, #14
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	b2da      	uxtb	r2, r3
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076fa:	0b5b      	lsrs	r3, r3, #13
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	f003 0301 	and.w	r3, r3, #1
 8007702:	b2da      	uxtb	r2, r3
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800770e:	0b1b      	lsrs	r3, r3, #12
 8007710:	b2db      	uxtb	r3, r3
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	b2da      	uxtb	r2, r3
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007722:	0a9b      	lsrs	r3, r3, #10
 8007724:	b2db      	uxtb	r3, r3
 8007726:	f003 0303 	and.w	r3, r3, #3
 800772a:	b2da      	uxtb	r2, r3
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007736:	0a1b      	lsrs	r3, r3, #8
 8007738:	b2db      	uxtb	r3, r3
 800773a:	f003 0303 	and.w	r3, r3, #3
 800773e:	b2da      	uxtb	r2, r3
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800774a:	085b      	lsrs	r3, r3, #1
 800774c:	b2db      	uxtb	r3, r3
 800774e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007752:	b2da      	uxtb	r2, r3
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	2201      	movs	r2, #1
 800775e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007762:	2300      	movs	r3, #0
}
 8007764:	4618      	mov	r0, r3
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	004005ff 	.word	0x004005ff

08007774 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80077cc:	b5b0      	push	{r4, r5, r7, lr}
 80077ce:	b08e      	sub	sp, #56	@ 0x38
 80077d0:	af04      	add	r7, sp, #16
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80077d6:	2300      	movs	r3, #0
 80077d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2203      	movs	r2, #3
 80077e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e8:	2b03      	cmp	r3, #3
 80077ea:	d02e      	beq.n	800784a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077f2:	d106      	bne.n	8007802 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8007800:	e029      	b.n	8007856 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007808:	d10a      	bne.n	8007820 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 fb2a 	bl	8007e64 <SD_WideBus_Enable>
 8007810:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007816:	6a3b      	ldr	r3, [r7, #32]
 8007818:	431a      	orrs	r2, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	639a      	str	r2, [r3, #56]	@ 0x38
 800781e:	e01a      	b.n	8007856 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d10a      	bne.n	800783c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 fb67 	bl	8007efa <SD_WideBus_Disable>
 800782c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007832:	6a3b      	ldr	r3, [r7, #32]
 8007834:	431a      	orrs	r2, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	639a      	str	r2, [r3, #56]	@ 0x38
 800783a:	e00c      	b.n	8007856 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007840:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	639a      	str	r2, [r3, #56]	@ 0x38
 8007848:	e005      	b.n	8007856 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800784e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785a:	2b00      	cmp	r3, #0
 800785c:	d00b      	beq.n	8007876 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a26      	ldr	r2, [pc, #152]	@ (80078fc <HAL_SD_ConfigWideBusOperation+0x130>)
 8007864:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2201      	movs	r2, #1
 800786a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007874:	e01f      	b.n	80078b6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	699b      	ldr	r3, [r3, #24]
 8007896:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681d      	ldr	r5, [r3, #0]
 800789c:	466c      	mov	r4, sp
 800789e:	f107 0314 	add.w	r3, r7, #20
 80078a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80078a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80078aa:	f107 0308 	add.w	r3, r7, #8
 80078ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80078b0:	4628      	mov	r0, r5
 80078b2:	f002 fb75 	bl	8009fa0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80078be:	4618      	mov	r0, r3
 80078c0:	f002 fc49 	bl	800a156 <SDMMC_CmdBlockLength>
 80078c4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00c      	beq.n	80078e6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a0a      	ldr	r2, [pc, #40]	@ (80078fc <HAL_SD_ConfigWideBusOperation+0x130>)
 80078d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	431a      	orrs	r2, r3
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80078ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3728      	adds	r7, #40	@ 0x28
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bdb0      	pop	{r4, r5, r7, pc}
 80078fa:	bf00      	nop
 80078fc:	004005ff 	.word	0x004005ff

08007900 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b086      	sub	sp, #24
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800790c:	f107 030c 	add.w	r3, r7, #12
 8007910:	4619      	mov	r1, r3
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 fa7e 	bl	8007e14 <SD_SendStatus>
 8007918:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d005      	beq.n	800792c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	431a      	orrs	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	0a5b      	lsrs	r3, r3, #9
 8007930:	f003 030f 	and.w	r3, r3, #15
 8007934:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007936:	693b      	ldr	r3, [r7, #16]
}
 8007938:	4618      	mov	r0, r3
 800793a:	3718      	adds	r7, #24
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800795c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800795e:	bf00      	nop
 8007960:	3714      	adds	r7, #20
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b084      	sub	sp, #16
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007976:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800797c:	2b82      	cmp	r3, #130	@ 0x82
 800797e:	d111      	bne.n	80079a4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4618      	mov	r0, r3
 8007986:	f002 fc91 	bl	800a2ac <SDMMC_CmdStopTransfer>
 800798a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d008      	beq.n	80079a4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	431a      	orrs	r2, r3
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f7ff fd3a 	bl	8007418 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f022 0208 	bic.w	r2, r2, #8
 80079b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f240 523a 	movw	r2, #1338	@ 0x53a
 80079bc:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2201      	movs	r2, #1
 80079c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2200      	movs	r2, #0
 80079ca:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80079cc:	68f8      	ldr	r0, [r7, #12]
 80079ce:	f003 f901 	bl	800abd4 <HAL_SD_RxCpltCallback>
#endif
}
 80079d2:	bf00      	nop
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
	...

080079dc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b086      	sub	sp, #24
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7fc fef0 	bl	80047d0 <HAL_DMA_GetError>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b02      	cmp	r3, #2
 80079f4:	d03e      	beq.n	8007a74 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079fc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a04:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d002      	beq.n	8007a12 <SD_DMAError+0x36>
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d12d      	bne.n	8007a6e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a19      	ldr	r2, [pc, #100]	@ (8007a7c <SD_DMAError+0xa0>)
 8007a18:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007a28:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8007a36:	6978      	ldr	r0, [r7, #20]
 8007a38:	f7ff ff62 	bl	8007900 <HAL_SD_GetCardState>
 8007a3c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	2b06      	cmp	r3, #6
 8007a42:	d002      	beq.n	8007a4a <SD_DMAError+0x6e>
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	2b05      	cmp	r3, #5
 8007a48:	d10a      	bne.n	8007a60 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f002 fc2c 	bl	800a2ac <SDMMC_CmdStopTransfer>
 8007a54:	4602      	mov	r2, r0
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007a6e:	6978      	ldr	r0, [r7, #20]
 8007a70:	f7ff fcd2 	bl	8007418 <HAL_SD_ErrorCallback>
#endif
  }
}
 8007a74:	bf00      	nop
 8007a76:	3718      	adds	r7, #24
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	004005ff 	.word	0x004005ff

08007a80 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007a96:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f7ff ff31 	bl	8007900 <HAL_SD_GetCardState>
 8007a9e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b06      	cmp	r3, #6
 8007ab2:	d002      	beq.n	8007aba <SD_DMATxAbort+0x3a>
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	2b05      	cmp	r3, #5
 8007ab8:	d10a      	bne.n	8007ad0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f002 fbf4 	bl	800a2ac <SDMMC_CmdStopTransfer>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aca:	431a      	orrs	r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d103      	bne.n	8007ae0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007ad8:	68f8      	ldr	r0, [r7, #12]
 8007ada:	f003 f867 	bl	800abac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007ade:	e002      	b.n	8007ae6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f7ff fc99 	bl	8007418 <HAL_SD_ErrorCallback>
}
 8007ae6:	bf00      	nop
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b084      	sub	sp, #16
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007afa:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007b04:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f7ff fefa 	bl	8007900 <HAL_SD_GetCardState>
 8007b0c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2201      	movs	r2, #1
 8007b12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	2b06      	cmp	r3, #6
 8007b20:	d002      	beq.n	8007b28 <SD_DMARxAbort+0x3a>
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	2b05      	cmp	r3, #5
 8007b26:	d10a      	bne.n	8007b3e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f002 fbbd 	bl	800a2ac <SDMMC_CmdStopTransfer>
 8007b32:	4602      	mov	r2, r0
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b38:	431a      	orrs	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d103      	bne.n	8007b4e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f003 f830 	bl	800abac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007b4c:	e002      	b.n	8007b54 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007b4e:	68f8      	ldr	r0, [r7, #12]
 8007b50:	f7ff fc62 	bl	8007418 <HAL_SD_ErrorCallback>
}
 8007b54:	bf00      	nop
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007b5c:	b5b0      	push	{r4, r5, r7, lr}
 8007b5e:	b094      	sub	sp, #80	@ 0x50
 8007b60:	af04      	add	r7, sp, #16
 8007b62:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007b64:	2301      	movs	r3, #1
 8007b66:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f002 fa6e 	bl	800a04e <SDIO_GetPowerState>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d102      	bne.n	8007b7e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007b78:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007b7c:	e0b8      	b.n	8007cf0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b82:	2b03      	cmp	r3, #3
 8007b84:	d02f      	beq.n	8007be6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f002 fc98 	bl	800a4c0 <SDMMC_CmdSendCID>
 8007b90:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d001      	beq.n	8007b9c <SD_InitCard+0x40>
    {
      return errorstate;
 8007b98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b9a:	e0a9      	b.n	8007cf0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2100      	movs	r1, #0
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f002 fa98 	bl	800a0d8 <SDIO_GetResponse>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2104      	movs	r1, #4
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f002 fa8f 	bl	800a0d8 <SDIO_GetResponse>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	2108      	movs	r1, #8
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f002 fa86 	bl	800a0d8 <SDIO_GetResponse>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	210c      	movs	r1, #12
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f002 fa7d 	bl	800a0d8 <SDIO_GetResponse>
 8007bde:	4602      	mov	r2, r0
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bea:	2b03      	cmp	r3, #3
 8007bec:	d00d      	beq.n	8007c0a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f107 020e 	add.w	r2, r7, #14
 8007bf6:	4611      	mov	r1, r2
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f002 fc9e 	bl	800a53a <SDMMC_CmdSetRelAdd>
 8007bfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d001      	beq.n	8007c0a <SD_InitCard+0xae>
    {
      return errorstate;
 8007c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c08:	e072      	b.n	8007cf0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c0e:	2b03      	cmp	r3, #3
 8007c10:	d036      	beq.n	8007c80 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007c12:	89fb      	ldrh	r3, [r7, #14]
 8007c14:	461a      	mov	r2, r3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c22:	041b      	lsls	r3, r3, #16
 8007c24:	4619      	mov	r1, r3
 8007c26:	4610      	mov	r0, r2
 8007c28:	f002 fc68 	bl	800a4fc <SDMMC_CmdSendCSD>
 8007c2c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d001      	beq.n	8007c38 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007c34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c36:	e05b      	b.n	8007cf0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f002 fa4a 	bl	800a0d8 <SDIO_GetResponse>
 8007c44:	4602      	mov	r2, r0
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2104      	movs	r1, #4
 8007c50:	4618      	mov	r0, r3
 8007c52:	f002 fa41 	bl	800a0d8 <SDIO_GetResponse>
 8007c56:	4602      	mov	r2, r0
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2108      	movs	r1, #8
 8007c62:	4618      	mov	r0, r3
 8007c64:	f002 fa38 	bl	800a0d8 <SDIO_GetResponse>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	210c      	movs	r1, #12
 8007c74:	4618      	mov	r0, r3
 8007c76:	f002 fa2f 	bl	800a0d8 <SDIO_GetResponse>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2104      	movs	r1, #4
 8007c86:	4618      	mov	r0, r3
 8007c88:	f002 fa26 	bl	800a0d8 <SDIO_GetResponse>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	0d1a      	lsrs	r2, r3, #20
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007c94:	f107 0310 	add.w	r3, r7, #16
 8007c98:	4619      	mov	r1, r3
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f7ff fbc6 	bl	800742c <HAL_SD_GetCardCSD>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d002      	beq.n	8007cac <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ca6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007caa:	e021      	b.n	8007cf0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6819      	ldr	r1, [r3, #0]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cb4:	041b      	lsls	r3, r3, #16
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	461c      	mov	r4, r3
 8007cba:	4615      	mov	r5, r2
 8007cbc:	4622      	mov	r2, r4
 8007cbe:	462b      	mov	r3, r5
 8007cc0:	4608      	mov	r0, r1
 8007cc2:	f002 fb15 	bl	800a2f0 <SDMMC_CmdSelDesel>
 8007cc6:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d001      	beq.n	8007cd2 <SD_InitCard+0x176>
  {
    return errorstate;
 8007cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cd0:	e00e      	b.n	8007cf0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681d      	ldr	r5, [r3, #0]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	466c      	mov	r4, sp
 8007cda:	f103 0210 	add.w	r2, r3, #16
 8007cde:	ca07      	ldmia	r2, {r0, r1, r2}
 8007ce0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f002 f959 	bl	8009fa0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3740      	adds	r7, #64	@ 0x40
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bdb0      	pop	{r4, r5, r7, pc}

08007cf8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b086      	sub	sp, #24
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d00:	2300      	movs	r3, #0
 8007d02:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007d04:	2300      	movs	r3, #0
 8007d06:	617b      	str	r3, [r7, #20]
 8007d08:	2300      	movs	r3, #0
 8007d0a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4618      	mov	r0, r3
 8007d12:	f002 fb10 	bl	800a336 <SDMMC_CmdGoIdleState>
 8007d16:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d001      	beq.n	8007d22 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	e072      	b.n	8007e08 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4618      	mov	r0, r3
 8007d28:	f002 fb23 	bl	800a372 <SDMMC_CmdOperCond>
 8007d2c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00d      	beq.n	8007d50 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f002 faf9 	bl	800a336 <SDMMC_CmdGoIdleState>
 8007d44:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d004      	beq.n	8007d56 <SD_PowerON+0x5e>
    {
      return errorstate;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	e05b      	b.n	8007e08 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d137      	bne.n	8007dce <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	2100      	movs	r1, #0
 8007d64:	4618      	mov	r0, r3
 8007d66:	f002 fb23 	bl	800a3b0 <SDMMC_CmdAppCommand>
 8007d6a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d02d      	beq.n	8007dce <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d72:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007d76:	e047      	b.n	8007e08 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2100      	movs	r1, #0
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f002 fb16 	bl	800a3b0 <SDMMC_CmdAppCommand>
 8007d84:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d001      	beq.n	8007d90 <SD_PowerON+0x98>
    {
      return errorstate;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	e03b      	b.n	8007e08 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	491e      	ldr	r1, [pc, #120]	@ (8007e10 <SD_PowerON+0x118>)
 8007d96:	4618      	mov	r0, r3
 8007d98:	f002 fb2c 	bl	800a3f4 <SDMMC_CmdAppOperCommand>
 8007d9c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d002      	beq.n	8007daa <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007da4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007da8:	e02e      	b.n	8007e08 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2100      	movs	r1, #0
 8007db0:	4618      	mov	r0, r3
 8007db2:	f002 f991 	bl	800a0d8 <SDIO_GetResponse>
 8007db6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	0fdb      	lsrs	r3, r3, #31
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d101      	bne.n	8007dc4 <SD_PowerON+0xcc>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e000      	b.n	8007dc6 <SD_PowerON+0xce>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	613b      	str	r3, [r7, #16]

    count++;
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	3301      	adds	r3, #1
 8007dcc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d802      	bhi.n	8007dde <SD_PowerON+0xe6>
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d0cc      	beq.n	8007d78 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d902      	bls.n	8007dee <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007de8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007dec:	e00c      	b.n	8007e08 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	645a      	str	r2, [r3, #68]	@ 0x44
 8007dfe:	e002      	b.n	8007e06 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	c1100000 	.word	0xc1100000

08007e14 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d102      	bne.n	8007e2a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007e24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007e28:	e018      	b.n	8007e5c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e32:	041b      	lsls	r3, r3, #16
 8007e34:	4619      	mov	r1, r3
 8007e36:	4610      	mov	r0, r2
 8007e38:	f002 fba0 	bl	800a57c <SDMMC_CmdSendStatus>
 8007e3c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d001      	beq.n	8007e48 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	e009      	b.n	8007e5c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2100      	movs	r1, #0
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f002 f942 	bl	800a0d8 <SDIO_GetResponse>
 8007e54:	4602      	mov	r2, r0
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b086      	sub	sp, #24
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	60fb      	str	r3, [r7, #12]
 8007e70:	2300      	movs	r3, #0
 8007e72:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	2100      	movs	r1, #0
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f002 f92c 	bl	800a0d8 <SDIO_GetResponse>
 8007e80:	4603      	mov	r3, r0
 8007e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e8a:	d102      	bne.n	8007e92 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007e8c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e90:	e02f      	b.n	8007ef2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007e92:	f107 030c 	add.w	r3, r7, #12
 8007e96:	4619      	mov	r1, r3
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 f879 	bl	8007f90 <SD_FindSCR>
 8007e9e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d001      	beq.n	8007eaa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	e023      	b.n	8007ef2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d01c      	beq.n	8007eee <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ebc:	041b      	lsls	r3, r3, #16
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	4610      	mov	r0, r2
 8007ec2:	f002 fa75 	bl	800a3b0 <SDMMC_CmdAppCommand>
 8007ec6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d001      	beq.n	8007ed2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	e00f      	b.n	8007ef2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	2102      	movs	r1, #2
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f002 faae 	bl	800a43a <SDMMC_CmdBusWidth>
 8007ede:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d001      	beq.n	8007eea <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	e003      	b.n	8007ef2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007eea:	2300      	movs	r3, #0
 8007eec:	e001      	b.n	8007ef2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007eee:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3718      	adds	r7, #24
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b086      	sub	sp, #24
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007f02:	2300      	movs	r3, #0
 8007f04:	60fb      	str	r3, [r7, #12]
 8007f06:	2300      	movs	r3, #0
 8007f08:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2100      	movs	r1, #0
 8007f10:	4618      	mov	r0, r3
 8007f12:	f002 f8e1 	bl	800a0d8 <SDIO_GetResponse>
 8007f16:	4603      	mov	r3, r0
 8007f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f20:	d102      	bne.n	8007f28 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007f22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f26:	e02f      	b.n	8007f88 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007f28:	f107 030c 	add.w	r3, r7, #12
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 f82e 	bl	8007f90 <SD_FindSCR>
 8007f34:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d001      	beq.n	8007f40 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	e023      	b.n	8007f88 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d01c      	beq.n	8007f84 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f52:	041b      	lsls	r3, r3, #16
 8007f54:	4619      	mov	r1, r3
 8007f56:	4610      	mov	r0, r2
 8007f58:	f002 fa2a 	bl	800a3b0 <SDMMC_CmdAppCommand>
 8007f5c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d001      	beq.n	8007f68 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	e00f      	b.n	8007f88 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2100      	movs	r1, #0
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f002 fa63 	bl	800a43a <SDMMC_CmdBusWidth>
 8007f74:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	e003      	b.n	8007f88 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007f80:	2300      	movs	r3, #0
 8007f82:	e001      	b.n	8007f88 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007f84:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3718      	adds	r7, #24
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007f90:	b590      	push	{r4, r7, lr}
 8007f92:	b08f      	sub	sp, #60	@ 0x3c
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007f9a:	f7fb fbcf 	bl	800373c <HAL_GetTick>
 8007f9e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	60bb      	str	r3, [r7, #8]
 8007fa8:	2300      	movs	r3, #0
 8007faa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2108      	movs	r1, #8
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f002 f8cd 	bl	800a156 <SDMMC_CmdBlockLength>
 8007fbc:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d001      	beq.n	8007fc8 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc6:	e0b9      	b.n	800813c <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fd0:	041b      	lsls	r3, r3, #16
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	4610      	mov	r0, r2
 8007fd6:	f002 f9eb 	bl	800a3b0 <SDMMC_CmdAppCommand>
 8007fda:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d001      	beq.n	8007fe6 <SD_FindSCR+0x56>
  {
    return errorstate;
 8007fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe4:	e0aa      	b.n	800813c <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8007fea:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007fec:	2308      	movs	r3, #8
 8007fee:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007ff0:	2330      	movs	r3, #48	@ 0x30
 8007ff2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007ff4:	2302      	movs	r3, #2
 8007ff6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f107 0210 	add.w	r2, r7, #16
 8008008:	4611      	mov	r1, r2
 800800a:	4618      	mov	r0, r3
 800800c:	f002 f877 	bl	800a0fe <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4618      	mov	r0, r3
 8008016:	f002 fa32 	bl	800a47e <SDMMC_CmdSendSCR>
 800801a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800801c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800801e:	2b00      	cmp	r3, #0
 8008020:	d02a      	beq.n	8008078 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8008022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008024:	e08a      	b.n	800813c <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800802c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00f      	beq.n	8008054 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6819      	ldr	r1, [r3, #0]
 8008038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	f107 0208 	add.w	r2, r7, #8
 8008040:	18d4      	adds	r4, r2, r3
 8008042:	4608      	mov	r0, r1
 8008044:	f001 ffd7 	bl	8009ff6 <SDIO_ReadFIFO>
 8008048:	4603      	mov	r3, r0
 800804a:	6023      	str	r3, [r4, #0]
      index++;
 800804c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800804e:	3301      	adds	r3, #1
 8008050:	637b      	str	r3, [r7, #52]	@ 0x34
 8008052:	e006      	b.n	8008062 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800805a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d012      	beq.n	8008088 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008062:	f7fb fb6b 	bl	800373c <HAL_GetTick>
 8008066:	4602      	mov	r2, r0
 8008068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806a:	1ad3      	subs	r3, r2, r3
 800806c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008070:	d102      	bne.n	8008078 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008072:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008076:	e061      	b.n	800813c <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800807e:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8008082:	2b00      	cmp	r3, #0
 8008084:	d0cf      	beq.n	8008026 <SD_FindSCR+0x96>
 8008086:	e000      	b.n	800808a <SD_FindSCR+0xfa>
      break;
 8008088:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008090:	f003 0308 	and.w	r3, r3, #8
 8008094:	2b00      	cmp	r3, #0
 8008096:	d106      	bne.n	80080a6 <SD_FindSCR+0x116>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800809e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d005      	beq.n	80080b2 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2208      	movs	r2, #8
 80080ac:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80080ae:	2308      	movs	r3, #8
 80080b0:	e044      	b.n	800813c <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080b8:	f003 0302 	and.w	r3, r3, #2
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d005      	beq.n	80080cc <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2202      	movs	r2, #2
 80080c6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80080c8:	2302      	movs	r3, #2
 80080ca:	e037      	b.n	800813c <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080d2:	f003 0320 	and.w	r3, r3, #32
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d005      	beq.n	80080e6 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2220      	movs	r2, #32
 80080e0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80080e2:	2320      	movs	r3, #32
 80080e4:	e02a      	b.n	800813c <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f240 523a 	movw	r2, #1338	@ 0x53a
 80080ee:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	061a      	lsls	r2, r3, #24
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	021b      	lsls	r3, r3, #8
 80080f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80080fc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	0a1b      	lsrs	r3, r3, #8
 8008102:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008106:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	0e1b      	lsrs	r3, r3, #24
 800810c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800810e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008110:	601a      	str	r2, [r3, #0]
    scr++;
 8008112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008114:	3304      	adds	r3, #4
 8008116:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	061a      	lsls	r2, r3, #24
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	021b      	lsls	r3, r3, #8
 8008120:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008124:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	0a1b      	lsrs	r3, r3, #8
 800812a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800812e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	0e1b      	lsrs	r3, r3, #24
 8008134:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008138:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	373c      	adds	r7, #60	@ 0x3c
 8008140:	46bd      	mov	sp, r7
 8008142:	bd90      	pop	{r4, r7, pc}

08008144 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008150:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008156:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d03f      	beq.n	80081de <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800815e:	2300      	movs	r3, #0
 8008160:	617b      	str	r3, [r7, #20]
 8008162:	e033      	b.n	80081cc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4618      	mov	r0, r3
 800816a:	f001 ff44 	bl	8009ff6 <SDIO_ReadFIFO>
 800816e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	b2da      	uxtb	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	3301      	adds	r3, #1
 800817c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	3b01      	subs	r3, #1
 8008182:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	0a1b      	lsrs	r3, r3, #8
 8008188:	b2da      	uxtb	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	3301      	adds	r3, #1
 8008192:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	3b01      	subs	r3, #1
 8008198:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	0c1b      	lsrs	r3, r3, #16
 800819e:	b2da      	uxtb	r2, r3
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	3301      	adds	r3, #1
 80081a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	3b01      	subs	r3, #1
 80081ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	0e1b      	lsrs	r3, r3, #24
 80081b4:	b2da      	uxtb	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	3301      	adds	r3, #1
 80081be:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	3b01      	subs	r3, #1
 80081c4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	3301      	adds	r3, #1
 80081ca:	617b      	str	r3, [r7, #20]
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	2b07      	cmp	r3, #7
 80081d0:	d9c8      	bls.n	8008164 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 80081de:	bf00      	nop
 80081e0:	3718      	adds	r7, #24
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}

080081e6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80081e6:	b580      	push	{r7, lr}
 80081e8:	b086      	sub	sp, #24
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6a1b      	ldr	r3, [r3, #32]
 80081f2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d043      	beq.n	8008288 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008200:	2300      	movs	r3, #0
 8008202:	617b      	str	r3, [r7, #20]
 8008204:	e037      	b.n	8008276 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	3301      	adds	r3, #1
 8008210:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	3b01      	subs	r3, #1
 8008216:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	021a      	lsls	r2, r3, #8
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	4313      	orrs	r3, r2
 8008222:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	3301      	adds	r3, #1
 8008228:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	3b01      	subs	r3, #1
 800822e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	041a      	lsls	r2, r3, #16
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	4313      	orrs	r3, r2
 800823a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3301      	adds	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	3b01      	subs	r3, #1
 8008246:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	061a      	lsls	r2, r3, #24
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	4313      	orrs	r3, r2
 8008252:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	3301      	adds	r3, #1
 8008258:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	3b01      	subs	r3, #1
 800825e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f107 0208 	add.w	r2, r7, #8
 8008268:	4611      	mov	r1, r2
 800826a:	4618      	mov	r0, r3
 800826c:	f001 fed0 	bl	800a010 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	3301      	adds	r3, #1
 8008274:	617b      	str	r3, [r7, #20]
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	2b07      	cmp	r3, #7
 800827a:	d9c4      	bls.n	8008206 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	693a      	ldr	r2, [r7, #16]
 8008286:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8008288:	bf00      	nop
 800828a:	3718      	adds	r7, #24
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b082      	sub	sp, #8
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d101      	bne.n	80082a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	e07b      	b.n	800839a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d108      	bne.n	80082bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80082b2:	d009      	beq.n	80082c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2200      	movs	r2, #0
 80082b8:	61da      	str	r2, [r3, #28]
 80082ba:	e005      	b.n	80082c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d106      	bne.n	80082e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f7fa fd10 	bl	8002d08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008310:	431a      	orrs	r2, r3
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800831a:	431a      	orrs	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	691b      	ldr	r3, [r3, #16]
 8008320:	f003 0302 	and.w	r3, r3, #2
 8008324:	431a      	orrs	r2, r3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	f003 0301 	and.w	r3, r3, #1
 800832e:	431a      	orrs	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008338:	431a      	orrs	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	69db      	ldr	r3, [r3, #28]
 800833e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008342:	431a      	orrs	r2, r3
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a1b      	ldr	r3, [r3, #32]
 8008348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800834c:	ea42 0103 	orr.w	r1, r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008354:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	430a      	orrs	r2, r1
 800835e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	699b      	ldr	r3, [r3, #24]
 8008364:	0c1b      	lsrs	r3, r3, #16
 8008366:	f003 0104 	and.w	r1, r3, #4
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836e:	f003 0210 	and.w	r2, r3, #16
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	69da      	ldr	r2, [r3, #28]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008388:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3708      	adds	r7, #8
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b08a      	sub	sp, #40	@ 0x28
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	60f8      	str	r0, [r7, #12]
 80083aa:	60b9      	str	r1, [r7, #8]
 80083ac:	607a      	str	r2, [r7, #4]
 80083ae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80083b0:	2301      	movs	r3, #1
 80083b2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083b4:	f7fb f9c2 	bl	800373c <HAL_GetTick>
 80083b8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80083c0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80083c8:	887b      	ldrh	r3, [r7, #2]
 80083ca:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80083cc:	7ffb      	ldrb	r3, [r7, #31]
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d00c      	beq.n	80083ec <HAL_SPI_TransmitReceive+0x4a>
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083d8:	d106      	bne.n	80083e8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d102      	bne.n	80083e8 <HAL_SPI_TransmitReceive+0x46>
 80083e2:	7ffb      	ldrb	r3, [r7, #31]
 80083e4:	2b04      	cmp	r3, #4
 80083e6:	d001      	beq.n	80083ec <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80083e8:	2302      	movs	r3, #2
 80083ea:	e17f      	b.n	80086ec <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d005      	beq.n	80083fe <HAL_SPI_TransmitReceive+0x5c>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d002      	beq.n	80083fe <HAL_SPI_TransmitReceive+0x5c>
 80083f8:	887b      	ldrh	r3, [r7, #2]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	e174      	b.n	80086ec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008408:	2b01      	cmp	r3, #1
 800840a:	d101      	bne.n	8008410 <HAL_SPI_TransmitReceive+0x6e>
 800840c:	2302      	movs	r3, #2
 800840e:	e16d      	b.n	80086ec <HAL_SPI_TransmitReceive+0x34a>
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800841e:	b2db      	uxtb	r3, r3
 8008420:	2b04      	cmp	r3, #4
 8008422:	d003      	beq.n	800842c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2205      	movs	r2, #5
 8008428:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	887a      	ldrh	r2, [r7, #2]
 800843c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	887a      	ldrh	r2, [r7, #2]
 8008442:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	887a      	ldrh	r2, [r7, #2]
 800844e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	887a      	ldrh	r2, [r7, #2]
 8008454:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2200      	movs	r2, #0
 8008460:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800846c:	2b40      	cmp	r3, #64	@ 0x40
 800846e:	d007      	beq.n	8008480 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681a      	ldr	r2, [r3, #0]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800847e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008488:	d17e      	bne.n	8008588 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d002      	beq.n	8008498 <HAL_SPI_TransmitReceive+0xf6>
 8008492:	8afb      	ldrh	r3, [r7, #22]
 8008494:	2b01      	cmp	r3, #1
 8008496:	d16c      	bne.n	8008572 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849c:	881a      	ldrh	r2, [r3, #0]
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084a8:	1c9a      	adds	r2, r3, #2
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	3b01      	subs	r3, #1
 80084b6:	b29a      	uxth	r2, r3
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084bc:	e059      	b.n	8008572 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	f003 0302 	and.w	r3, r3, #2
 80084c8:	2b02      	cmp	r3, #2
 80084ca:	d11b      	bne.n	8008504 <HAL_SPI_TransmitReceive+0x162>
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d016      	beq.n	8008504 <HAL_SPI_TransmitReceive+0x162>
 80084d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d113      	bne.n	8008504 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084e0:	881a      	ldrh	r2, [r3, #0]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ec:	1c9a      	adds	r2, r3, #2
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	3b01      	subs	r3, #1
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008500:	2300      	movs	r3, #0
 8008502:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f003 0301 	and.w	r3, r3, #1
 800850e:	2b01      	cmp	r3, #1
 8008510:	d119      	bne.n	8008546 <HAL_SPI_TransmitReceive+0x1a4>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008516:	b29b      	uxth	r3, r3
 8008518:	2b00      	cmp	r3, #0
 800851a:	d014      	beq.n	8008546 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	68da      	ldr	r2, [r3, #12]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008526:	b292      	uxth	r2, r2
 8008528:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800852e:	1c9a      	adds	r2, r3, #2
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008538:	b29b      	uxth	r3, r3
 800853a:	3b01      	subs	r3, #1
 800853c:	b29a      	uxth	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008542:	2301      	movs	r3, #1
 8008544:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008546:	f7fb f8f9 	bl	800373c <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	6a3b      	ldr	r3, [r7, #32]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008552:	429a      	cmp	r2, r3
 8008554:	d80d      	bhi.n	8008572 <HAL_SPI_TransmitReceive+0x1d0>
 8008556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800855c:	d009      	beq.n	8008572 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2201      	movs	r2, #1
 8008562:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2200      	movs	r2, #0
 800856a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e0bc      	b.n	80086ec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008576:	b29b      	uxth	r3, r3
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1a0      	bne.n	80084be <HAL_SPI_TransmitReceive+0x11c>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008580:	b29b      	uxth	r3, r3
 8008582:	2b00      	cmp	r3, #0
 8008584:	d19b      	bne.n	80084be <HAL_SPI_TransmitReceive+0x11c>
 8008586:	e082      	b.n	800868e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d002      	beq.n	8008596 <HAL_SPI_TransmitReceive+0x1f4>
 8008590:	8afb      	ldrh	r3, [r7, #22]
 8008592:	2b01      	cmp	r3, #1
 8008594:	d171      	bne.n	800867a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	330c      	adds	r3, #12
 80085a0:	7812      	ldrb	r2, [r2, #0]
 80085a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085a8:	1c5a      	adds	r2, r3, #1
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	3b01      	subs	r3, #1
 80085b6:	b29a      	uxth	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085bc:	e05d      	b.n	800867a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	f003 0302 	and.w	r3, r3, #2
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d11c      	bne.n	8008606 <HAL_SPI_TransmitReceive+0x264>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d017      	beq.n	8008606 <HAL_SPI_TransmitReceive+0x264>
 80085d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d114      	bne.n	8008606 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	330c      	adds	r3, #12
 80085e6:	7812      	ldrb	r2, [r2, #0]
 80085e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ee:	1c5a      	adds	r2, r3, #1
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	3b01      	subs	r3, #1
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008602:	2300      	movs	r3, #0
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f003 0301 	and.w	r3, r3, #1
 8008610:	2b01      	cmp	r3, #1
 8008612:	d119      	bne.n	8008648 <HAL_SPI_TransmitReceive+0x2a6>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008618:	b29b      	uxth	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	d014      	beq.n	8008648 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	68da      	ldr	r2, [r3, #12]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008628:	b2d2      	uxtb	r2, r2
 800862a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008630:	1c5a      	adds	r2, r3, #1
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800863a:	b29b      	uxth	r3, r3
 800863c:	3b01      	subs	r3, #1
 800863e:	b29a      	uxth	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008644:	2301      	movs	r3, #1
 8008646:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008648:	f7fb f878 	bl	800373c <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	6a3b      	ldr	r3, [r7, #32]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008654:	429a      	cmp	r2, r3
 8008656:	d803      	bhi.n	8008660 <HAL_SPI_TransmitReceive+0x2be>
 8008658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800865e:	d102      	bne.n	8008666 <HAL_SPI_TransmitReceive+0x2c4>
 8008660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008662:	2b00      	cmp	r3, #0
 8008664:	d109      	bne.n	800867a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2201      	movs	r2, #1
 800866a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2200      	movs	r2, #0
 8008672:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008676:	2303      	movs	r3, #3
 8008678:	e038      	b.n	80086ec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800867e:	b29b      	uxth	r3, r3
 8008680:	2b00      	cmp	r3, #0
 8008682:	d19c      	bne.n	80085be <HAL_SPI_TransmitReceive+0x21c>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008688:	b29b      	uxth	r3, r3
 800868a:	2b00      	cmp	r3, #0
 800868c:	d197      	bne.n	80085be <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800868e:	6a3a      	ldr	r2, [r7, #32]
 8008690:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008692:	68f8      	ldr	r0, [r7, #12]
 8008694:	f000 f8b6 	bl	8008804 <SPI_EndRxTxTransaction>
 8008698:	4603      	mov	r3, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	d008      	beq.n	80086b0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2220      	movs	r2, #32
 80086a2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e01d      	b.n	80086ec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d10a      	bne.n	80086ce <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086b8:	2300      	movs	r3, #0
 80086ba:	613b      	str	r3, [r7, #16]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	613b      	str	r3, [r7, #16]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	613b      	str	r3, [r7, #16]
 80086cc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2201      	movs	r2, #1
 80086d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d001      	beq.n	80086ea <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e000      	b.n	80086ec <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80086ea:	2300      	movs	r3, #0
  }
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3728      	adds	r7, #40	@ 0x28
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b088      	sub	sp, #32
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	60b9      	str	r1, [r7, #8]
 80086fe:	603b      	str	r3, [r7, #0]
 8008700:	4613      	mov	r3, r2
 8008702:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008704:	f7fb f81a 	bl	800373c <HAL_GetTick>
 8008708:	4602      	mov	r2, r0
 800870a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870c:	1a9b      	subs	r3, r3, r2
 800870e:	683a      	ldr	r2, [r7, #0]
 8008710:	4413      	add	r3, r2
 8008712:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008714:	f7fb f812 	bl	800373c <HAL_GetTick>
 8008718:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800871a:	4b39      	ldr	r3, [pc, #228]	@ (8008800 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	015b      	lsls	r3, r3, #5
 8008720:	0d1b      	lsrs	r3, r3, #20
 8008722:	69fa      	ldr	r2, [r7, #28]
 8008724:	fb02 f303 	mul.w	r3, r2, r3
 8008728:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800872a:	e055      	b.n	80087d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008732:	d051      	beq.n	80087d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008734:	f7fb f802 	bl	800373c <HAL_GetTick>
 8008738:	4602      	mov	r2, r0
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	429a      	cmp	r2, r3
 8008742:	d902      	bls.n	800874a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008744:	69fb      	ldr	r3, [r7, #28]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d13d      	bne.n	80087c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008758:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008762:	d111      	bne.n	8008788 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800876c:	d004      	beq.n	8008778 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008776:	d107      	bne.n	8008788 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008786:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800878c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008790:	d10f      	bne.n	80087b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80087a0:	601a      	str	r2, [r3, #0]
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80087b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2200      	movs	r2, #0
 80087be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80087c2:	2303      	movs	r3, #3
 80087c4:	e018      	b.n	80087f8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d102      	bne.n	80087d2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80087cc:	2300      	movs	r3, #0
 80087ce:	61fb      	str	r3, [r7, #28]
 80087d0:	e002      	b.n	80087d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	3b01      	subs	r3, #1
 80087d6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	689a      	ldr	r2, [r3, #8]
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	4013      	ands	r3, r2
 80087e2:	68ba      	ldr	r2, [r7, #8]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	bf0c      	ite	eq
 80087e8:	2301      	moveq	r3, #1
 80087ea:	2300      	movne	r3, #0
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	461a      	mov	r2, r3
 80087f0:	79fb      	ldrb	r3, [r7, #7]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d19a      	bne.n	800872c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3720      	adds	r7, #32
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	20000008 	.word	0x20000008

08008804 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b088      	sub	sp, #32
 8008808:	af02      	add	r7, sp, #8
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2201      	movs	r2, #1
 8008818:	2102      	movs	r1, #2
 800881a:	68f8      	ldr	r0, [r7, #12]
 800881c:	f7ff ff6a 	bl	80086f4 <SPI_WaitFlagStateUntilTimeout>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d007      	beq.n	8008836 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800882a:	f043 0220 	orr.w	r2, r3, #32
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	e032      	b.n	800889c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008836:	4b1b      	ldr	r3, [pc, #108]	@ (80088a4 <SPI_EndRxTxTransaction+0xa0>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a1b      	ldr	r2, [pc, #108]	@ (80088a8 <SPI_EndRxTxTransaction+0xa4>)
 800883c:	fba2 2303 	umull	r2, r3, r2, r3
 8008840:	0d5b      	lsrs	r3, r3, #21
 8008842:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008846:	fb02 f303 	mul.w	r3, r2, r3
 800884a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008854:	d112      	bne.n	800887c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	9300      	str	r3, [sp, #0]
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	2200      	movs	r2, #0
 800885e:	2180      	movs	r1, #128	@ 0x80
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	f7ff ff47 	bl	80086f4 <SPI_WaitFlagStateUntilTimeout>
 8008866:	4603      	mov	r3, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d016      	beq.n	800889a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008870:	f043 0220 	orr.w	r2, r3, #32
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008878:	2303      	movs	r3, #3
 800887a:	e00f      	b.n	800889c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00a      	beq.n	8008898 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	3b01      	subs	r3, #1
 8008886:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008892:	2b80      	cmp	r3, #128	@ 0x80
 8008894:	d0f2      	beq.n	800887c <SPI_EndRxTxTransaction+0x78>
 8008896:	e000      	b.n	800889a <SPI_EndRxTxTransaction+0x96>
        break;
 8008898:	bf00      	nop
  }

  return HAL_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3718      	adds	r7, #24
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	20000008 	.word	0x20000008
 80088a8:	165e9f81 	.word	0x165e9f81

080088ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d101      	bne.n	80088be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	e041      	b.n	8008942 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088c4:	b2db      	uxtb	r3, r3
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d106      	bne.n	80088d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f7fa fc8a 	bl	80031ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2202      	movs	r2, #2
 80088dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	3304      	adds	r3, #4
 80088e8:	4619      	mov	r1, r3
 80088ea:	4610      	mov	r0, r2
 80088ec:	f000 f9b6 	bl	8008c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2201      	movs	r2, #1
 800890c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2201      	movs	r2, #1
 800891c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008940:	2300      	movs	r3, #0
}
 8008942:	4618      	mov	r0, r3
 8008944:	3708      	adds	r7, #8
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
	...

0800894c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800894c:	b480      	push	{r7}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800895a:	b2db      	uxtb	r3, r3
 800895c:	2b01      	cmp	r3, #1
 800895e:	d001      	beq.n	8008964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e04e      	b.n	8008a02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2202      	movs	r2, #2
 8008968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68da      	ldr	r2, [r3, #12]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f042 0201 	orr.w	r2, r2, #1
 800897a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a23      	ldr	r2, [pc, #140]	@ (8008a10 <HAL_TIM_Base_Start_IT+0xc4>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d022      	beq.n	80089cc <HAL_TIM_Base_Start_IT+0x80>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800898e:	d01d      	beq.n	80089cc <HAL_TIM_Base_Start_IT+0x80>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a1f      	ldr	r2, [pc, #124]	@ (8008a14 <HAL_TIM_Base_Start_IT+0xc8>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d018      	beq.n	80089cc <HAL_TIM_Base_Start_IT+0x80>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a1e      	ldr	r2, [pc, #120]	@ (8008a18 <HAL_TIM_Base_Start_IT+0xcc>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d013      	beq.n	80089cc <HAL_TIM_Base_Start_IT+0x80>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a1c      	ldr	r2, [pc, #112]	@ (8008a1c <HAL_TIM_Base_Start_IT+0xd0>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d00e      	beq.n	80089cc <HAL_TIM_Base_Start_IT+0x80>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a1b      	ldr	r2, [pc, #108]	@ (8008a20 <HAL_TIM_Base_Start_IT+0xd4>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d009      	beq.n	80089cc <HAL_TIM_Base_Start_IT+0x80>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a19      	ldr	r2, [pc, #100]	@ (8008a24 <HAL_TIM_Base_Start_IT+0xd8>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d004      	beq.n	80089cc <HAL_TIM_Base_Start_IT+0x80>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a18      	ldr	r2, [pc, #96]	@ (8008a28 <HAL_TIM_Base_Start_IT+0xdc>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d111      	bne.n	80089f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	689b      	ldr	r3, [r3, #8]
 80089d2:	f003 0307 	and.w	r3, r3, #7
 80089d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2b06      	cmp	r3, #6
 80089dc:	d010      	beq.n	8008a00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f042 0201 	orr.w	r2, r2, #1
 80089ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ee:	e007      	b.n	8008a00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f042 0201 	orr.w	r2, r2, #1
 80089fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	40010000 	.word	0x40010000
 8008a14:	40000400 	.word	0x40000400
 8008a18:	40000800 	.word	0x40000800
 8008a1c:	40000c00 	.word	0x40000c00
 8008a20:	40010400 	.word	0x40010400
 8008a24:	40014000 	.word	0x40014000
 8008a28:	40001800 	.word	0x40001800

08008a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	f003 0302 	and.w	r3, r3, #2
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d020      	beq.n	8008a90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f003 0302 	and.w	r3, r3, #2
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d01b      	beq.n	8008a90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f06f 0202 	mvn.w	r2, #2
 8008a60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2201      	movs	r2, #1
 8008a66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	f003 0303 	and.w	r3, r3, #3
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d003      	beq.n	8008a7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f8d2 	bl	8008c20 <HAL_TIM_IC_CaptureCallback>
 8008a7c:	e005      	b.n	8008a8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 f8c4 	bl	8008c0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 f8d5 	bl	8008c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	f003 0304 	and.w	r3, r3, #4
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d020      	beq.n	8008adc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f003 0304 	and.w	r3, r3, #4
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d01b      	beq.n	8008adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f06f 0204 	mvn.w	r2, #4
 8008aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2202      	movs	r2, #2
 8008ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d003      	beq.n	8008aca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f8ac 	bl	8008c20 <HAL_TIM_IC_CaptureCallback>
 8008ac8:	e005      	b.n	8008ad6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f89e 	bl	8008c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 f8af 	bl	8008c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	f003 0308 	and.w	r3, r3, #8
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d020      	beq.n	8008b28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f003 0308 	and.w	r3, r3, #8
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d01b      	beq.n	8008b28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f06f 0208 	mvn.w	r2, #8
 8008af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2204      	movs	r2, #4
 8008afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	69db      	ldr	r3, [r3, #28]
 8008b06:	f003 0303 	and.w	r3, r3, #3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d003      	beq.n	8008b16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f886 	bl	8008c20 <HAL_TIM_IC_CaptureCallback>
 8008b14:	e005      	b.n	8008b22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f878 	bl	8008c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f889 	bl	8008c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	f003 0310 	and.w	r3, r3, #16
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d020      	beq.n	8008b74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f003 0310 	and.w	r3, r3, #16
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d01b      	beq.n	8008b74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f06f 0210 	mvn.w	r2, #16
 8008b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2208      	movs	r2, #8
 8008b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	69db      	ldr	r3, [r3, #28]
 8008b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d003      	beq.n	8008b62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 f860 	bl	8008c20 <HAL_TIM_IC_CaptureCallback>
 8008b60:	e005      	b.n	8008b6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f852 	bl	8008c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f863 	bl	8008c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2200      	movs	r2, #0
 8008b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	f003 0301 	and.w	r3, r3, #1
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d00c      	beq.n	8008b98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f003 0301 	and.w	r3, r3, #1
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d007      	beq.n	8008b98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f06f 0201 	mvn.w	r2, #1
 8008b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f7f9 ff4a 	bl	8002a2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d00c      	beq.n	8008bbc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d007      	beq.n	8008bbc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f97c 	bl	8008eb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d00c      	beq.n	8008be0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d007      	beq.n	8008be0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 f834 	bl	8008c48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	f003 0320 	and.w	r3, r3, #32
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00c      	beq.n	8008c04 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f003 0320 	and.w	r3, r3, #32
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d007      	beq.n	8008c04 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f06f 0220 	mvn.w	r2, #32
 8008bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 f94e 	bl	8008ea0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c04:	bf00      	nop
 8008c06:	3710      	adds	r7, #16
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c14:	bf00      	nop
 8008c16:	370c      	adds	r7, #12
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr

08008c20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b083      	sub	sp, #12
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c28:	bf00      	nop
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c3c:	bf00      	nop
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b085      	sub	sp, #20
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a43      	ldr	r2, [pc, #268]	@ (8008d7c <TIM_Base_SetConfig+0x120>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d013      	beq.n	8008c9c <TIM_Base_SetConfig+0x40>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c7a:	d00f      	beq.n	8008c9c <TIM_Base_SetConfig+0x40>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	4a40      	ldr	r2, [pc, #256]	@ (8008d80 <TIM_Base_SetConfig+0x124>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d00b      	beq.n	8008c9c <TIM_Base_SetConfig+0x40>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a3f      	ldr	r2, [pc, #252]	@ (8008d84 <TIM_Base_SetConfig+0x128>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d007      	beq.n	8008c9c <TIM_Base_SetConfig+0x40>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8008d88 <TIM_Base_SetConfig+0x12c>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d003      	beq.n	8008c9c <TIM_Base_SetConfig+0x40>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a3d      	ldr	r2, [pc, #244]	@ (8008d8c <TIM_Base_SetConfig+0x130>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d108      	bne.n	8008cae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	4a32      	ldr	r2, [pc, #200]	@ (8008d7c <TIM_Base_SetConfig+0x120>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d02b      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cbc:	d027      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a2f      	ldr	r2, [pc, #188]	@ (8008d80 <TIM_Base_SetConfig+0x124>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d023      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a2e      	ldr	r2, [pc, #184]	@ (8008d84 <TIM_Base_SetConfig+0x128>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d01f      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8008d88 <TIM_Base_SetConfig+0x12c>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d01b      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4a2c      	ldr	r2, [pc, #176]	@ (8008d8c <TIM_Base_SetConfig+0x130>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d017      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4a2b      	ldr	r2, [pc, #172]	@ (8008d90 <TIM_Base_SetConfig+0x134>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d013      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8008d94 <TIM_Base_SetConfig+0x138>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d00f      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4a29      	ldr	r2, [pc, #164]	@ (8008d98 <TIM_Base_SetConfig+0x13c>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d00b      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a28      	ldr	r2, [pc, #160]	@ (8008d9c <TIM_Base_SetConfig+0x140>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d007      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	4a27      	ldr	r2, [pc, #156]	@ (8008da0 <TIM_Base_SetConfig+0x144>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d003      	beq.n	8008d0e <TIM_Base_SetConfig+0xb2>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	4a26      	ldr	r2, [pc, #152]	@ (8008da4 <TIM_Base_SetConfig+0x148>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d108      	bne.n	8008d20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	68db      	ldr	r3, [r3, #12]
 8008d1a:	68fa      	ldr	r2, [r7, #12]
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	695b      	ldr	r3, [r3, #20]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	689a      	ldr	r2, [r3, #8]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a0e      	ldr	r2, [pc, #56]	@ (8008d7c <TIM_Base_SetConfig+0x120>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d003      	beq.n	8008d4e <TIM_Base_SetConfig+0xf2>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4a10      	ldr	r2, [pc, #64]	@ (8008d8c <TIM_Base_SetConfig+0x130>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d103      	bne.n	8008d56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	691a      	ldr	r2, [r3, #16]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f043 0204 	orr.w	r2, r3, #4
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2201      	movs	r2, #1
 8008d66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	68fa      	ldr	r2, [r7, #12]
 8008d6c:	601a      	str	r2, [r3, #0]
}
 8008d6e:	bf00      	nop
 8008d70:	3714      	adds	r7, #20
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr
 8008d7a:	bf00      	nop
 8008d7c:	40010000 	.word	0x40010000
 8008d80:	40000400 	.word	0x40000400
 8008d84:	40000800 	.word	0x40000800
 8008d88:	40000c00 	.word	0x40000c00
 8008d8c:	40010400 	.word	0x40010400
 8008d90:	40014000 	.word	0x40014000
 8008d94:	40014400 	.word	0x40014400
 8008d98:	40014800 	.word	0x40014800
 8008d9c:	40001800 	.word	0x40001800
 8008da0:	40001c00 	.word	0x40001c00
 8008da4:	40002000 	.word	0x40002000

08008da8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d101      	bne.n	8008dc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e05a      	b.n	8008e76 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2202      	movs	r2, #2
 8008dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008de6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68fa      	ldr	r2, [r7, #12]
 8008df8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a21      	ldr	r2, [pc, #132]	@ (8008e84 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d022      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e0c:	d01d      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a1d      	ldr	r2, [pc, #116]	@ (8008e88 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d018      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8008e8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d013      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a1a      	ldr	r2, [pc, #104]	@ (8008e90 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d00e      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a18      	ldr	r2, [pc, #96]	@ (8008e94 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d009      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a17      	ldr	r2, [pc, #92]	@ (8008e98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d004      	beq.n	8008e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a15      	ldr	r2, [pc, #84]	@ (8008e9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d10c      	bne.n	8008e64 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	685b      	ldr	r3, [r3, #4]
 8008e56:	68ba      	ldr	r2, [r7, #8]
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68ba      	ldr	r2, [r7, #8]
 8008e62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3714      	adds	r7, #20
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	40010000 	.word	0x40010000
 8008e88:	40000400 	.word	0x40000400
 8008e8c:	40000800 	.word	0x40000800
 8008e90:	40000c00 	.word	0x40000c00
 8008e94:	40010400 	.word	0x40010400
 8008e98:	40014000 	.word	0x40014000
 8008e9c:	40001800 	.word	0x40001800

08008ea0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b083      	sub	sp, #12
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ea8:	bf00      	nop
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ebc:	bf00      	nop
 8008ebe:	370c      	adds	r7, #12
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d101      	bne.n	8008eda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e042      	b.n	8008f60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d106      	bne.n	8008ef4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f7fa fa76 	bl	80033e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2224      	movs	r2, #36	@ 0x24
 8008ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68da      	ldr	r2, [r3, #12]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 fdd3 	bl	8009ab8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	691a      	ldr	r2, [r3, #16]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008f20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	695a      	ldr	r2, [r3, #20]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008f30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68da      	ldr	r2, [r3, #12]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2220      	movs	r2, #32
 8008f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2220      	movs	r2, #32
 8008f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008f5e:	2300      	movs	r3, #0
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3708      	adds	r7, #8
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08a      	sub	sp, #40	@ 0x28
 8008f6c:	af02      	add	r7, sp, #8
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	603b      	str	r3, [r7, #0]
 8008f74:	4613      	mov	r3, r2
 8008f76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b20      	cmp	r3, #32
 8008f86:	d175      	bne.n	8009074 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d002      	beq.n	8008f94 <HAL_UART_Transmit+0x2c>
 8008f8e:	88fb      	ldrh	r3, [r7, #6]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d101      	bne.n	8008f98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	e06e      	b.n	8009076 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2221      	movs	r2, #33	@ 0x21
 8008fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fa6:	f7fa fbc9 	bl	800373c <HAL_GetTick>
 8008faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	88fa      	ldrh	r2, [r7, #6]
 8008fb0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	88fa      	ldrh	r2, [r7, #6]
 8008fb6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fc0:	d108      	bne.n	8008fd4 <HAL_UART_Transmit+0x6c>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d104      	bne.n	8008fd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	61bb      	str	r3, [r7, #24]
 8008fd2:	e003      	b.n	8008fdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008fdc:	e02e      	b.n	800903c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	2180      	movs	r1, #128	@ 0x80
 8008fe8:	68f8      	ldr	r0, [r7, #12]
 8008fea:	f000 fb37 	bl	800965c <UART_WaitOnFlagUntilTimeout>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d005      	beq.n	8009000 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2220      	movs	r2, #32
 8008ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e03a      	b.n	8009076 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009000:	69fb      	ldr	r3, [r7, #28]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d10b      	bne.n	800901e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	461a      	mov	r2, r3
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009014:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	3302      	adds	r3, #2
 800901a:	61bb      	str	r3, [r7, #24]
 800901c:	e007      	b.n	800902e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	781a      	ldrb	r2, [r3, #0]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	3301      	adds	r3, #1
 800902c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009032:	b29b      	uxth	r3, r3
 8009034:	3b01      	subs	r3, #1
 8009036:	b29a      	uxth	r2, r3
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009040:	b29b      	uxth	r3, r3
 8009042:	2b00      	cmp	r3, #0
 8009044:	d1cb      	bne.n	8008fde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	9300      	str	r3, [sp, #0]
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	2200      	movs	r2, #0
 800904e:	2140      	movs	r1, #64	@ 0x40
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f000 fb03 	bl	800965c <UART_WaitOnFlagUntilTimeout>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d005      	beq.n	8009068 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2220      	movs	r2, #32
 8009060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009064:	2303      	movs	r3, #3
 8009066:	e006      	b.n	8009076 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2220      	movs	r2, #32
 800906c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009070:	2300      	movs	r3, #0
 8009072:	e000      	b.n	8009076 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009074:	2302      	movs	r3, #2
  }
}
 8009076:	4618      	mov	r0, r3
 8009078:	3720      	adds	r7, #32
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b084      	sub	sp, #16
 8009082:	af00      	add	r7, sp, #0
 8009084:	60f8      	str	r0, [r7, #12]
 8009086:	60b9      	str	r1, [r7, #8]
 8009088:	4613      	mov	r3, r2
 800908a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b20      	cmp	r3, #32
 8009096:	d112      	bne.n	80090be <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d002      	beq.n	80090a4 <HAL_UART_Receive_IT+0x26>
 800909e:	88fb      	ldrh	r3, [r7, #6]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d101      	bne.n	80090a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80090a4:	2301      	movs	r3, #1
 80090a6:	e00b      	b.n	80090c0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2200      	movs	r2, #0
 80090ac:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80090ae:	88fb      	ldrh	r3, [r7, #6]
 80090b0:	461a      	mov	r2, r3
 80090b2:	68b9      	ldr	r1, [r7, #8]
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	f000 fb2a 	bl	800970e <UART_Start_Receive_IT>
 80090ba:	4603      	mov	r3, r0
 80090bc:	e000      	b.n	80090c0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80090be:	2302      	movs	r3, #2
  }
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3710      	adds	r7, #16
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b0ba      	sub	sp, #232	@ 0xe8
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	695b      	ldr	r3, [r3, #20]
 80090ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80090ee:	2300      	movs	r3, #0
 80090f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80090f4:	2300      	movs	r3, #0
 80090f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80090fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090fe:	f003 030f 	and.w	r3, r3, #15
 8009102:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009106:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800910a:	2b00      	cmp	r3, #0
 800910c:	d10f      	bne.n	800912e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800910e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009112:	f003 0320 	and.w	r3, r3, #32
 8009116:	2b00      	cmp	r3, #0
 8009118:	d009      	beq.n	800912e <HAL_UART_IRQHandler+0x66>
 800911a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800911e:	f003 0320 	and.w	r3, r3, #32
 8009122:	2b00      	cmp	r3, #0
 8009124:	d003      	beq.n	800912e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fc07 	bl	800993a <UART_Receive_IT>
      return;
 800912c:	e273      	b.n	8009616 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800912e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009132:	2b00      	cmp	r3, #0
 8009134:	f000 80de 	beq.w	80092f4 <HAL_UART_IRQHandler+0x22c>
 8009138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	2b00      	cmp	r3, #0
 8009142:	d106      	bne.n	8009152 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009148:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800914c:	2b00      	cmp	r3, #0
 800914e:	f000 80d1 	beq.w	80092f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009156:	f003 0301 	and.w	r3, r3, #1
 800915a:	2b00      	cmp	r3, #0
 800915c:	d00b      	beq.n	8009176 <HAL_UART_IRQHandler+0xae>
 800915e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009166:	2b00      	cmp	r3, #0
 8009168:	d005      	beq.n	8009176 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916e:	f043 0201 	orr.w	r2, r3, #1
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800917a:	f003 0304 	and.w	r3, r3, #4
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00b      	beq.n	800919a <HAL_UART_IRQHandler+0xd2>
 8009182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009186:	f003 0301 	and.w	r3, r3, #1
 800918a:	2b00      	cmp	r3, #0
 800918c:	d005      	beq.n	800919a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009192:	f043 0202 	orr.w	r2, r3, #2
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800919a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800919e:	f003 0302 	and.w	r3, r3, #2
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00b      	beq.n	80091be <HAL_UART_IRQHandler+0xf6>
 80091a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091aa:	f003 0301 	and.w	r3, r3, #1
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d005      	beq.n	80091be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091b6:	f043 0204 	orr.w	r2, r3, #4
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80091be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c2:	f003 0308 	and.w	r3, r3, #8
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d011      	beq.n	80091ee <HAL_UART_IRQHandler+0x126>
 80091ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091ce:	f003 0320 	and.w	r3, r3, #32
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d105      	bne.n	80091e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80091d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091da:	f003 0301 	and.w	r3, r3, #1
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d005      	beq.n	80091ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091e6:	f043 0208 	orr.w	r2, r3, #8
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f000 820a 	beq.w	800960c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091fc:	f003 0320 	and.w	r3, r3, #32
 8009200:	2b00      	cmp	r3, #0
 8009202:	d008      	beq.n	8009216 <HAL_UART_IRQHandler+0x14e>
 8009204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009208:	f003 0320 	and.w	r3, r3, #32
 800920c:	2b00      	cmp	r3, #0
 800920e:	d002      	beq.n	8009216 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f000 fb92 	bl	800993a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	695b      	ldr	r3, [r3, #20]
 800921c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009220:	2b40      	cmp	r3, #64	@ 0x40
 8009222:	bf0c      	ite	eq
 8009224:	2301      	moveq	r3, #1
 8009226:	2300      	movne	r3, #0
 8009228:	b2db      	uxtb	r3, r3
 800922a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009232:	f003 0308 	and.w	r3, r3, #8
 8009236:	2b00      	cmp	r3, #0
 8009238:	d103      	bne.n	8009242 <HAL_UART_IRQHandler+0x17a>
 800923a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800923e:	2b00      	cmp	r3, #0
 8009240:	d04f      	beq.n	80092e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 fa9d 	bl	8009782 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	695b      	ldr	r3, [r3, #20]
 800924e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009252:	2b40      	cmp	r3, #64	@ 0x40
 8009254:	d141      	bne.n	80092da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	3314      	adds	r3, #20
 800925c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009260:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009264:	e853 3f00 	ldrex	r3, [r3]
 8009268:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800926c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009270:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009274:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	3314      	adds	r3, #20
 800927e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009282:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009286:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800928a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800928e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009292:	e841 2300 	strex	r3, r2, [r1]
 8009296:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800929a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1d9      	bne.n	8009256 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d013      	beq.n	80092d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092ae:	4a8a      	ldr	r2, [pc, #552]	@ (80094d8 <HAL_UART_IRQHandler+0x410>)
 80092b0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092b6:	4618      	mov	r0, r3
 80092b8:	f7fb f8de 	bl	8004478 <HAL_DMA_Abort_IT>
 80092bc:	4603      	mov	r3, r0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d016      	beq.n	80092f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80092cc:	4610      	mov	r0, r2
 80092ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092d0:	e00e      	b.n	80092f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f9ac 	bl	8009630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092d8:	e00a      	b.n	80092f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f000 f9a8 	bl	8009630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092e0:	e006      	b.n	80092f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f000 f9a4 	bl	8009630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80092ee:	e18d      	b.n	800960c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092f0:	bf00      	nop
    return;
 80092f2:	e18b      	b.n	800960c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	f040 8167 	bne.w	80095cc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80092fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009302:	f003 0310 	and.w	r3, r3, #16
 8009306:	2b00      	cmp	r3, #0
 8009308:	f000 8160 	beq.w	80095cc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800930c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009310:	f003 0310 	and.w	r3, r3, #16
 8009314:	2b00      	cmp	r3, #0
 8009316:	f000 8159 	beq.w	80095cc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800931a:	2300      	movs	r3, #0
 800931c:	60bb      	str	r3, [r7, #8]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	60bb      	str	r3, [r7, #8]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	60bb      	str	r3, [r7, #8]
 800932e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	695b      	ldr	r3, [r3, #20]
 8009336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800933a:	2b40      	cmp	r3, #64	@ 0x40
 800933c:	f040 80ce 	bne.w	80094dc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800934c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 80a9 	beq.w	80094a8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800935a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800935e:	429a      	cmp	r2, r3
 8009360:	f080 80a2 	bcs.w	80094a8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800936a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009370:	69db      	ldr	r3, [r3, #28]
 8009372:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009376:	f000 8088 	beq.w	800948a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	330c      	adds	r3, #12
 8009380:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009384:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009388:	e853 3f00 	ldrex	r3, [r3]
 800938c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009390:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009394:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009398:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	330c      	adds	r3, #12
 80093a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80093a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80093aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80093b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80093b6:	e841 2300 	strex	r3, r2, [r1]
 80093ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80093be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1d9      	bne.n	800937a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	3314      	adds	r3, #20
 80093cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093d0:	e853 3f00 	ldrex	r3, [r3]
 80093d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80093d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80093d8:	f023 0301 	bic.w	r3, r3, #1
 80093dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	3314      	adds	r3, #20
 80093e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80093ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80093ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80093f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80093f6:	e841 2300 	strex	r3, r2, [r1]
 80093fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80093fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1e1      	bne.n	80093c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	3314      	adds	r3, #20
 8009408:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800940c:	e853 3f00 	ldrex	r3, [r3]
 8009410:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009412:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009414:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009418:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	3314      	adds	r3, #20
 8009422:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009426:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009428:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800942c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800942e:	e841 2300 	strex	r3, r2, [r1]
 8009432:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009434:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009436:	2b00      	cmp	r3, #0
 8009438:	d1e3      	bne.n	8009402 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2220      	movs	r2, #32
 800943e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2200      	movs	r2, #0
 8009446:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	330c      	adds	r3, #12
 800944e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009452:	e853 3f00 	ldrex	r3, [r3]
 8009456:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800945a:	f023 0310 	bic.w	r3, r3, #16
 800945e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	330c      	adds	r3, #12
 8009468:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800946c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800946e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009470:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009472:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009474:	e841 2300 	strex	r3, r2, [r1]
 8009478:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800947a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800947c:	2b00      	cmp	r3, #0
 800947e:	d1e3      	bne.n	8009448 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009484:	4618      	mov	r0, r3
 8009486:	f7fa ff87 	bl	8004398 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2202      	movs	r2, #2
 800948e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009498:	b29b      	uxth	r3, r3
 800949a:	1ad3      	subs	r3, r2, r3
 800949c:	b29b      	uxth	r3, r3
 800949e:	4619      	mov	r1, r3
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 f8cf 	bl	8009644 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80094a6:	e0b3      	b.n	8009610 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80094b0:	429a      	cmp	r2, r3
 80094b2:	f040 80ad 	bne.w	8009610 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ba:	69db      	ldr	r3, [r3, #28]
 80094bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094c0:	f040 80a6 	bne.w	8009610 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2202      	movs	r2, #2
 80094c8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094ce:	4619      	mov	r1, r3
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f000 f8b7 	bl	8009644 <HAL_UARTEx_RxEventCallback>
      return;
 80094d6:	e09b      	b.n	8009610 <HAL_UART_IRQHandler+0x548>
 80094d8:	08009849 	.word	0x08009849
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	1ad3      	subs	r3, r2, r3
 80094e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f000 808e 	beq.w	8009614 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80094f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f000 8089 	beq.w	8009614 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	330c      	adds	r3, #12
 8009508:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950c:	e853 3f00 	ldrex	r3, [r3]
 8009510:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009514:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009518:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	330c      	adds	r3, #12
 8009522:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009526:	647a      	str	r2, [r7, #68]	@ 0x44
 8009528:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800952c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800952e:	e841 2300 	strex	r3, r2, [r1]
 8009532:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009536:	2b00      	cmp	r3, #0
 8009538:	d1e3      	bne.n	8009502 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	3314      	adds	r3, #20
 8009540:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009544:	e853 3f00 	ldrex	r3, [r3]
 8009548:	623b      	str	r3, [r7, #32]
   return(result);
 800954a:	6a3b      	ldr	r3, [r7, #32]
 800954c:	f023 0301 	bic.w	r3, r3, #1
 8009550:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	3314      	adds	r3, #20
 800955a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800955e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009560:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009562:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009566:	e841 2300 	strex	r3, r2, [r1]
 800956a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800956c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1e3      	bne.n	800953a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2220      	movs	r2, #32
 8009576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2200      	movs	r2, #0
 800957e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	330c      	adds	r3, #12
 8009586:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	e853 3f00 	ldrex	r3, [r3]
 800958e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f023 0310 	bic.w	r3, r3, #16
 8009596:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	330c      	adds	r3, #12
 80095a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80095a4:	61fa      	str	r2, [r7, #28]
 80095a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a8:	69b9      	ldr	r1, [r7, #24]
 80095aa:	69fa      	ldr	r2, [r7, #28]
 80095ac:	e841 2300 	strex	r3, r2, [r1]
 80095b0:	617b      	str	r3, [r7, #20]
   return(result);
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d1e3      	bne.n	8009580 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2202      	movs	r2, #2
 80095bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80095be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 f83d 	bl	8009644 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80095ca:	e023      	b.n	8009614 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80095cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d009      	beq.n	80095ec <HAL_UART_IRQHandler+0x524>
 80095d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d003      	beq.n	80095ec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 f940 	bl	800986a <UART_Transmit_IT>
    return;
 80095ea:	e014      	b.n	8009616 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80095ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d00e      	beq.n	8009616 <HAL_UART_IRQHandler+0x54e>
 80095f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009600:	2b00      	cmp	r3, #0
 8009602:	d008      	beq.n	8009616 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f000 f980 	bl	800990a <UART_EndTransmit_IT>
    return;
 800960a:	e004      	b.n	8009616 <HAL_UART_IRQHandler+0x54e>
    return;
 800960c:	bf00      	nop
 800960e:	e002      	b.n	8009616 <HAL_UART_IRQHandler+0x54e>
      return;
 8009610:	bf00      	nop
 8009612:	e000      	b.n	8009616 <HAL_UART_IRQHandler+0x54e>
      return;
 8009614:	bf00      	nop
  }
}
 8009616:	37e8      	adds	r7, #232	@ 0xe8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800961c:	b480      	push	{r7}
 800961e:	b083      	sub	sp, #12
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009624:	bf00      	nop
 8009626:	370c      	adds	r7, #12
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009638:	bf00      	nop
 800963a:	370c      	adds	r7, #12
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009644:	b480      	push	{r7}
 8009646:	b083      	sub	sp, #12
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	460b      	mov	r3, r1
 800964e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009650:	bf00      	nop
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b086      	sub	sp, #24
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	603b      	str	r3, [r7, #0]
 8009668:	4613      	mov	r3, r2
 800966a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800966c:	e03b      	b.n	80096e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800966e:	6a3b      	ldr	r3, [r7, #32]
 8009670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009674:	d037      	beq.n	80096e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009676:	f7fa f861 	bl	800373c <HAL_GetTick>
 800967a:	4602      	mov	r2, r0
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	1ad3      	subs	r3, r2, r3
 8009680:	6a3a      	ldr	r2, [r7, #32]
 8009682:	429a      	cmp	r2, r3
 8009684:	d302      	bcc.n	800968c <UART_WaitOnFlagUntilTimeout+0x30>
 8009686:	6a3b      	ldr	r3, [r7, #32]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d101      	bne.n	8009690 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800968c:	2303      	movs	r3, #3
 800968e:	e03a      	b.n	8009706 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	f003 0304 	and.w	r3, r3, #4
 800969a:	2b00      	cmp	r3, #0
 800969c:	d023      	beq.n	80096e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	2b80      	cmp	r3, #128	@ 0x80
 80096a2:	d020      	beq.n	80096e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	2b40      	cmp	r3, #64	@ 0x40
 80096a8:	d01d      	beq.n	80096e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f003 0308 	and.w	r3, r3, #8
 80096b4:	2b08      	cmp	r3, #8
 80096b6:	d116      	bne.n	80096e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80096b8:	2300      	movs	r3, #0
 80096ba:	617b      	str	r3, [r7, #20]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	617b      	str	r3, [r7, #20]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	617b      	str	r3, [r7, #20]
 80096cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096ce:	68f8      	ldr	r0, [r7, #12]
 80096d0:	f000 f857 	bl	8009782 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2208      	movs	r2, #8
 80096d8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80096e2:	2301      	movs	r3, #1
 80096e4:	e00f      	b.n	8009706 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	681a      	ldr	r2, [r3, #0]
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	4013      	ands	r3, r2
 80096f0:	68ba      	ldr	r2, [r7, #8]
 80096f2:	429a      	cmp	r2, r3
 80096f4:	bf0c      	ite	eq
 80096f6:	2301      	moveq	r3, #1
 80096f8:	2300      	movne	r3, #0
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	461a      	mov	r2, r3
 80096fe:	79fb      	ldrb	r3, [r7, #7]
 8009700:	429a      	cmp	r2, r3
 8009702:	d0b4      	beq.n	800966e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	3718      	adds	r7, #24
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800970e:	b480      	push	{r7}
 8009710:	b085      	sub	sp, #20
 8009712:	af00      	add	r7, sp, #0
 8009714:	60f8      	str	r0, [r7, #12]
 8009716:	60b9      	str	r1, [r7, #8]
 8009718:	4613      	mov	r3, r2
 800971a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	88fa      	ldrh	r2, [r7, #6]
 8009726:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	88fa      	ldrh	r2, [r7, #6]
 800972c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2200      	movs	r2, #0
 8009732:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2222      	movs	r2, #34	@ 0x22
 8009738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	691b      	ldr	r3, [r3, #16]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d007      	beq.n	8009754 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68da      	ldr	r2, [r3, #12]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009752:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	695a      	ldr	r2, [r3, #20]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f042 0201 	orr.w	r2, r2, #1
 8009762:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	68da      	ldr	r2, [r3, #12]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f042 0220 	orr.w	r2, r2, #32
 8009772:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009774:	2300      	movs	r3, #0
}
 8009776:	4618      	mov	r0, r3
 8009778:	3714      	adds	r7, #20
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr

08009782 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009782:	b480      	push	{r7}
 8009784:	b095      	sub	sp, #84	@ 0x54
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	330c      	adds	r3, #12
 8009790:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009794:	e853 3f00 	ldrex	r3, [r3]
 8009798:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	330c      	adds	r3, #12
 80097a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80097aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80097ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097b2:	e841 2300 	strex	r3, r2, [r1]
 80097b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1e5      	bne.n	800978a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	3314      	adds	r3, #20
 80097c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c6:	6a3b      	ldr	r3, [r7, #32]
 80097c8:	e853 3f00 	ldrex	r3, [r3]
 80097cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	f023 0301 	bic.w	r3, r3, #1
 80097d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	3314      	adds	r3, #20
 80097dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097e6:	e841 2300 	strex	r3, r2, [r1]
 80097ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d1e5      	bne.n	80097be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d119      	bne.n	800982e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	330c      	adds	r3, #12
 8009800:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	e853 3f00 	ldrex	r3, [r3]
 8009808:	60bb      	str	r3, [r7, #8]
   return(result);
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	f023 0310 	bic.w	r3, r3, #16
 8009810:	647b      	str	r3, [r7, #68]	@ 0x44
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	330c      	adds	r3, #12
 8009818:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800981a:	61ba      	str	r2, [r7, #24]
 800981c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981e:	6979      	ldr	r1, [r7, #20]
 8009820:	69ba      	ldr	r2, [r7, #24]
 8009822:	e841 2300 	strex	r3, r2, [r1]
 8009826:	613b      	str	r3, [r7, #16]
   return(result);
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d1e5      	bne.n	80097fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2220      	movs	r2, #32
 8009832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2200      	movs	r2, #0
 800983a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800983c:	bf00      	nop
 800983e:	3754      	adds	r7, #84	@ 0x54
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009854:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f7ff fee7 	bl	8009630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009862:	bf00      	nop
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800986a:	b480      	push	{r7}
 800986c:	b085      	sub	sp, #20
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009878:	b2db      	uxtb	r3, r3
 800987a:	2b21      	cmp	r3, #33	@ 0x21
 800987c:	d13e      	bne.n	80098fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009886:	d114      	bne.n	80098b2 <UART_Transmit_IT+0x48>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d110      	bne.n	80098b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6a1b      	ldr	r3, [r3, #32]
 8009894:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	881b      	ldrh	r3, [r3, #0]
 800989a:	461a      	mov	r2, r3
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80098a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	1c9a      	adds	r2, r3, #2
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	621a      	str	r2, [r3, #32]
 80098b0:	e008      	b.n	80098c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6a1b      	ldr	r3, [r3, #32]
 80098b6:	1c59      	adds	r1, r3, #1
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	6211      	str	r1, [r2, #32]
 80098bc:	781a      	ldrb	r2, [r3, #0]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	3b01      	subs	r3, #1
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	4619      	mov	r1, r3
 80098d2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d10f      	bne.n	80098f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	68da      	ldr	r2, [r3, #12]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80098e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	68da      	ldr	r2, [r3, #12]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80098f8:	2300      	movs	r3, #0
 80098fa:	e000      	b.n	80098fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80098fc:	2302      	movs	r3, #2
  }
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3714      	adds	r7, #20
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr

0800990a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b082      	sub	sp, #8
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	68da      	ldr	r2, [r3, #12]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009920:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2220      	movs	r2, #32
 8009926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f7ff fe76 	bl	800961c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009930:	2300      	movs	r3, #0
}
 8009932:	4618      	mov	r0, r3
 8009934:	3708      	adds	r7, #8
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800993a:	b580      	push	{r7, lr}
 800993c:	b08c      	sub	sp, #48	@ 0x30
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009942:	2300      	movs	r3, #0
 8009944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009946:	2300      	movs	r3, #0
 8009948:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b22      	cmp	r3, #34	@ 0x22
 8009954:	f040 80aa 	bne.w	8009aac <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009960:	d115      	bne.n	800998e <UART_Receive_IT+0x54>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	691b      	ldr	r3, [r3, #16]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d111      	bne.n	800998e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800996e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	b29b      	uxth	r3, r3
 8009978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800997c:	b29a      	uxth	r2, r3
 800997e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009980:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009986:	1c9a      	adds	r2, r3, #2
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	629a      	str	r2, [r3, #40]	@ 0x28
 800998c:	e024      	b.n	80099d8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009992:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	689b      	ldr	r3, [r3, #8]
 8009998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800999c:	d007      	beq.n	80099ae <UART_Receive_IT+0x74>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d10a      	bne.n	80099bc <UART_Receive_IT+0x82>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	691b      	ldr	r3, [r3, #16]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d106      	bne.n	80099bc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	685b      	ldr	r3, [r3, #4]
 80099b4:	b2da      	uxtb	r2, r3
 80099b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b8:	701a      	strb	r2, [r3, #0]
 80099ba:	e008      	b.n	80099ce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099c8:	b2da      	uxtb	r2, r3
 80099ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099cc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099d2:	1c5a      	adds	r2, r3, #1
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80099dc:	b29b      	uxth	r3, r3
 80099de:	3b01      	subs	r3, #1
 80099e0:	b29b      	uxth	r3, r3
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	4619      	mov	r1, r3
 80099e6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d15d      	bne.n	8009aa8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	68da      	ldr	r2, [r3, #12]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f022 0220 	bic.w	r2, r2, #32
 80099fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	68da      	ldr	r2, [r3, #12]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009a0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	695a      	ldr	r2, [r3, #20]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f022 0201 	bic.w	r2, r2, #1
 8009a1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2220      	movs	r2, #32
 8009a20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2200      	movs	r2, #0
 8009a28:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d135      	bne.n	8009a9e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	330c      	adds	r3, #12
 8009a3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	e853 3f00 	ldrex	r3, [r3]
 8009a46:	613b      	str	r3, [r7, #16]
   return(result);
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	f023 0310 	bic.w	r3, r3, #16
 8009a4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	330c      	adds	r3, #12
 8009a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a58:	623a      	str	r2, [r7, #32]
 8009a5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a5c:	69f9      	ldr	r1, [r7, #28]
 8009a5e:	6a3a      	ldr	r2, [r7, #32]
 8009a60:	e841 2300 	strex	r3, r2, [r1]
 8009a64:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a66:	69bb      	ldr	r3, [r7, #24]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d1e5      	bne.n	8009a38 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f003 0310 	and.w	r3, r3, #16
 8009a76:	2b10      	cmp	r3, #16
 8009a78:	d10a      	bne.n	8009a90 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	60fb      	str	r3, [r7, #12]
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	60fb      	str	r3, [r7, #12]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	60fb      	str	r3, [r7, #12]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a94:	4619      	mov	r1, r3
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7ff fdd4 	bl	8009644 <HAL_UARTEx_RxEventCallback>
 8009a9c:	e002      	b.n	8009aa4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f7f8 ff78 	bl	8002994 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	e002      	b.n	8009aae <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	e000      	b.n	8009aae <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009aac:	2302      	movs	r3, #2
  }
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3730      	adds	r7, #48	@ 0x30
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
	...

08009ab8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009abc:	b0c0      	sub	sp, #256	@ 0x100
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	691b      	ldr	r3, [r3, #16]
 8009acc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ad4:	68d9      	ldr	r1, [r3, #12]
 8009ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	ea40 0301 	orr.w	r3, r0, r1
 8009ae0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ae6:	689a      	ldr	r2, [r3, #8]
 8009ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	431a      	orrs	r2, r3
 8009af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af4:	695b      	ldr	r3, [r3, #20]
 8009af6:	431a      	orrs	r2, r3
 8009af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009afc:	69db      	ldr	r3, [r3, #28]
 8009afe:	4313      	orrs	r3, r2
 8009b00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009b10:	f021 010c 	bic.w	r1, r1, #12
 8009b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b18:	681a      	ldr	r2, [r3, #0]
 8009b1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009b1e:	430b      	orrs	r3, r1
 8009b20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	695b      	ldr	r3, [r3, #20]
 8009b2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b32:	6999      	ldr	r1, [r3, #24]
 8009b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b38:	681a      	ldr	r2, [r3, #0]
 8009b3a:	ea40 0301 	orr.w	r3, r0, r1
 8009b3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	4b8f      	ldr	r3, [pc, #572]	@ (8009d84 <UART_SetConfig+0x2cc>)
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d005      	beq.n	8009b58 <UART_SetConfig+0xa0>
 8009b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b50:	681a      	ldr	r2, [r3, #0]
 8009b52:	4b8d      	ldr	r3, [pc, #564]	@ (8009d88 <UART_SetConfig+0x2d0>)
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d104      	bne.n	8009b62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b58:	f7fd f822 	bl	8006ba0 <HAL_RCC_GetPCLK2Freq>
 8009b5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009b60:	e003      	b.n	8009b6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b62:	f7fd f809 	bl	8006b78 <HAL_RCC_GetPCLK1Freq>
 8009b66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b6e:	69db      	ldr	r3, [r3, #28]
 8009b70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b74:	f040 810c 	bne.w	8009d90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009b82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009b86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009b8a:	4622      	mov	r2, r4
 8009b8c:	462b      	mov	r3, r5
 8009b8e:	1891      	adds	r1, r2, r2
 8009b90:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009b92:	415b      	adcs	r3, r3
 8009b94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009b9a:	4621      	mov	r1, r4
 8009b9c:	eb12 0801 	adds.w	r8, r2, r1
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	eb43 0901 	adc.w	r9, r3, r1
 8009ba6:	f04f 0200 	mov.w	r2, #0
 8009baa:	f04f 0300 	mov.w	r3, #0
 8009bae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009bb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009bb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009bba:	4690      	mov	r8, r2
 8009bbc:	4699      	mov	r9, r3
 8009bbe:	4623      	mov	r3, r4
 8009bc0:	eb18 0303 	adds.w	r3, r8, r3
 8009bc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009bc8:	462b      	mov	r3, r5
 8009bca:	eb49 0303 	adc.w	r3, r9, r3
 8009bce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bd6:	685b      	ldr	r3, [r3, #4]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009bde:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009be2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009be6:	460b      	mov	r3, r1
 8009be8:	18db      	adds	r3, r3, r3
 8009bea:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bec:	4613      	mov	r3, r2
 8009bee:	eb42 0303 	adc.w	r3, r2, r3
 8009bf2:	657b      	str	r3, [r7, #84]	@ 0x54
 8009bf4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009bf8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009bfc:	f7f6 fb88 	bl	8000310 <__aeabi_uldivmod>
 8009c00:	4602      	mov	r2, r0
 8009c02:	460b      	mov	r3, r1
 8009c04:	4b61      	ldr	r3, [pc, #388]	@ (8009d8c <UART_SetConfig+0x2d4>)
 8009c06:	fba3 2302 	umull	r2, r3, r3, r2
 8009c0a:	095b      	lsrs	r3, r3, #5
 8009c0c:	011c      	lsls	r4, r3, #4
 8009c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c12:	2200      	movs	r2, #0
 8009c14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009c1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009c20:	4642      	mov	r2, r8
 8009c22:	464b      	mov	r3, r9
 8009c24:	1891      	adds	r1, r2, r2
 8009c26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009c28:	415b      	adcs	r3, r3
 8009c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009c30:	4641      	mov	r1, r8
 8009c32:	eb12 0a01 	adds.w	sl, r2, r1
 8009c36:	4649      	mov	r1, r9
 8009c38:	eb43 0b01 	adc.w	fp, r3, r1
 8009c3c:	f04f 0200 	mov.w	r2, #0
 8009c40:	f04f 0300 	mov.w	r3, #0
 8009c44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009c48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009c4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c50:	4692      	mov	sl, r2
 8009c52:	469b      	mov	fp, r3
 8009c54:	4643      	mov	r3, r8
 8009c56:	eb1a 0303 	adds.w	r3, sl, r3
 8009c5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c5e:	464b      	mov	r3, r9
 8009c60:	eb4b 0303 	adc.w	r3, fp, r3
 8009c64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009c78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	18db      	adds	r3, r3, r3
 8009c80:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c82:	4613      	mov	r3, r2
 8009c84:	eb42 0303 	adc.w	r3, r2, r3
 8009c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009c8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009c92:	f7f6 fb3d 	bl	8000310 <__aeabi_uldivmod>
 8009c96:	4602      	mov	r2, r0
 8009c98:	460b      	mov	r3, r1
 8009c9a:	4611      	mov	r1, r2
 8009c9c:	4b3b      	ldr	r3, [pc, #236]	@ (8009d8c <UART_SetConfig+0x2d4>)
 8009c9e:	fba3 2301 	umull	r2, r3, r3, r1
 8009ca2:	095b      	lsrs	r3, r3, #5
 8009ca4:	2264      	movs	r2, #100	@ 0x64
 8009ca6:	fb02 f303 	mul.w	r3, r2, r3
 8009caa:	1acb      	subs	r3, r1, r3
 8009cac:	00db      	lsls	r3, r3, #3
 8009cae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009cb2:	4b36      	ldr	r3, [pc, #216]	@ (8009d8c <UART_SetConfig+0x2d4>)
 8009cb4:	fba3 2302 	umull	r2, r3, r3, r2
 8009cb8:	095b      	lsrs	r3, r3, #5
 8009cba:	005b      	lsls	r3, r3, #1
 8009cbc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009cc0:	441c      	add	r4, r3
 8009cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ccc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009cd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009cd4:	4642      	mov	r2, r8
 8009cd6:	464b      	mov	r3, r9
 8009cd8:	1891      	adds	r1, r2, r2
 8009cda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009cdc:	415b      	adcs	r3, r3
 8009cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ce0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009ce4:	4641      	mov	r1, r8
 8009ce6:	1851      	adds	r1, r2, r1
 8009ce8:	6339      	str	r1, [r7, #48]	@ 0x30
 8009cea:	4649      	mov	r1, r9
 8009cec:	414b      	adcs	r3, r1
 8009cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cf0:	f04f 0200 	mov.w	r2, #0
 8009cf4:	f04f 0300 	mov.w	r3, #0
 8009cf8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009cfc:	4659      	mov	r1, fp
 8009cfe:	00cb      	lsls	r3, r1, #3
 8009d00:	4651      	mov	r1, sl
 8009d02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d06:	4651      	mov	r1, sl
 8009d08:	00ca      	lsls	r2, r1, #3
 8009d0a:	4610      	mov	r0, r2
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	4603      	mov	r3, r0
 8009d10:	4642      	mov	r2, r8
 8009d12:	189b      	adds	r3, r3, r2
 8009d14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d18:	464b      	mov	r3, r9
 8009d1a:	460a      	mov	r2, r1
 8009d1c:	eb42 0303 	adc.w	r3, r2, r3
 8009d20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009d30:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009d34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009d38:	460b      	mov	r3, r1
 8009d3a:	18db      	adds	r3, r3, r3
 8009d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d3e:	4613      	mov	r3, r2
 8009d40:	eb42 0303 	adc.w	r3, r2, r3
 8009d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009d4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009d4e:	f7f6 fadf 	bl	8000310 <__aeabi_uldivmod>
 8009d52:	4602      	mov	r2, r0
 8009d54:	460b      	mov	r3, r1
 8009d56:	4b0d      	ldr	r3, [pc, #52]	@ (8009d8c <UART_SetConfig+0x2d4>)
 8009d58:	fba3 1302 	umull	r1, r3, r3, r2
 8009d5c:	095b      	lsrs	r3, r3, #5
 8009d5e:	2164      	movs	r1, #100	@ 0x64
 8009d60:	fb01 f303 	mul.w	r3, r1, r3
 8009d64:	1ad3      	subs	r3, r2, r3
 8009d66:	00db      	lsls	r3, r3, #3
 8009d68:	3332      	adds	r3, #50	@ 0x32
 8009d6a:	4a08      	ldr	r2, [pc, #32]	@ (8009d8c <UART_SetConfig+0x2d4>)
 8009d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009d70:	095b      	lsrs	r3, r3, #5
 8009d72:	f003 0207 	and.w	r2, r3, #7
 8009d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4422      	add	r2, r4
 8009d7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d80:	e106      	b.n	8009f90 <UART_SetConfig+0x4d8>
 8009d82:	bf00      	nop
 8009d84:	40011000 	.word	0x40011000
 8009d88:	40011400 	.word	0x40011400
 8009d8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d94:	2200      	movs	r2, #0
 8009d96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d9a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009d9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009da2:	4642      	mov	r2, r8
 8009da4:	464b      	mov	r3, r9
 8009da6:	1891      	adds	r1, r2, r2
 8009da8:	6239      	str	r1, [r7, #32]
 8009daa:	415b      	adcs	r3, r3
 8009dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8009dae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009db2:	4641      	mov	r1, r8
 8009db4:	1854      	adds	r4, r2, r1
 8009db6:	4649      	mov	r1, r9
 8009db8:	eb43 0501 	adc.w	r5, r3, r1
 8009dbc:	f04f 0200 	mov.w	r2, #0
 8009dc0:	f04f 0300 	mov.w	r3, #0
 8009dc4:	00eb      	lsls	r3, r5, #3
 8009dc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009dca:	00e2      	lsls	r2, r4, #3
 8009dcc:	4614      	mov	r4, r2
 8009dce:	461d      	mov	r5, r3
 8009dd0:	4643      	mov	r3, r8
 8009dd2:	18e3      	adds	r3, r4, r3
 8009dd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009dd8:	464b      	mov	r3, r9
 8009dda:	eb45 0303 	adc.w	r3, r5, r3
 8009dde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009dee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009df2:	f04f 0200 	mov.w	r2, #0
 8009df6:	f04f 0300 	mov.w	r3, #0
 8009dfa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009dfe:	4629      	mov	r1, r5
 8009e00:	008b      	lsls	r3, r1, #2
 8009e02:	4621      	mov	r1, r4
 8009e04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e08:	4621      	mov	r1, r4
 8009e0a:	008a      	lsls	r2, r1, #2
 8009e0c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009e10:	f7f6 fa7e 	bl	8000310 <__aeabi_uldivmod>
 8009e14:	4602      	mov	r2, r0
 8009e16:	460b      	mov	r3, r1
 8009e18:	4b60      	ldr	r3, [pc, #384]	@ (8009f9c <UART_SetConfig+0x4e4>)
 8009e1a:	fba3 2302 	umull	r2, r3, r3, r2
 8009e1e:	095b      	lsrs	r3, r3, #5
 8009e20:	011c      	lsls	r4, r3, #4
 8009e22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e26:	2200      	movs	r2, #0
 8009e28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009e30:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009e34:	4642      	mov	r2, r8
 8009e36:	464b      	mov	r3, r9
 8009e38:	1891      	adds	r1, r2, r2
 8009e3a:	61b9      	str	r1, [r7, #24]
 8009e3c:	415b      	adcs	r3, r3
 8009e3e:	61fb      	str	r3, [r7, #28]
 8009e40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e44:	4641      	mov	r1, r8
 8009e46:	1851      	adds	r1, r2, r1
 8009e48:	6139      	str	r1, [r7, #16]
 8009e4a:	4649      	mov	r1, r9
 8009e4c:	414b      	adcs	r3, r1
 8009e4e:	617b      	str	r3, [r7, #20]
 8009e50:	f04f 0200 	mov.w	r2, #0
 8009e54:	f04f 0300 	mov.w	r3, #0
 8009e58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e5c:	4659      	mov	r1, fp
 8009e5e:	00cb      	lsls	r3, r1, #3
 8009e60:	4651      	mov	r1, sl
 8009e62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e66:	4651      	mov	r1, sl
 8009e68:	00ca      	lsls	r2, r1, #3
 8009e6a:	4610      	mov	r0, r2
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	4603      	mov	r3, r0
 8009e70:	4642      	mov	r2, r8
 8009e72:	189b      	adds	r3, r3, r2
 8009e74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e78:	464b      	mov	r3, r9
 8009e7a:	460a      	mov	r2, r1
 8009e7c:	eb42 0303 	adc.w	r3, r2, r3
 8009e80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e8e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009e90:	f04f 0200 	mov.w	r2, #0
 8009e94:	f04f 0300 	mov.w	r3, #0
 8009e98:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009e9c:	4649      	mov	r1, r9
 8009e9e:	008b      	lsls	r3, r1, #2
 8009ea0:	4641      	mov	r1, r8
 8009ea2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009ea6:	4641      	mov	r1, r8
 8009ea8:	008a      	lsls	r2, r1, #2
 8009eaa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009eae:	f7f6 fa2f 	bl	8000310 <__aeabi_uldivmod>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	4611      	mov	r1, r2
 8009eb8:	4b38      	ldr	r3, [pc, #224]	@ (8009f9c <UART_SetConfig+0x4e4>)
 8009eba:	fba3 2301 	umull	r2, r3, r3, r1
 8009ebe:	095b      	lsrs	r3, r3, #5
 8009ec0:	2264      	movs	r2, #100	@ 0x64
 8009ec2:	fb02 f303 	mul.w	r3, r2, r3
 8009ec6:	1acb      	subs	r3, r1, r3
 8009ec8:	011b      	lsls	r3, r3, #4
 8009eca:	3332      	adds	r3, #50	@ 0x32
 8009ecc:	4a33      	ldr	r2, [pc, #204]	@ (8009f9c <UART_SetConfig+0x4e4>)
 8009ece:	fba2 2303 	umull	r2, r3, r2, r3
 8009ed2:	095b      	lsrs	r3, r3, #5
 8009ed4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ed8:	441c      	add	r4, r3
 8009eda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ede:	2200      	movs	r2, #0
 8009ee0:	673b      	str	r3, [r7, #112]	@ 0x70
 8009ee2:	677a      	str	r2, [r7, #116]	@ 0x74
 8009ee4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009ee8:	4642      	mov	r2, r8
 8009eea:	464b      	mov	r3, r9
 8009eec:	1891      	adds	r1, r2, r2
 8009eee:	60b9      	str	r1, [r7, #8]
 8009ef0:	415b      	adcs	r3, r3
 8009ef2:	60fb      	str	r3, [r7, #12]
 8009ef4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ef8:	4641      	mov	r1, r8
 8009efa:	1851      	adds	r1, r2, r1
 8009efc:	6039      	str	r1, [r7, #0]
 8009efe:	4649      	mov	r1, r9
 8009f00:	414b      	adcs	r3, r1
 8009f02:	607b      	str	r3, [r7, #4]
 8009f04:	f04f 0200 	mov.w	r2, #0
 8009f08:	f04f 0300 	mov.w	r3, #0
 8009f0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009f10:	4659      	mov	r1, fp
 8009f12:	00cb      	lsls	r3, r1, #3
 8009f14:	4651      	mov	r1, sl
 8009f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f1a:	4651      	mov	r1, sl
 8009f1c:	00ca      	lsls	r2, r1, #3
 8009f1e:	4610      	mov	r0, r2
 8009f20:	4619      	mov	r1, r3
 8009f22:	4603      	mov	r3, r0
 8009f24:	4642      	mov	r2, r8
 8009f26:	189b      	adds	r3, r3, r2
 8009f28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f2a:	464b      	mov	r3, r9
 8009f2c:	460a      	mov	r2, r1
 8009f2e:	eb42 0303 	adc.w	r3, r2, r3
 8009f32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f3e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009f40:	f04f 0200 	mov.w	r2, #0
 8009f44:	f04f 0300 	mov.w	r3, #0
 8009f48:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009f4c:	4649      	mov	r1, r9
 8009f4e:	008b      	lsls	r3, r1, #2
 8009f50:	4641      	mov	r1, r8
 8009f52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f56:	4641      	mov	r1, r8
 8009f58:	008a      	lsls	r2, r1, #2
 8009f5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f5e:	f7f6 f9d7 	bl	8000310 <__aeabi_uldivmod>
 8009f62:	4602      	mov	r2, r0
 8009f64:	460b      	mov	r3, r1
 8009f66:	4b0d      	ldr	r3, [pc, #52]	@ (8009f9c <UART_SetConfig+0x4e4>)
 8009f68:	fba3 1302 	umull	r1, r3, r3, r2
 8009f6c:	095b      	lsrs	r3, r3, #5
 8009f6e:	2164      	movs	r1, #100	@ 0x64
 8009f70:	fb01 f303 	mul.w	r3, r1, r3
 8009f74:	1ad3      	subs	r3, r2, r3
 8009f76:	011b      	lsls	r3, r3, #4
 8009f78:	3332      	adds	r3, #50	@ 0x32
 8009f7a:	4a08      	ldr	r2, [pc, #32]	@ (8009f9c <UART_SetConfig+0x4e4>)
 8009f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8009f80:	095b      	lsrs	r3, r3, #5
 8009f82:	f003 020f 	and.w	r2, r3, #15
 8009f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4422      	add	r2, r4
 8009f8e:	609a      	str	r2, [r3, #8]
}
 8009f90:	bf00      	nop
 8009f92:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009f96:	46bd      	mov	sp, r7
 8009f98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f9c:	51eb851f 	.word	0x51eb851f

08009fa0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009fa0:	b084      	sub	sp, #16
 8009fa2:	b480      	push	{r7}
 8009fa4:	b085      	sub	sp, #20
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	6078      	str	r0, [r7, #4]
 8009faa:	f107 001c 	add.w	r0, r7, #28
 8009fae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009fb6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009fb8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009fba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009fbe:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009fc2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009fc6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009fca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009fcc:	68fa      	ldr	r2, [r7, #12]
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009fda:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	431a      	orrs	r2, r3
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009fe6:	2300      	movs	r3, #0
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3714      	adds	r7, #20
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	b004      	add	sp, #16
 8009ff4:	4770      	bx	lr

08009ff6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009ff6:	b480      	push	{r7}
 8009ff8:	b083      	sub	sp, #12
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a004:	4618      	mov	r0, r3
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	681a      	ldr	r2, [r3, #0]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	370c      	adds	r7, #12
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a032:	b480      	push	{r7}
 800a034:	b083      	sub	sp, #12
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2203      	movs	r2, #3
 800a03e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a040:	2300      	movs	r3, #0
}
 800a042:	4618      	mov	r0, r3
 800a044:	370c      	adds	r7, #12
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a04e:	b480      	push	{r7}
 800a050:	b083      	sub	sp, #12
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f003 0303 	and.w	r3, r3, #3
}
 800a05e:	4618      	mov	r0, r3
 800a060:	370c      	adds	r7, #12
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b085      	sub	sp, #20
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
 800a072:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a074:	2300      	movs	r3, #0
 800a076:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a088:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a08e:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a094:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a096:	68fa      	ldr	r2, [r7, #12]
 800a098:	4313      	orrs	r3, r2
 800a09a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	68db      	ldr	r3, [r3, #12]
 800a0a0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800a0a4:	f023 030f 	bic.w	r3, r3, #15
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	431a      	orrs	r2, r3
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3714      	adds	r7, #20
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr

0800a0be <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	691b      	ldr	r3, [r3, #16]
 800a0ca:	b2db      	uxtb	r3, r3
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b085      	sub	sp, #20
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	3314      	adds	r3, #20
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
}  
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3714      	adds	r7, #20
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr

0800a0fe <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a0fe:	b480      	push	{r7}
 800a100:	b085      	sub	sp, #20
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
 800a106:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a108:	2300      	movs	r3, #0
 800a10a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	685a      	ldr	r2, [r3, #4]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a124:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a12a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a130:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	4313      	orrs	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a13c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	431a      	orrs	r2, r3
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a148:	2300      	movs	r3, #0

}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3714      	adds	r7, #20
 800a14e:	46bd      	mov	sp, r7
 800a150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a154:	4770      	bx	lr

0800a156 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a156:	b580      	push	{r7, lr}
 800a158:	b088      	sub	sp, #32
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	6078      	str	r0, [r7, #4]
 800a15e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a164:	2310      	movs	r3, #16
 800a166:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a168:	2340      	movs	r3, #64	@ 0x40
 800a16a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a16c:	2300      	movs	r3, #0
 800a16e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a170:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a174:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a176:	f107 0308 	add.w	r3, r7, #8
 800a17a:	4619      	mov	r1, r3
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f7ff ff74 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a182:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a186:	2110      	movs	r1, #16
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f000 fa19 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a18e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a190:	69fb      	ldr	r3, [r7, #28]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3720      	adds	r7, #32
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b088      	sub	sp, #32
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
 800a1a2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a1a8:	2311      	movs	r3, #17
 800a1aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a1ac:	2340      	movs	r3, #64	@ 0x40
 800a1ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1ba:	f107 0308 	add.w	r3, r7, #8
 800a1be:	4619      	mov	r1, r3
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f7ff ff52 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a1c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1ca:	2111      	movs	r1, #17
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 f9f7 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a1d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1d4:	69fb      	ldr	r3, [r7, #28]
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3720      	adds	r7, #32
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}

0800a1de <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b088      	sub	sp, #32
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a1ec:	2312      	movs	r3, #18
 800a1ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a1f0:	2340      	movs	r3, #64	@ 0x40
 800a1f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1fc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1fe:	f107 0308 	add.w	r3, r7, #8
 800a202:	4619      	mov	r1, r3
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7ff ff30 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a20a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a20e:	2112      	movs	r1, #18
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f000 f9d5 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a216:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a218:	69fb      	ldr	r3, [r7, #28]
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3720      	adds	r7, #32
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}

0800a222 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a222:	b580      	push	{r7, lr}
 800a224:	b088      	sub	sp, #32
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
 800a22a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a230:	2318      	movs	r3, #24
 800a232:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a234:	2340      	movs	r3, #64	@ 0x40
 800a236:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a238:	2300      	movs	r3, #0
 800a23a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a23c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a240:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a242:	f107 0308 	add.w	r3, r7, #8
 800a246:	4619      	mov	r1, r3
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f7ff ff0e 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a24e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a252:	2118      	movs	r1, #24
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 f9b3 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a25a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a25c:	69fb      	ldr	r3, [r7, #28]
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3720      	adds	r7, #32
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b088      	sub	sp, #32
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a274:	2319      	movs	r3, #25
 800a276:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a278:	2340      	movs	r3, #64	@ 0x40
 800a27a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a27c:	2300      	movs	r3, #0
 800a27e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a284:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a286:	f107 0308 	add.w	r3, r7, #8
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7ff feec 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a292:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a296:	2119      	movs	r1, #25
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f991 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a29e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2a0:	69fb      	ldr	r3, [r7, #28]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3720      	adds	r7, #32
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
	...

0800a2ac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b088      	sub	sp, #32
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a2b8:	230c      	movs	r3, #12
 800a2ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a2bc:	2340      	movs	r3, #64	@ 0x40
 800a2be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a2c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2c8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a2ca:	f107 0308 	add.w	r3, r7, #8
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f7ff feca 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a2d6:	4a05      	ldr	r2, [pc, #20]	@ (800a2ec <SDMMC_CmdStopTransfer+0x40>)
 800a2d8:	210c      	movs	r1, #12
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 f970 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a2e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2e2:	69fb      	ldr	r3, [r7, #28]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3720      	adds	r7, #32
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}
 800a2ec:	05f5e100 	.word	0x05f5e100

0800a2f0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b08a      	sub	sp, #40	@ 0x28
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	60f8      	str	r0, [r7, #12]
 800a2f8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a300:	2307      	movs	r3, #7
 800a302:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a304:	2340      	movs	r3, #64	@ 0x40
 800a306:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a308:	2300      	movs	r3, #0
 800a30a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a30c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a310:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a312:	f107 0310 	add.w	r3, r7, #16
 800a316:	4619      	mov	r1, r3
 800a318:	68f8      	ldr	r0, [r7, #12]
 800a31a:	f7ff fea6 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a31e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a322:	2107      	movs	r1, #7
 800a324:	68f8      	ldr	r0, [r7, #12]
 800a326:	f000 f94b 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a32a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800a32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3728      	adds	r7, #40	@ 0x28
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}

0800a336 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b088      	sub	sp, #32
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a33e:	2300      	movs	r3, #0
 800a340:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a342:	2300      	movs	r3, #0
 800a344:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a346:	2300      	movs	r3, #0
 800a348:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a34a:	2300      	movs	r3, #0
 800a34c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a34e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a352:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a354:	f107 0308 	add.w	r3, r7, #8
 800a358:	4619      	mov	r1, r3
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7ff fe85 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f000 fb65 	bl	800aa30 <SDMMC_GetCmdError>
 800a366:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a368:	69fb      	ldr	r3, [r7, #28]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3720      	adds	r7, #32
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b088      	sub	sp, #32
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a37a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a37e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a380:	2308      	movs	r3, #8
 800a382:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a384:	2340      	movs	r3, #64	@ 0x40
 800a386:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a388:	2300      	movs	r3, #0
 800a38a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a38c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a390:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a392:	f107 0308 	add.w	r3, r7, #8
 800a396:	4619      	mov	r1, r3
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f7ff fe66 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 faf8 	bl	800a994 <SDMMC_GetCmdResp7>
 800a3a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3a6:	69fb      	ldr	r3, [r7, #28]
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3720      	adds	r7, #32
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b088      	sub	sp, #32
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a3be:	2337      	movs	r3, #55	@ 0x37
 800a3c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a3c2:	2340      	movs	r3, #64	@ 0x40
 800a3c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a3ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a3d0:	f107 0308 	add.w	r3, r7, #8
 800a3d4:	4619      	mov	r1, r3
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f7ff fe47 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a3dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3e0:	2137      	movs	r1, #55	@ 0x37
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 f8ec 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a3e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3ea:	69fb      	ldr	r3, [r7, #28]
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3720      	adds	r7, #32
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b088      	sub	sp, #32
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a404:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a408:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a40a:	2329      	movs	r3, #41	@ 0x29
 800a40c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a40e:	2340      	movs	r3, #64	@ 0x40
 800a410:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a412:	2300      	movs	r3, #0
 800a414:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a416:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a41a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a41c:	f107 0308 	add.w	r3, r7, #8
 800a420:	4619      	mov	r1, r3
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f7ff fe21 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f000 f9ff 	bl	800a82c <SDMMC_GetCmdResp3>
 800a42e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a430:	69fb      	ldr	r3, [r7, #28]
}
 800a432:	4618      	mov	r0, r3
 800a434:	3720      	adds	r7, #32
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}

0800a43a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a43a:	b580      	push	{r7, lr}
 800a43c:	b088      	sub	sp, #32
 800a43e:	af00      	add	r7, sp, #0
 800a440:	6078      	str	r0, [r7, #4]
 800a442:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a448:	2306      	movs	r3, #6
 800a44a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a44c:	2340      	movs	r3, #64	@ 0x40
 800a44e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a450:	2300      	movs	r3, #0
 800a452:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a454:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a458:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a45a:	f107 0308 	add.w	r3, r7, #8
 800a45e:	4619      	mov	r1, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f7ff fe02 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a466:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a46a:	2106      	movs	r1, #6
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f8a7 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a472:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a474:	69fb      	ldr	r3, [r7, #28]
}
 800a476:	4618      	mov	r0, r3
 800a478:	3720      	adds	r7, #32
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}

0800a47e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a47e:	b580      	push	{r7, lr}
 800a480:	b088      	sub	sp, #32
 800a482:	af00      	add	r7, sp, #0
 800a484:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a486:	2300      	movs	r3, #0
 800a488:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a48a:	2333      	movs	r3, #51	@ 0x33
 800a48c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a48e:	2340      	movs	r3, #64	@ 0x40
 800a490:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a492:	2300      	movs	r3, #0
 800a494:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a496:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a49a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a49c:	f107 0308 	add.w	r3, r7, #8
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f7ff fde1 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a4a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4ac:	2133      	movs	r1, #51	@ 0x33
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 f886 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a4b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4b6:	69fb      	ldr	r3, [r7, #28]
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3720      	adds	r7, #32
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b088      	sub	sp, #32
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a4cc:	2302      	movs	r3, #2
 800a4ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a4d0:	23c0      	movs	r3, #192	@ 0xc0
 800a4d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a4d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a4de:	f107 0308 	add.w	r3, r7, #8
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f7ff fdc0 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 f956 	bl	800a79c <SDMMC_GetCmdResp2>
 800a4f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4f2:	69fb      	ldr	r3, [r7, #28]
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3720      	adds	r7, #32
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b088      	sub	sp, #32
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a50a:	2309      	movs	r3, #9
 800a50c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a50e:	23c0      	movs	r3, #192	@ 0xc0
 800a510:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a512:	2300      	movs	r3, #0
 800a514:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a51a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a51c:	f107 0308 	add.w	r3, r7, #8
 800a520:	4619      	mov	r1, r3
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7ff fda1 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f000 f937 	bl	800a79c <SDMMC_GetCmdResp2>
 800a52e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a530:	69fb      	ldr	r3, [r7, #28]
}
 800a532:	4618      	mov	r0, r3
 800a534:	3720      	adds	r7, #32
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a53a:	b580      	push	{r7, lr}
 800a53c:	b088      	sub	sp, #32
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a544:	2300      	movs	r3, #0
 800a546:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a548:	2303      	movs	r3, #3
 800a54a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a54c:	2340      	movs	r3, #64	@ 0x40
 800a54e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a550:	2300      	movs	r3, #0
 800a552:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a554:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a558:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a55a:	f107 0308 	add.w	r3, r7, #8
 800a55e:	4619      	mov	r1, r3
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f7ff fd82 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a566:	683a      	ldr	r2, [r7, #0]
 800a568:	2103      	movs	r1, #3
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f000 f99c 	bl	800a8a8 <SDMMC_GetCmdResp6>
 800a570:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a572:	69fb      	ldr	r3, [r7, #28]
}
 800a574:	4618      	mov	r0, r3
 800a576:	3720      	adds	r7, #32
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b088      	sub	sp, #32
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a58a:	230d      	movs	r3, #13
 800a58c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a58e:	2340      	movs	r3, #64	@ 0x40
 800a590:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a592:	2300      	movs	r3, #0
 800a594:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a596:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a59a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a59c:	f107 0308 	add.w	r3, r7, #8
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f7ff fd61 	bl	800a06a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a5a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5ac:	210d      	movs	r1, #13
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f806 	bl	800a5c0 <SDMMC_GetCmdResp1>
 800a5b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5b6:	69fb      	ldr	r3, [r7, #28]
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3720      	adds	r7, #32
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b088      	sub	sp, #32
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	607a      	str	r2, [r7, #4]
 800a5cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a5ce:	4b70      	ldr	r3, [pc, #448]	@ (800a790 <SDMMC_GetCmdResp1+0x1d0>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a70      	ldr	r2, [pc, #448]	@ (800a794 <SDMMC_GetCmdResp1+0x1d4>)
 800a5d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d8:	0a5a      	lsrs	r2, r3, #9
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	fb02 f303 	mul.w	r3, r2, r3
 800a5e0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a5e2:	69fb      	ldr	r3, [r7, #28]
 800a5e4:	1e5a      	subs	r2, r3, #1
 800a5e6:	61fa      	str	r2, [r7, #28]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d102      	bne.n	800a5f2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a5f0:	e0c9      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5f6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5f8:	69bb      	ldr	r3, [r7, #24]
 800a5fa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d0ef      	beq.n	800a5e2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a602:	69bb      	ldr	r3, [r7, #24]
 800a604:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d1ea      	bne.n	800a5e2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a610:	f003 0304 	and.w	r3, r3, #4
 800a614:	2b00      	cmp	r3, #0
 800a616:	d004      	beq.n	800a622 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2204      	movs	r2, #4
 800a61c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a61e:	2304      	movs	r3, #4
 800a620:	e0b1      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a626:	f003 0301 	and.w	r3, r3, #1
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d004      	beq.n	800a638 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2201      	movs	r2, #1
 800a632:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a634:	2301      	movs	r3, #1
 800a636:	e0a6      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	22c5      	movs	r2, #197	@ 0xc5
 800a63c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a63e:	68f8      	ldr	r0, [r7, #12]
 800a640:	f7ff fd3d 	bl	800a0be <SDIO_GetCommandResponse>
 800a644:	4603      	mov	r3, r0
 800a646:	461a      	mov	r2, r3
 800a648:	7afb      	ldrb	r3, [r7, #11]
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d001      	beq.n	800a652 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a64e:	2301      	movs	r3, #1
 800a650:	e099      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a652:	2100      	movs	r1, #0
 800a654:	68f8      	ldr	r0, [r7, #12]
 800a656:	f7ff fd3f 	bl	800a0d8 <SDIO_GetResponse>
 800a65a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a65c:	697a      	ldr	r2, [r7, #20]
 800a65e:	4b4e      	ldr	r3, [pc, #312]	@ (800a798 <SDMMC_GetCmdResp1+0x1d8>)
 800a660:	4013      	ands	r3, r2
 800a662:	2b00      	cmp	r3, #0
 800a664:	d101      	bne.n	800a66a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a666:	2300      	movs	r3, #0
 800a668:	e08d      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	da02      	bge.n	800a676 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a670:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a674:	e087      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d001      	beq.n	800a684 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a680:	2340      	movs	r3, #64	@ 0x40
 800a682:	e080      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d001      	beq.n	800a692 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a68e:	2380      	movs	r3, #128	@ 0x80
 800a690:	e079      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d002      	beq.n	800a6a2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a69c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a6a0:	e071      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d002      	beq.n	800a6b2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a6ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6b0:	e069      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d002      	beq.n	800a6c2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a6bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6c0:	e061      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d002      	beq.n	800a6d2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a6cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a6d0:	e059      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d002      	beq.n	800a6e2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a6dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a6e0:	e051      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d002      	beq.n	800a6f2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a6ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a6f0:	e049      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d002      	beq.n	800a702 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a6fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a700:	e041      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d002      	beq.n	800a712 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a70c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a710:	e039      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d002      	beq.n	800a722 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a71c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a720:	e031      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d002      	beq.n	800a732 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a72c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a730:	e029      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d002      	beq.n	800a742 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a73c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a740:	e021      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d002      	beq.n	800a752 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a74c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a750:	e019      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d002      	beq.n	800a762 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a75c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a760:	e011      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d002      	beq.n	800a772 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a76c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a770:	e009      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	f003 0308 	and.w	r3, r3, #8
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d002      	beq.n	800a782 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a77c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a780:	e001      	b.n	800a786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a782:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a786:	4618      	mov	r0, r3
 800a788:	3720      	adds	r7, #32
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	20000008 	.word	0x20000008
 800a794:	10624dd3 	.word	0x10624dd3
 800a798:	fdffe008 	.word	0xfdffe008

0800a79c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b085      	sub	sp, #20
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a7a4:	4b1f      	ldr	r3, [pc, #124]	@ (800a824 <SDMMC_GetCmdResp2+0x88>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a1f      	ldr	r2, [pc, #124]	@ (800a828 <SDMMC_GetCmdResp2+0x8c>)
 800a7aa:	fba2 2303 	umull	r2, r3, r2, r3
 800a7ae:	0a5b      	lsrs	r3, r3, #9
 800a7b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7b4:	fb02 f303 	mul.w	r3, r2, r3
 800a7b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	1e5a      	subs	r2, r3, #1
 800a7be:	60fa      	str	r2, [r7, #12]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d102      	bne.n	800a7ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a7c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a7c8:	e026      	b.n	800a818 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7ce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d0ef      	beq.n	800a7ba <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d1ea      	bne.n	800a7ba <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7e8:	f003 0304 	and.w	r3, r3, #4
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d004      	beq.n	800a7fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2204      	movs	r2, #4
 800a7f4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a7f6:	2304      	movs	r3, #4
 800a7f8:	e00e      	b.n	800a818 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7fe:	f003 0301 	and.w	r3, r3, #1
 800a802:	2b00      	cmp	r3, #0
 800a804:	d004      	beq.n	800a810 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2201      	movs	r2, #1
 800a80a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a80c:	2301      	movs	r3, #1
 800a80e:	e003      	b.n	800a818 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	22c5      	movs	r2, #197	@ 0xc5
 800a814:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a816:	2300      	movs	r3, #0
}
 800a818:	4618      	mov	r0, r3
 800a81a:	3714      	adds	r7, #20
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr
 800a824:	20000008 	.word	0x20000008
 800a828:	10624dd3 	.word	0x10624dd3

0800a82c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b085      	sub	sp, #20
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a834:	4b1a      	ldr	r3, [pc, #104]	@ (800a8a0 <SDMMC_GetCmdResp3+0x74>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a1a      	ldr	r2, [pc, #104]	@ (800a8a4 <SDMMC_GetCmdResp3+0x78>)
 800a83a:	fba2 2303 	umull	r2, r3, r2, r3
 800a83e:	0a5b      	lsrs	r3, r3, #9
 800a840:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a844:	fb02 f303 	mul.w	r3, r2, r3
 800a848:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	1e5a      	subs	r2, r3, #1
 800a84e:	60fa      	str	r2, [r7, #12]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d102      	bne.n	800a85a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a854:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a858:	e01b      	b.n	800a892 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a85e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a866:	2b00      	cmp	r3, #0
 800a868:	d0ef      	beq.n	800a84a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a870:	2b00      	cmp	r3, #0
 800a872:	d1ea      	bne.n	800a84a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a878:	f003 0304 	and.w	r3, r3, #4
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d004      	beq.n	800a88a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2204      	movs	r2, #4
 800a884:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a886:	2304      	movs	r3, #4
 800a888:	e003      	b.n	800a892 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	22c5      	movs	r2, #197	@ 0xc5
 800a88e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	3714      	adds	r7, #20
 800a896:	46bd      	mov	sp, r7
 800a898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89c:	4770      	bx	lr
 800a89e:	bf00      	nop
 800a8a0:	20000008 	.word	0x20000008
 800a8a4:	10624dd3 	.word	0x10624dd3

0800a8a8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b088      	sub	sp, #32
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	460b      	mov	r3, r1
 800a8b2:	607a      	str	r2, [r7, #4]
 800a8b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a8b6:	4b35      	ldr	r3, [pc, #212]	@ (800a98c <SDMMC_GetCmdResp6+0xe4>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	4a35      	ldr	r2, [pc, #212]	@ (800a990 <SDMMC_GetCmdResp6+0xe8>)
 800a8bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a8c0:	0a5b      	lsrs	r3, r3, #9
 800a8c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8c6:	fb02 f303 	mul.w	r3, r2, r3
 800a8ca:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	1e5a      	subs	r2, r3, #1
 800a8d0:	61fa      	str	r2, [r7, #28]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d102      	bne.n	800a8dc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a8d6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a8da:	e052      	b.n	800a982 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8e0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a8e2:	69bb      	ldr	r3, [r7, #24]
 800a8e4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d0ef      	beq.n	800a8cc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a8ec:	69bb      	ldr	r3, [r7, #24]
 800a8ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1ea      	bne.n	800a8cc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8fa:	f003 0304 	and.w	r3, r3, #4
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d004      	beq.n	800a90c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2204      	movs	r2, #4
 800a906:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a908:	2304      	movs	r3, #4
 800a90a:	e03a      	b.n	800a982 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a910:	f003 0301 	and.w	r3, r3, #1
 800a914:	2b00      	cmp	r3, #0
 800a916:	d004      	beq.n	800a922 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2201      	movs	r2, #1
 800a91c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a91e:	2301      	movs	r3, #1
 800a920:	e02f      	b.n	800a982 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a922:	68f8      	ldr	r0, [r7, #12]
 800a924:	f7ff fbcb 	bl	800a0be <SDIO_GetCommandResponse>
 800a928:	4603      	mov	r3, r0
 800a92a:	461a      	mov	r2, r3
 800a92c:	7afb      	ldrb	r3, [r7, #11]
 800a92e:	4293      	cmp	r3, r2
 800a930:	d001      	beq.n	800a936 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a932:	2301      	movs	r3, #1
 800a934:	e025      	b.n	800a982 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	22c5      	movs	r2, #197	@ 0xc5
 800a93a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a93c:	2100      	movs	r1, #0
 800a93e:	68f8      	ldr	r0, [r7, #12]
 800a940:	f7ff fbca 	bl	800a0d8 <SDIO_GetResponse>
 800a944:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d106      	bne.n	800a95e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	0c1b      	lsrs	r3, r3, #16
 800a954:	b29a      	uxth	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a95a:	2300      	movs	r3, #0
 800a95c:	e011      	b.n	800a982 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a964:	2b00      	cmp	r3, #0
 800a966:	d002      	beq.n	800a96e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a968:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a96c:	e009      	b.n	800a982 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a974:	2b00      	cmp	r3, #0
 800a976:	d002      	beq.n	800a97e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a978:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a97c:	e001      	b.n	800a982 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a97e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a982:	4618      	mov	r0, r3
 800a984:	3720      	adds	r7, #32
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
 800a98a:	bf00      	nop
 800a98c:	20000008 	.word	0x20000008
 800a990:	10624dd3 	.word	0x10624dd3

0800a994 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a994:	b480      	push	{r7}
 800a996:	b085      	sub	sp, #20
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a99c:	4b22      	ldr	r3, [pc, #136]	@ (800aa28 <SDMMC_GetCmdResp7+0x94>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4a22      	ldr	r2, [pc, #136]	@ (800aa2c <SDMMC_GetCmdResp7+0x98>)
 800a9a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a9a6:	0a5b      	lsrs	r3, r3, #9
 800a9a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9ac:	fb02 f303 	mul.w	r3, r2, r3
 800a9b0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	1e5a      	subs	r2, r3, #1
 800a9b6:	60fa      	str	r2, [r7, #12]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d102      	bne.n	800a9c2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a9bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a9c0:	e02c      	b.n	800aa1c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9c6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d0ef      	beq.n	800a9b2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1ea      	bne.n	800a9b2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9e0:	f003 0304 	and.w	r3, r3, #4
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d004      	beq.n	800a9f2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2204      	movs	r2, #4
 800a9ec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a9ee:	2304      	movs	r3, #4
 800a9f0:	e014      	b.n	800aa1c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9f6:	f003 0301 	and.w	r3, r3, #1
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d004      	beq.n	800aa08 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2201      	movs	r2, #1
 800aa02:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aa04:	2301      	movs	r3, #1
 800aa06:	e009      	b.n	800aa1c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d002      	beq.n	800aa1a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2240      	movs	r2, #64	@ 0x40
 800aa18:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800aa1a:	2300      	movs	r3, #0
  
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3714      	adds	r7, #20
 800aa20:	46bd      	mov	sp, r7
 800aa22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa26:	4770      	bx	lr
 800aa28:	20000008 	.word	0x20000008
 800aa2c:	10624dd3 	.word	0x10624dd3

0800aa30 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b085      	sub	sp, #20
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aa38:	4b11      	ldr	r3, [pc, #68]	@ (800aa80 <SDMMC_GetCmdError+0x50>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4a11      	ldr	r2, [pc, #68]	@ (800aa84 <SDMMC_GetCmdError+0x54>)
 800aa3e:	fba2 2303 	umull	r2, r3, r2, r3
 800aa42:	0a5b      	lsrs	r3, r3, #9
 800aa44:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa48:	fb02 f303 	mul.w	r3, r2, r3
 800aa4c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	1e5a      	subs	r2, r3, #1
 800aa52:	60fa      	str	r2, [r7, #12]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d102      	bne.n	800aa5e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aa58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aa5c:	e009      	b.n	800aa72 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d0f1      	beq.n	800aa4e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	22c5      	movs	r2, #197	@ 0xc5
 800aa6e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800aa70:	2300      	movs	r3, #0
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3714      	adds	r7, #20
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr
 800aa7e:	bf00      	nop
 800aa80:	20000008 	.word	0x20000008
 800aa84:	10624dd3 	.word	0x10624dd3

0800aa88 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800aa8c:	4904      	ldr	r1, [pc, #16]	@ (800aaa0 <MX_FATFS_Init+0x18>)
 800aa8e:	4805      	ldr	r0, [pc, #20]	@ (800aaa4 <MX_FATFS_Init+0x1c>)
 800aa90:	f004 f82a 	bl	800eae8 <FATFS_LinkDriver>
 800aa94:	4603      	mov	r3, r0
 800aa96:	461a      	mov	r2, r3
 800aa98:	4b03      	ldr	r3, [pc, #12]	@ (800aaa8 <MX_FATFS_Init+0x20>)
 800aa9a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800aa9c:	bf00      	nop
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	200014c0 	.word	0x200014c0
 800aaa4:	08022680 	.word	0x08022680
 800aaa8:	200014bc 	.word	0x200014bc

0800aaac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800aaac:	b480      	push	{r7}
 800aaae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800aab0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b082      	sub	sp, #8
 800aac0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800aac2:	2300      	movs	r3, #0
 800aac4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800aac6:	f000 f896 	bl	800abf6 <BSP_SD_IsDetected>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d001      	beq.n	800aad4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800aad0:	2301      	movs	r3, #1
 800aad2:	e012      	b.n	800aafa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800aad4:	480b      	ldr	r0, [pc, #44]	@ (800ab04 <BSP_SD_Init+0x48>)
 800aad6:	f7fc f8a9 	bl	8006c2c <HAL_SD_Init>
 800aada:	4603      	mov	r3, r0
 800aadc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800aade:	79fb      	ldrb	r3, [r7, #7]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d109      	bne.n	800aaf8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800aae4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800aae8:	4806      	ldr	r0, [pc, #24]	@ (800ab04 <BSP_SD_Init+0x48>)
 800aaea:	f7fc fe6f 	bl	80077cc <HAL_SD_ConfigWideBusOperation>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d001      	beq.n	800aaf8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800aaf8:	79fb      	ldrb	r3, [r7, #7]
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3708      	adds	r7, #8
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop
 800ab04:	20001204 	.word	0x20001204

0800ab08 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b086      	sub	sp, #24
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	60f8      	str	r0, [r7, #12]
 800ab10:	60b9      	str	r1, [r7, #8]
 800ab12:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ab14:	2300      	movs	r3, #0
 800ab16:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	68ba      	ldr	r2, [r7, #8]
 800ab1c:	68f9      	ldr	r1, [r7, #12]
 800ab1e:	4806      	ldr	r0, [pc, #24]	@ (800ab38 <BSP_SD_ReadBlocks_DMA+0x30>)
 800ab20:	f7fc f92c 	bl	8006d7c <HAL_SD_ReadBlocks_DMA>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d001      	beq.n	800ab2e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ab2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3718      	adds	r7, #24
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}
 800ab38:	20001204 	.word	0x20001204

0800ab3c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b086      	sub	sp, #24
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	60f8      	str	r0, [r7, #12]
 800ab44:	60b9      	str	r1, [r7, #8]
 800ab46:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	68f9      	ldr	r1, [r7, #12]
 800ab52:	4806      	ldr	r0, [pc, #24]	@ (800ab6c <BSP_SD_WriteBlocks_DMA+0x30>)
 800ab54:	f7fc f9f4 	bl	8006f40 <HAL_SD_WriteBlocks_DMA>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d001      	beq.n	800ab62 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ab62:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3718      	adds	r7, #24
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}
 800ab6c:	20001204 	.word	0x20001204

0800ab70 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ab74:	4805      	ldr	r0, [pc, #20]	@ (800ab8c <BSP_SD_GetCardState+0x1c>)
 800ab76:	f7fc fec3 	bl	8007900 <HAL_SD_GetCardState>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	2b04      	cmp	r3, #4
 800ab7e:	bf14      	ite	ne
 800ab80:	2301      	movne	r3, #1
 800ab82:	2300      	moveq	r3, #0
 800ab84:	b2db      	uxtb	r3, r3
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	20001204 	.word	0x20001204

0800ab90 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b082      	sub	sp, #8
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ab98:	6879      	ldr	r1, [r7, #4]
 800ab9a:	4803      	ldr	r0, [pc, #12]	@ (800aba8 <BSP_SD_GetCardInfo+0x18>)
 800ab9c:	f7fc fdea 	bl	8007774 <HAL_SD_GetCardInfo>
}
 800aba0:	bf00      	nop
 800aba2:	3708      	adds	r7, #8
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	20001204 	.word	0x20001204

0800abac <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b082      	sub	sp, #8
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800abb4:	f000 f818 	bl	800abe8 <BSP_SD_AbortCallback>
}
 800abb8:	bf00      	nop
 800abba:	3708      	adds	r7, #8
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800abc8:	f000 f998 	bl	800aefc <BSP_SD_WriteCpltCallback>
}
 800abcc:	bf00      	nop
 800abce:	3708      	adds	r7, #8
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b082      	sub	sp, #8
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800abdc:	f000 f9a0 	bl	800af20 <BSP_SD_ReadCpltCallback>
}
 800abe0:	bf00      	nop
 800abe2:	3708      	adds	r7, #8
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800abe8:	b480      	push	{r7}
 800abea:	af00      	add	r7, sp, #0

}
 800abec:	bf00      	nop
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr

0800abf6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800abf6:	b480      	push	{r7}
 800abf8:	b083      	sub	sp, #12
 800abfa:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800abfc:	2301      	movs	r3, #1
 800abfe:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800ac00:	79fb      	ldrb	r3, [r7, #7]
 800ac02:	b2db      	uxtb	r3, r3
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	370c      	adds	r7, #12
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr

0800ac10 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800ac18:	f004 f934 	bl	800ee84 <osKernelGetTickCount>
 800ac1c:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800ac1e:	e006      	b.n	800ac2e <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ac20:	f7ff ffa6 	bl	800ab70 <BSP_SD_GetCardState>
 800ac24:	4603      	mov	r3, r0
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	e009      	b.n	800ac42 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800ac2e:	f004 f929 	bl	800ee84 <osKernelGetTickCount>
 800ac32:	4602      	mov	r2, r0
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	1ad3      	subs	r3, r2, r3
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d8f0      	bhi.n	800ac20 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ac3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3710      	adds	r7, #16
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
	...

0800ac4c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b082      	sub	sp, #8
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	4603      	mov	r3, r0
 800ac54:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ac56:	4b0b      	ldr	r3, [pc, #44]	@ (800ac84 <SD_CheckStatus+0x38>)
 800ac58:	2201      	movs	r2, #1
 800ac5a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ac5c:	f7ff ff88 	bl	800ab70 <BSP_SD_GetCardState>
 800ac60:	4603      	mov	r3, r0
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d107      	bne.n	800ac76 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ac66:	4b07      	ldr	r3, [pc, #28]	@ (800ac84 <SD_CheckStatus+0x38>)
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	f023 0301 	bic.w	r3, r3, #1
 800ac70:	b2da      	uxtb	r2, r3
 800ac72:	4b04      	ldr	r3, [pc, #16]	@ (800ac84 <SD_CheckStatus+0x38>)
 800ac74:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ac76:	4b03      	ldr	r3, [pc, #12]	@ (800ac84 <SD_CheckStatus+0x38>)
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	b2db      	uxtb	r3, r3
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3708      	adds	r7, #8
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	20000011 	.word	0x20000011

0800ac88 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	4603      	mov	r3, r0
 800ac90:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800ac92:	4b1c      	ldr	r3, [pc, #112]	@ (800ad04 <SD_initialize+0x7c>)
 800ac94:	2201      	movs	r2, #1
 800ac96:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800ac98:	f004 f8ac 	bl	800edf4 <osKernelGetState>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	2b02      	cmp	r3, #2
 800aca0:	d129      	bne.n	800acf6 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800aca2:	f7ff ff0b 	bl	800aabc <BSP_SD_Init>
 800aca6:	4603      	mov	r3, r0
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d107      	bne.n	800acbc <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800acac:	79fb      	ldrb	r3, [r7, #7]
 800acae:	4618      	mov	r0, r3
 800acb0:	f7ff ffcc 	bl	800ac4c <SD_CheckStatus>
 800acb4:	4603      	mov	r3, r0
 800acb6:	461a      	mov	r2, r3
 800acb8:	4b12      	ldr	r3, [pc, #72]	@ (800ad04 <SD_initialize+0x7c>)
 800acba:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800acbc:	4b11      	ldr	r3, [pc, #68]	@ (800ad04 <SD_initialize+0x7c>)
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	2b01      	cmp	r3, #1
 800acc4:	d017      	beq.n	800acf6 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800acc6:	4b10      	ldr	r3, [pc, #64]	@ (800ad08 <SD_initialize+0x80>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d107      	bne.n	800acde <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800acce:	2200      	movs	r2, #0
 800acd0:	2102      	movs	r1, #2
 800acd2:	200a      	movs	r0, #10
 800acd4:	f004 fda0 	bl	800f818 <osMessageQueueNew>
 800acd8:	4603      	mov	r3, r0
 800acda:	4a0b      	ldr	r2, [pc, #44]	@ (800ad08 <SD_initialize+0x80>)
 800acdc:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800acde:	4b0a      	ldr	r3, [pc, #40]	@ (800ad08 <SD_initialize+0x80>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d107      	bne.n	800acf6 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800ace6:	4b07      	ldr	r3, [pc, #28]	@ (800ad04 <SD_initialize+0x7c>)
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	b2db      	uxtb	r3, r3
 800acec:	f043 0301 	orr.w	r3, r3, #1
 800acf0:	b2da      	uxtb	r2, r3
 800acf2:	4b04      	ldr	r3, [pc, #16]	@ (800ad04 <SD_initialize+0x7c>)
 800acf4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800acf6:	4b03      	ldr	r3, [pc, #12]	@ (800ad04 <SD_initialize+0x7c>)
 800acf8:	781b      	ldrb	r3, [r3, #0]
 800acfa:	b2db      	uxtb	r3, r3
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	3708      	adds	r7, #8
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bd80      	pop	{r7, pc}
 800ad04:	20000011 	.word	0x20000011
 800ad08:	2000192c 	.word	0x2000192c

0800ad0c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b082      	sub	sp, #8
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	4603      	mov	r3, r0
 800ad14:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ad16:	79fb      	ldrb	r3, [r7, #7]
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f7ff ff97 	bl	800ac4c <SD_CheckStatus>
 800ad1e:	4603      	mov	r3, r0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3708      	adds	r7, #8
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b088      	sub	sp, #32
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	60b9      	str	r1, [r7, #8]
 800ad30:	607a      	str	r2, [r7, #4]
 800ad32:	603b      	str	r3, [r7, #0]
 800ad34:	4603      	mov	r3, r0
 800ad36:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ad3c:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ad40:	f7ff ff66 	bl	800ac10 <SD_CheckStatusWithTimeout>
 800ad44:	4603      	mov	r3, r0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	da01      	bge.n	800ad4e <SD_read+0x26>
  {
    return res;
 800ad4a:	7ffb      	ldrb	r3, [r7, #31]
 800ad4c:	e02f      	b.n	800adae <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800ad4e:	683a      	ldr	r2, [r7, #0]
 800ad50:	6879      	ldr	r1, [r7, #4]
 800ad52:	68b8      	ldr	r0, [r7, #8]
 800ad54:	f7ff fed8 	bl	800ab08 <BSP_SD_ReadBlocks_DMA>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800ad5c:	7fbb      	ldrb	r3, [r7, #30]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d124      	bne.n	800adac <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800ad62:	4b15      	ldr	r3, [pc, #84]	@ (800adb8 <SD_read+0x90>)
 800ad64:	6818      	ldr	r0, [r3, #0]
 800ad66:	f107 0112 	add.w	r1, r7, #18
 800ad6a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f004 fe26 	bl	800f9c0 <osMessageQueueGet>
 800ad74:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800ad76:	69bb      	ldr	r3, [r7, #24]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d117      	bne.n	800adac <SD_read+0x84>
 800ad7c:	8a7b      	ldrh	r3, [r7, #18]
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d114      	bne.n	800adac <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800ad82:	f004 f87f 	bl	800ee84 <osKernelGetTickCount>
 800ad86:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800ad88:	e007      	b.n	800ad9a <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ad8a:	f7ff fef1 	bl	800ab70 <BSP_SD_GetCardState>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d102      	bne.n	800ad9a <SD_read+0x72>
              {
                res = RES_OK;
 800ad94:	2300      	movs	r3, #0
 800ad96:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800ad98:	e008      	b.n	800adac <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800ad9a:	f004 f873 	bl	800ee84 <osKernelGetTickCount>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	1ad3      	subs	r3, r2, r3
 800ada4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d9ee      	bls.n	800ad8a <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800adac:	7ffb      	ldrb	r3, [r7, #31]
}
 800adae:	4618      	mov	r0, r3
 800adb0:	3720      	adds	r7, #32
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}
 800adb6:	bf00      	nop
 800adb8:	2000192c 	.word	0x2000192c

0800adbc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b088      	sub	sp, #32
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	60b9      	str	r1, [r7, #8]
 800adc4:	607a      	str	r2, [r7, #4]
 800adc6:	603b      	str	r3, [r7, #0]
 800adc8:	4603      	mov	r3, r0
 800adca:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800add0:	f247 5030 	movw	r0, #30000	@ 0x7530
 800add4:	f7ff ff1c 	bl	800ac10 <SD_CheckStatusWithTimeout>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	da01      	bge.n	800ade2 <SD_write+0x26>
  {
    return res;
 800adde:	7ffb      	ldrb	r3, [r7, #31]
 800ade0:	e02d      	b.n	800ae3e <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ade2:	683a      	ldr	r2, [r7, #0]
 800ade4:	6879      	ldr	r1, [r7, #4]
 800ade6:	68b8      	ldr	r0, [r7, #8]
 800ade8:	f7ff fea8 	bl	800ab3c <BSP_SD_WriteBlocks_DMA>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d124      	bne.n	800ae3c <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800adf2:	4b15      	ldr	r3, [pc, #84]	@ (800ae48 <SD_write+0x8c>)
 800adf4:	6818      	ldr	r0, [r3, #0]
 800adf6:	f107 0112 	add.w	r1, r7, #18
 800adfa:	f247 5330 	movw	r3, #30000	@ 0x7530
 800adfe:	2200      	movs	r2, #0
 800ae00:	f004 fdde 	bl	800f9c0 <osMessageQueueGet>
 800ae04:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800ae06:	69bb      	ldr	r3, [r7, #24]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d117      	bne.n	800ae3c <SD_write+0x80>
 800ae0c:	8a7b      	ldrh	r3, [r7, #18]
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	d114      	bne.n	800ae3c <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800ae12:	f004 f837 	bl	800ee84 <osKernelGetTickCount>
 800ae16:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800ae18:	e007      	b.n	800ae2a <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ae1a:	f7ff fea9 	bl	800ab70 <BSP_SD_GetCardState>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d102      	bne.n	800ae2a <SD_write+0x6e>
          {
            res = RES_OK;
 800ae24:	2300      	movs	r3, #0
 800ae26:	77fb      	strb	r3, [r7, #31]
            break;
 800ae28:	e008      	b.n	800ae3c <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800ae2a:	f004 f82b 	bl	800ee84 <osKernelGetTickCount>
 800ae2e:	4602      	mov	r2, r0
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	1ad3      	subs	r3, r2, r3
 800ae34:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d9ee      	bls.n	800ae1a <SD_write+0x5e>
    }

  }
#endif

  return res;
 800ae3c:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3720      	adds	r7, #32
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
 800ae46:	bf00      	nop
 800ae48:	2000192c 	.word	0x2000192c

0800ae4c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b08c      	sub	sp, #48	@ 0x30
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	4603      	mov	r3, r0
 800ae54:	603a      	str	r2, [r7, #0]
 800ae56:	71fb      	strb	r3, [r7, #7]
 800ae58:	460b      	mov	r3, r1
 800ae5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ae62:	4b25      	ldr	r3, [pc, #148]	@ (800aef8 <SD_ioctl+0xac>)
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	b2db      	uxtb	r3, r3
 800ae68:	f003 0301 	and.w	r3, r3, #1
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d001      	beq.n	800ae74 <SD_ioctl+0x28>
 800ae70:	2303      	movs	r3, #3
 800ae72:	e03c      	b.n	800aeee <SD_ioctl+0xa2>

  switch (cmd)
 800ae74:	79bb      	ldrb	r3, [r7, #6]
 800ae76:	2b03      	cmp	r3, #3
 800ae78:	d834      	bhi.n	800aee4 <SD_ioctl+0x98>
 800ae7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ae80 <SD_ioctl+0x34>)
 800ae7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae80:	0800ae91 	.word	0x0800ae91
 800ae84:	0800ae99 	.word	0x0800ae99
 800ae88:	0800aeb1 	.word	0x0800aeb1
 800ae8c:	0800aecb 	.word	0x0800aecb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ae90:	2300      	movs	r3, #0
 800ae92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ae96:	e028      	b.n	800aeea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ae98:	f107 030c 	add.w	r3, r7, #12
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7ff fe77 	bl	800ab90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800aea2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800aea8:	2300      	movs	r3, #0
 800aeaa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aeae:	e01c      	b.n	800aeea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800aeb0:	f107 030c 	add.w	r3, r7, #12
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f7ff fe6b 	bl	800ab90 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800aeba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aebc:	b29a      	uxth	r2, r3
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800aec2:	2300      	movs	r3, #0
 800aec4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aec8:	e00f      	b.n	800aeea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800aeca:	f107 030c 	add.w	r3, r7, #12
 800aece:	4618      	mov	r0, r3
 800aed0:	f7ff fe5e 	bl	800ab90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800aed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aed6:	0a5a      	lsrs	r2, r3, #9
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800aedc:	2300      	movs	r3, #0
 800aede:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aee2:	e002      	b.n	800aeea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800aee4:	2304      	movs	r3, #4
 800aee6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800aeea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	3730      	adds	r7, #48	@ 0x30
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
 800aef6:	bf00      	nop
 800aef8:	20000011 	.word	0x20000011

0800aefc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b082      	sub	sp, #8
 800af00:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800af02:	2302      	movs	r3, #2
 800af04:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800af06:	4b05      	ldr	r3, [pc, #20]	@ (800af1c <BSP_SD_WriteCpltCallback+0x20>)
 800af08:	6818      	ldr	r0, [r3, #0]
 800af0a:	1db9      	adds	r1, r7, #6
 800af0c:	2300      	movs	r3, #0
 800af0e:	2200      	movs	r2, #0
 800af10:	f004 fcf6 	bl	800f900 <osMessageQueuePut>
#endif
}
 800af14:	bf00      	nop
 800af16:	3708      	adds	r7, #8
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}
 800af1c:	2000192c 	.word	0x2000192c

0800af20 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b082      	sub	sp, #8
 800af24:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800af26:	2301      	movs	r3, #1
 800af28:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800af2a:	4b05      	ldr	r3, [pc, #20]	@ (800af40 <BSP_SD_ReadCpltCallback+0x20>)
 800af2c:	6818      	ldr	r0, [r3, #0]
 800af2e:	1db9      	adds	r1, r7, #6
 800af30:	2300      	movs	r3, #0
 800af32:	2200      	movs	r2, #0
 800af34:	f004 fce4 	bl	800f900 <osMessageQueuePut>
#endif
}
 800af38:	bf00      	nop
 800af3a:	3708      	adds	r7, #8
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	2000192c 	.word	0x2000192c

0800af44 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 172;
 800af4a:	4b92      	ldr	r3, [pc, #584]	@ (800b194 <MX_LWIP_Init+0x250>)
 800af4c:	22ac      	movs	r2, #172	@ 0xac
 800af4e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 30;
 800af50:	4b90      	ldr	r3, [pc, #576]	@ (800b194 <MX_LWIP_Init+0x250>)
 800af52:	221e      	movs	r2, #30
 800af54:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800af56:	4b8f      	ldr	r3, [pc, #572]	@ (800b194 <MX_LWIP_Init+0x250>)
 800af58:	2201      	movs	r2, #1
 800af5a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 100;
 800af5c:	4b8d      	ldr	r3, [pc, #564]	@ (800b194 <MX_LWIP_Init+0x250>)
 800af5e:	2264      	movs	r2, #100	@ 0x64
 800af60:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800af62:	4b8d      	ldr	r3, [pc, #564]	@ (800b198 <MX_LWIP_Init+0x254>)
 800af64:	22ff      	movs	r2, #255	@ 0xff
 800af66:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800af68:	4b8b      	ldr	r3, [pc, #556]	@ (800b198 <MX_LWIP_Init+0x254>)
 800af6a:	22ff      	movs	r2, #255	@ 0xff
 800af6c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800af6e:	4b8a      	ldr	r3, [pc, #552]	@ (800b198 <MX_LWIP_Init+0x254>)
 800af70:	22ff      	movs	r2, #255	@ 0xff
 800af72:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800af74:	4b88      	ldr	r3, [pc, #544]	@ (800b198 <MX_LWIP_Init+0x254>)
 800af76:	2200      	movs	r2, #0
 800af78:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 172;
 800af7a:	4b88      	ldr	r3, [pc, #544]	@ (800b19c <MX_LWIP_Init+0x258>)
 800af7c:	22ac      	movs	r2, #172	@ 0xac
 800af7e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 30;
 800af80:	4b86      	ldr	r3, [pc, #536]	@ (800b19c <MX_LWIP_Init+0x258>)
 800af82:	221e      	movs	r2, #30
 800af84:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800af86:	4b85      	ldr	r3, [pc, #532]	@ (800b19c <MX_LWIP_Init+0x258>)
 800af88:	2201      	movs	r2, #1
 800af8a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 254;
 800af8c:	4b83      	ldr	r3, [pc, #524]	@ (800b19c <MX_LWIP_Init+0x258>)
 800af8e:	22fe      	movs	r2, #254	@ 0xfe
 800af90:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800af92:	2100      	movs	r1, #0
 800af94:	2000      	movs	r0, #0
 800af96:	f008 fdd7 	bl	8013b48 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800af9a:	4b7e      	ldr	r3, [pc, #504]	@ (800b194 <MX_LWIP_Init+0x250>)
 800af9c:	781b      	ldrb	r3, [r3, #0]
 800af9e:	061a      	lsls	r2, r3, #24
 800afa0:	4b7c      	ldr	r3, [pc, #496]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afa2:	785b      	ldrb	r3, [r3, #1]
 800afa4:	041b      	lsls	r3, r3, #16
 800afa6:	431a      	orrs	r2, r3
 800afa8:	4b7a      	ldr	r3, [pc, #488]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afaa:	789b      	ldrb	r3, [r3, #2]
 800afac:	021b      	lsls	r3, r3, #8
 800afae:	4313      	orrs	r3, r2
 800afb0:	4a78      	ldr	r2, [pc, #480]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afb2:	78d2      	ldrb	r2, [r2, #3]
 800afb4:	4313      	orrs	r3, r2
 800afb6:	061a      	lsls	r2, r3, #24
 800afb8:	4b76      	ldr	r3, [pc, #472]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afba:	781b      	ldrb	r3, [r3, #0]
 800afbc:	0619      	lsls	r1, r3, #24
 800afbe:	4b75      	ldr	r3, [pc, #468]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afc0:	785b      	ldrb	r3, [r3, #1]
 800afc2:	041b      	lsls	r3, r3, #16
 800afc4:	4319      	orrs	r1, r3
 800afc6:	4b73      	ldr	r3, [pc, #460]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afc8:	789b      	ldrb	r3, [r3, #2]
 800afca:	021b      	lsls	r3, r3, #8
 800afcc:	430b      	orrs	r3, r1
 800afce:	4971      	ldr	r1, [pc, #452]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afd0:	78c9      	ldrb	r1, [r1, #3]
 800afd2:	430b      	orrs	r3, r1
 800afd4:	021b      	lsls	r3, r3, #8
 800afd6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800afda:	431a      	orrs	r2, r3
 800afdc:	4b6d      	ldr	r3, [pc, #436]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afde:	781b      	ldrb	r3, [r3, #0]
 800afe0:	0619      	lsls	r1, r3, #24
 800afe2:	4b6c      	ldr	r3, [pc, #432]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afe4:	785b      	ldrb	r3, [r3, #1]
 800afe6:	041b      	lsls	r3, r3, #16
 800afe8:	4319      	orrs	r1, r3
 800afea:	4b6a      	ldr	r3, [pc, #424]	@ (800b194 <MX_LWIP_Init+0x250>)
 800afec:	789b      	ldrb	r3, [r3, #2]
 800afee:	021b      	lsls	r3, r3, #8
 800aff0:	430b      	orrs	r3, r1
 800aff2:	4968      	ldr	r1, [pc, #416]	@ (800b194 <MX_LWIP_Init+0x250>)
 800aff4:	78c9      	ldrb	r1, [r1, #3]
 800aff6:	430b      	orrs	r3, r1
 800aff8:	0a1b      	lsrs	r3, r3, #8
 800affa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800affe:	431a      	orrs	r2, r3
 800b000:	4b64      	ldr	r3, [pc, #400]	@ (800b194 <MX_LWIP_Init+0x250>)
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	0619      	lsls	r1, r3, #24
 800b006:	4b63      	ldr	r3, [pc, #396]	@ (800b194 <MX_LWIP_Init+0x250>)
 800b008:	785b      	ldrb	r3, [r3, #1]
 800b00a:	041b      	lsls	r3, r3, #16
 800b00c:	4319      	orrs	r1, r3
 800b00e:	4b61      	ldr	r3, [pc, #388]	@ (800b194 <MX_LWIP_Init+0x250>)
 800b010:	789b      	ldrb	r3, [r3, #2]
 800b012:	021b      	lsls	r3, r3, #8
 800b014:	430b      	orrs	r3, r1
 800b016:	495f      	ldr	r1, [pc, #380]	@ (800b194 <MX_LWIP_Init+0x250>)
 800b018:	78c9      	ldrb	r1, [r1, #3]
 800b01a:	430b      	orrs	r3, r1
 800b01c:	0e1b      	lsrs	r3, r3, #24
 800b01e:	4313      	orrs	r3, r2
 800b020:	4a5f      	ldr	r2, [pc, #380]	@ (800b1a0 <MX_LWIP_Init+0x25c>)
 800b022:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800b024:	4b5c      	ldr	r3, [pc, #368]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b026:	781b      	ldrb	r3, [r3, #0]
 800b028:	061a      	lsls	r2, r3, #24
 800b02a:	4b5b      	ldr	r3, [pc, #364]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b02c:	785b      	ldrb	r3, [r3, #1]
 800b02e:	041b      	lsls	r3, r3, #16
 800b030:	431a      	orrs	r2, r3
 800b032:	4b59      	ldr	r3, [pc, #356]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b034:	789b      	ldrb	r3, [r3, #2]
 800b036:	021b      	lsls	r3, r3, #8
 800b038:	4313      	orrs	r3, r2
 800b03a:	4a57      	ldr	r2, [pc, #348]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b03c:	78d2      	ldrb	r2, [r2, #3]
 800b03e:	4313      	orrs	r3, r2
 800b040:	061a      	lsls	r2, r3, #24
 800b042:	4b55      	ldr	r3, [pc, #340]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	0619      	lsls	r1, r3, #24
 800b048:	4b53      	ldr	r3, [pc, #332]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b04a:	785b      	ldrb	r3, [r3, #1]
 800b04c:	041b      	lsls	r3, r3, #16
 800b04e:	4319      	orrs	r1, r3
 800b050:	4b51      	ldr	r3, [pc, #324]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b052:	789b      	ldrb	r3, [r3, #2]
 800b054:	021b      	lsls	r3, r3, #8
 800b056:	430b      	orrs	r3, r1
 800b058:	494f      	ldr	r1, [pc, #316]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b05a:	78c9      	ldrb	r1, [r1, #3]
 800b05c:	430b      	orrs	r3, r1
 800b05e:	021b      	lsls	r3, r3, #8
 800b060:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b064:	431a      	orrs	r2, r3
 800b066:	4b4c      	ldr	r3, [pc, #304]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	0619      	lsls	r1, r3, #24
 800b06c:	4b4a      	ldr	r3, [pc, #296]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b06e:	785b      	ldrb	r3, [r3, #1]
 800b070:	041b      	lsls	r3, r3, #16
 800b072:	4319      	orrs	r1, r3
 800b074:	4b48      	ldr	r3, [pc, #288]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b076:	789b      	ldrb	r3, [r3, #2]
 800b078:	021b      	lsls	r3, r3, #8
 800b07a:	430b      	orrs	r3, r1
 800b07c:	4946      	ldr	r1, [pc, #280]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b07e:	78c9      	ldrb	r1, [r1, #3]
 800b080:	430b      	orrs	r3, r1
 800b082:	0a1b      	lsrs	r3, r3, #8
 800b084:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b088:	431a      	orrs	r2, r3
 800b08a:	4b43      	ldr	r3, [pc, #268]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b08c:	781b      	ldrb	r3, [r3, #0]
 800b08e:	0619      	lsls	r1, r3, #24
 800b090:	4b41      	ldr	r3, [pc, #260]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b092:	785b      	ldrb	r3, [r3, #1]
 800b094:	041b      	lsls	r3, r3, #16
 800b096:	4319      	orrs	r1, r3
 800b098:	4b3f      	ldr	r3, [pc, #252]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b09a:	789b      	ldrb	r3, [r3, #2]
 800b09c:	021b      	lsls	r3, r3, #8
 800b09e:	430b      	orrs	r3, r1
 800b0a0:	493d      	ldr	r1, [pc, #244]	@ (800b198 <MX_LWIP_Init+0x254>)
 800b0a2:	78c9      	ldrb	r1, [r1, #3]
 800b0a4:	430b      	orrs	r3, r1
 800b0a6:	0e1b      	lsrs	r3, r3, #24
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	4a3e      	ldr	r2, [pc, #248]	@ (800b1a4 <MX_LWIP_Init+0x260>)
 800b0ac:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b0ae:	4b3b      	ldr	r3, [pc, #236]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0b0:	781b      	ldrb	r3, [r3, #0]
 800b0b2:	061a      	lsls	r2, r3, #24
 800b0b4:	4b39      	ldr	r3, [pc, #228]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0b6:	785b      	ldrb	r3, [r3, #1]
 800b0b8:	041b      	lsls	r3, r3, #16
 800b0ba:	431a      	orrs	r2, r3
 800b0bc:	4b37      	ldr	r3, [pc, #220]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0be:	789b      	ldrb	r3, [r3, #2]
 800b0c0:	021b      	lsls	r3, r3, #8
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	4a35      	ldr	r2, [pc, #212]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0c6:	78d2      	ldrb	r2, [r2, #3]
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	061a      	lsls	r2, r3, #24
 800b0cc:	4b33      	ldr	r3, [pc, #204]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	0619      	lsls	r1, r3, #24
 800b0d2:	4b32      	ldr	r3, [pc, #200]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0d4:	785b      	ldrb	r3, [r3, #1]
 800b0d6:	041b      	lsls	r3, r3, #16
 800b0d8:	4319      	orrs	r1, r3
 800b0da:	4b30      	ldr	r3, [pc, #192]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0dc:	789b      	ldrb	r3, [r3, #2]
 800b0de:	021b      	lsls	r3, r3, #8
 800b0e0:	430b      	orrs	r3, r1
 800b0e2:	492e      	ldr	r1, [pc, #184]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0e4:	78c9      	ldrb	r1, [r1, #3]
 800b0e6:	430b      	orrs	r3, r1
 800b0e8:	021b      	lsls	r3, r3, #8
 800b0ea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b0ee:	431a      	orrs	r2, r3
 800b0f0:	4b2a      	ldr	r3, [pc, #168]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	0619      	lsls	r1, r3, #24
 800b0f6:	4b29      	ldr	r3, [pc, #164]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b0f8:	785b      	ldrb	r3, [r3, #1]
 800b0fa:	041b      	lsls	r3, r3, #16
 800b0fc:	4319      	orrs	r1, r3
 800b0fe:	4b27      	ldr	r3, [pc, #156]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b100:	789b      	ldrb	r3, [r3, #2]
 800b102:	021b      	lsls	r3, r3, #8
 800b104:	430b      	orrs	r3, r1
 800b106:	4925      	ldr	r1, [pc, #148]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b108:	78c9      	ldrb	r1, [r1, #3]
 800b10a:	430b      	orrs	r3, r1
 800b10c:	0a1b      	lsrs	r3, r3, #8
 800b10e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b112:	431a      	orrs	r2, r3
 800b114:	4b21      	ldr	r3, [pc, #132]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b116:	781b      	ldrb	r3, [r3, #0]
 800b118:	0619      	lsls	r1, r3, #24
 800b11a:	4b20      	ldr	r3, [pc, #128]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b11c:	785b      	ldrb	r3, [r3, #1]
 800b11e:	041b      	lsls	r3, r3, #16
 800b120:	4319      	orrs	r1, r3
 800b122:	4b1e      	ldr	r3, [pc, #120]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b124:	789b      	ldrb	r3, [r3, #2]
 800b126:	021b      	lsls	r3, r3, #8
 800b128:	430b      	orrs	r3, r1
 800b12a:	491c      	ldr	r1, [pc, #112]	@ (800b19c <MX_LWIP_Init+0x258>)
 800b12c:	78c9      	ldrb	r1, [r1, #3]
 800b12e:	430b      	orrs	r3, r1
 800b130:	0e1b      	lsrs	r3, r3, #24
 800b132:	4313      	orrs	r3, r2
 800b134:	4a1c      	ldr	r2, [pc, #112]	@ (800b1a8 <MX_LWIP_Init+0x264>)
 800b136:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800b138:	4b1c      	ldr	r3, [pc, #112]	@ (800b1ac <MX_LWIP_Init+0x268>)
 800b13a:	9302      	str	r3, [sp, #8]
 800b13c:	4b1c      	ldr	r3, [pc, #112]	@ (800b1b0 <MX_LWIP_Init+0x26c>)
 800b13e:	9301      	str	r3, [sp, #4]
 800b140:	2300      	movs	r3, #0
 800b142:	9300      	str	r3, [sp, #0]
 800b144:	4b18      	ldr	r3, [pc, #96]	@ (800b1a8 <MX_LWIP_Init+0x264>)
 800b146:	4a17      	ldr	r2, [pc, #92]	@ (800b1a4 <MX_LWIP_Init+0x260>)
 800b148:	4915      	ldr	r1, [pc, #84]	@ (800b1a0 <MX_LWIP_Init+0x25c>)
 800b14a:	481a      	ldr	r0, [pc, #104]	@ (800b1b4 <MX_LWIP_Init+0x270>)
 800b14c:	f009 fac6 	bl	80146dc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b150:	4818      	ldr	r0, [pc, #96]	@ (800b1b4 <MX_LWIP_Init+0x270>)
 800b152:	f009 fc75 	bl	8014a40 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800b156:	4817      	ldr	r0, [pc, #92]	@ (800b1b4 <MX_LWIP_Init+0x270>)
 800b158:	f009 fc82 	bl	8014a60 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800b15c:	4916      	ldr	r1, [pc, #88]	@ (800b1b8 <MX_LWIP_Init+0x274>)
 800b15e:	4815      	ldr	r0, [pc, #84]	@ (800b1b4 <MX_LWIP_Init+0x270>)
 800b160:	f009 fd80 	bl	8014c64 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800b164:	2224      	movs	r2, #36	@ 0x24
 800b166:	2100      	movs	r1, #0
 800b168:	4814      	ldr	r0, [pc, #80]	@ (800b1bc <MX_LWIP_Init+0x278>)
 800b16a:	f013 fa8d 	bl	801e688 <memset>
  attributes.name = "EthLink";
 800b16e:	4b13      	ldr	r3, [pc, #76]	@ (800b1bc <MX_LWIP_Init+0x278>)
 800b170:	4a13      	ldr	r2, [pc, #76]	@ (800b1c0 <MX_LWIP_Init+0x27c>)
 800b172:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800b174:	4b11      	ldr	r3, [pc, #68]	@ (800b1bc <MX_LWIP_Init+0x278>)
 800b176:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b17a:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800b17c:	4b0f      	ldr	r3, [pc, #60]	@ (800b1bc <MX_LWIP_Init+0x278>)
 800b17e:	2210      	movs	r2, #16
 800b180:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800b182:	4a0e      	ldr	r2, [pc, #56]	@ (800b1bc <MX_LWIP_Init+0x278>)
 800b184:	490b      	ldr	r1, [pc, #44]	@ (800b1b4 <MX_LWIP_Init+0x270>)
 800b186:	480f      	ldr	r0, [pc, #60]	@ (800b1c4 <MX_LWIP_Init+0x280>)
 800b188:	f003 fe91 	bl	800eeae <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800b18c:	bf00      	nop
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
 800b192:	bf00      	nop
 800b194:	20001970 	.word	0x20001970
 800b198:	20001974 	.word	0x20001974
 800b19c:	20001978 	.word	0x20001978
 800b1a0:	20001964 	.word	0x20001964
 800b1a4:	20001968 	.word	0x20001968
 800b1a8:	2000196c 	.word	0x2000196c
 800b1ac:	08013a85 	.word	0x08013a85
 800b1b0:	0800b6b1 	.word	0x0800b6b1
 800b1b4:	20001930 	.word	0x20001930
 800b1b8:	0800b1c9 	.word	0x0800b1c9
 800b1bc:	2000197c 	.word	0x2000197c
 800b1c0:	0801f964 	.word	0x0801f964
 800b1c4:	0800b945 	.word	0x0800b945

0800b1c8 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800b1d0:	bf00      	nop
 800b1d2:	370c      	adds	r7, #12
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b082      	sub	sp, #8
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800b1e4:	4b04      	ldr	r3, [pc, #16]	@ (800b1f8 <HAL_ETH_RxCpltCallback+0x1c>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f004 faad 	bl	800f748 <osSemaphoreRelease>
}
 800b1ee:	bf00      	nop
 800b1f0:	3708      	adds	r7, #8
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}
 800b1f6:	bf00      	nop
 800b1f8:	2000646c 	.word	0x2000646c

0800b1fc <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b082      	sub	sp, #8
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800b204:	4b04      	ldr	r3, [pc, #16]	@ (800b218 <HAL_ETH_TxCpltCallback+0x1c>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	4618      	mov	r0, r3
 800b20a:	f004 fa9d 	bl	800f748 <osSemaphoreRelease>
}
 800b20e:	bf00      	nop
 800b210:	3708      	adds	r7, #8
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	20006470 	.word	0x20006470

0800b21c <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b082      	sub	sp, #8
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f7fa fa08 	bl	800563a <HAL_ETH_GetDMAError>
 800b22a:	4603      	mov	r3, r0
 800b22c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b230:	2b80      	cmp	r3, #128	@ 0x80
 800b232:	d104      	bne.n	800b23e <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800b234:	4b04      	ldr	r3, [pc, #16]	@ (800b248 <HAL_ETH_ErrorCallback+0x2c>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4618      	mov	r0, r3
 800b23a:	f004 fa85 	bl	800f748 <osSemaphoreRelease>
  }
}
 800b23e:	bf00      	nop
 800b240:	3708      	adds	r7, #8
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}
 800b246:	bf00      	nop
 800b248:	2000646c 	.word	0x2000646c

0800b24c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b0aa      	sub	sp, #168	@ 0xa8
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800b254:	2300      	movs	r3, #0
 800b256:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800b25a:	2300      	movs	r3, #0
 800b25c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800b260:	2300      	movs	r3, #0
 800b262:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800b266:	f107 0310 	add.w	r3, r7, #16
 800b26a:	2264      	movs	r2, #100	@ 0x64
 800b26c:	2100      	movs	r1, #0
 800b26e:	4618      	mov	r0, r3
 800b270:	f013 fa0a 	bl	801e688 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b274:	4b89      	ldr	r3, [pc, #548]	@ (800b49c <low_level_init+0x250>)
 800b276:	4a8a      	ldr	r2, [pc, #552]	@ (800b4a0 <low_level_init+0x254>)
 800b278:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800b27a:	2300      	movs	r3, #0
 800b27c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b27e:	2380      	movs	r3, #128	@ 0x80
 800b280:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b282:	23e1      	movs	r3, #225	@ 0xe1
 800b284:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b286:	2300      	movs	r3, #0
 800b288:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b28a:	2300      	movs	r3, #0
 800b28c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b28e:	2300      	movs	r3, #0
 800b290:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b292:	4a82      	ldr	r2, [pc, #520]	@ (800b49c <low_level_init+0x250>)
 800b294:	f107 0308 	add.w	r3, r7, #8
 800b298:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800b29a:	4b80      	ldr	r3, [pc, #512]	@ (800b49c <low_level_init+0x250>)
 800b29c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800b2a0:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800b2a2:	4b7e      	ldr	r3, [pc, #504]	@ (800b49c <low_level_init+0x250>)
 800b2a4:	4a7f      	ldr	r2, [pc, #508]	@ (800b4a4 <low_level_init+0x258>)
 800b2a6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800b2a8:	4b7c      	ldr	r3, [pc, #496]	@ (800b49c <low_level_init+0x250>)
 800b2aa:	4a7f      	ldr	r2, [pc, #508]	@ (800b4a8 <low_level_init+0x25c>)
 800b2ac:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800b2ae:	4b7b      	ldr	r3, [pc, #492]	@ (800b49c <low_level_init+0x250>)
 800b2b0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b2b4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b2b6:	4879      	ldr	r0, [pc, #484]	@ (800b49c <low_level_init+0x250>)
 800b2b8:	f7f9 fb76 	bl	80049a8 <HAL_ETH_Init>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800b2c2:	2238      	movs	r2, #56	@ 0x38
 800b2c4:	2100      	movs	r1, #0
 800b2c6:	4879      	ldr	r0, [pc, #484]	@ (800b4ac <low_level_init+0x260>)
 800b2c8:	f013 f9de 	bl	801e688 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800b2cc:	4b77      	ldr	r3, [pc, #476]	@ (800b4ac <low_level_init+0x260>)
 800b2ce:	2221      	movs	r2, #33	@ 0x21
 800b2d0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800b2d2:	4b76      	ldr	r3, [pc, #472]	@ (800b4ac <low_level_init+0x260>)
 800b2d4:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800b2d8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800b2da:	4b74      	ldr	r3, [pc, #464]	@ (800b4ac <low_level_init+0x260>)
 800b2dc:	2200      	movs	r2, #0
 800b2de:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800b2e0:	4873      	ldr	r0, [pc, #460]	@ (800b4b0 <low_level_init+0x264>)
 800b2e2:	f009 f8b5 	bl	8014450 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2206      	movs	r2, #6
 800b2ea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b2ee:	4b6b      	ldr	r3, [pc, #428]	@ (800b49c <low_level_init+0x250>)
 800b2f0:	685b      	ldr	r3, [r3, #4]
 800b2f2:	781a      	ldrb	r2, [r3, #0]
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b2fa:	4b68      	ldr	r3, [pc, #416]	@ (800b49c <low_level_init+0x250>)
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	785a      	ldrb	r2, [r3, #1]
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b306:	4b65      	ldr	r3, [pc, #404]	@ (800b49c <low_level_init+0x250>)
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	789a      	ldrb	r2, [r3, #2]
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b312:	4b62      	ldr	r3, [pc, #392]	@ (800b49c <low_level_init+0x250>)
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	78da      	ldrb	r2, [r3, #3]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b31e:	4b5f      	ldr	r3, [pc, #380]	@ (800b49c <low_level_init+0x250>)
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	791a      	ldrb	r2, [r3, #4]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b32a:	4b5c      	ldr	r3, [pc, #368]	@ (800b49c <low_level_init+0x250>)
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	795a      	ldrb	r2, [r3, #5]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800b33c:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b344:	f043 030a 	orr.w	r3, r3, #10
 800b348:	b2da      	uxtb	r2, r3
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b350:	2200      	movs	r2, #0
 800b352:	2100      	movs	r1, #0
 800b354:	2001      	movs	r0, #1
 800b356:	f004 f91c 	bl	800f592 <osSemaphoreNew>
 800b35a:	4603      	mov	r3, r0
 800b35c:	4a55      	ldr	r2, [pc, #340]	@ (800b4b4 <low_level_init+0x268>)
 800b35e:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b360:	2200      	movs	r2, #0
 800b362:	2100      	movs	r1, #0
 800b364:	2001      	movs	r0, #1
 800b366:	f004 f914 	bl	800f592 <osSemaphoreNew>
 800b36a:	4603      	mov	r3, r0
 800b36c:	4a52      	ldr	r2, [pc, #328]	@ (800b4b8 <low_level_init+0x26c>)
 800b36e:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800b370:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b374:	2224      	movs	r2, #36	@ 0x24
 800b376:	2100      	movs	r1, #0
 800b378:	4618      	mov	r0, r3
 800b37a:	f013 f985 	bl	801e688 <memset>
  attributes.name = "EthIf";
 800b37e:	4b4f      	ldr	r3, [pc, #316]	@ (800b4bc <low_level_init+0x270>)
 800b380:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800b382:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800b386:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800b38a:	2330      	movs	r3, #48	@ 0x30
 800b38c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800b390:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b394:	461a      	mov	r2, r3
 800b396:	6879      	ldr	r1, [r7, #4]
 800b398:	4849      	ldr	r0, [pc, #292]	@ (800b4c0 <low_level_init+0x274>)
 800b39a:	f003 fd88 	bl	800eeae <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  DP83848_RegisterBusIO(&DP83848, &DP83848_IOCtx);
 800b39e:	4949      	ldr	r1, [pc, #292]	@ (800b4c4 <low_level_init+0x278>)
 800b3a0:	4849      	ldr	r0, [pc, #292]	@ (800b4c8 <low_level_init+0x27c>)
 800b3a2:	f7f8 f88e 	bl	80034c2 <DP83848_RegisterBusIO>

  /* Initialize the DP83848 ETH PHY */
  if(DP83848_Init(&DP83848) != DP83848_STATUS_OK)
 800b3a6:	4848      	ldr	r0, [pc, #288]	@ (800b4c8 <low_level_init+0x27c>)
 800b3a8:	f7f8 f8bd 	bl	8003526 <DP83848_Init>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d006      	beq.n	800b3c0 <low_level_init+0x174>
  {
    netif_set_link_down(netif);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f009 fc26 	bl	8014c04 <netif_set_link_down>
    netif_set_down(netif);
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f009 fbbd 	bl	8014b38 <netif_set_down>
 800b3be:	e06a      	b.n	800b496 <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800b3c0:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d164      	bne.n	800b492 <low_level_init+0x246>
  {
    PHYLinkState = DP83848_GetLinkState(&DP83848);
 800b3c8:	483f      	ldr	r0, [pc, #252]	@ (800b4c8 <low_level_init+0x27c>)
 800b3ca:	f7f8 f8f9 	bl	80035c0 <DP83848_GetLinkState>
 800b3ce:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= DP83848_STATUS_LINK_DOWN)
 800b3d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b3d6:	2b01      	cmp	r3, #1
 800b3d8:	dc06      	bgt.n	800b3e8 <low_level_init+0x19c>
    {
      netif_set_link_down(netif);
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f009 fc12 	bl	8014c04 <netif_set_link_down>
      netif_set_down(netif);
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f009 fba9 	bl	8014b38 <netif_set_down>
 800b3e6:	e056      	b.n	800b496 <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800b3e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b3ec:	3b02      	subs	r3, #2
 800b3ee:	2b03      	cmp	r3, #3
 800b3f0:	d82a      	bhi.n	800b448 <low_level_init+0x1fc>
 800b3f2:	a201      	add	r2, pc, #4	@ (adr r2, 800b3f8 <low_level_init+0x1ac>)
 800b3f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3f8:	0800b409 	.word	0x0800b409
 800b3fc:	0800b41b 	.word	0x0800b41b
 800b400:	0800b42b 	.word	0x0800b42b
 800b404:	0800b43b 	.word	0x0800b43b
      {
      case DP83848_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b408:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b40c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b410:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b414:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b418:	e01f      	b.n	800b45a <low_level_init+0x20e>
      case DP83848_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b41a:	2300      	movs	r3, #0
 800b41c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b420:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b424:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b428:	e017      	b.n	800b45a <low_level_init+0x20e>
      case DP83848_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b42a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b42e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b432:	2300      	movs	r3, #0
 800b434:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b438:	e00f      	b.n	800b45a <low_level_init+0x20e>
      case DP83848_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b43a:	2300      	movs	r3, #0
 800b43c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b440:	2300      	movs	r3, #0
 800b442:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b446:	e008      	b.n	800b45a <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800b448:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b44c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b450:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b454:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b458:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b45a:	f107 0310 	add.w	r3, r7, #16
 800b45e:	4619      	mov	r1, r3
 800b460:	480e      	ldr	r0, [pc, #56]	@ (800b49c <low_level_init+0x250>)
 800b462:	f7f9 ff89 	bl	8005378 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800b466:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b46a:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800b46c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b470:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b472:	f107 0310 	add.w	r3, r7, #16
 800b476:	4619      	mov	r1, r3
 800b478:	4808      	ldr	r0, [pc, #32]	@ (800b49c <low_level_init+0x250>)
 800b47a:	f7fa f874 	bl	8005566 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800b47e:	4807      	ldr	r0, [pc, #28]	@ (800b49c <low_level_init+0x250>)
 800b480:	f7f9 fb2e 	bl	8004ae0 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f009 faeb 	bl	8014a60 <netif_set_up>
    netif_set_link_up(netif);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f009 fb86 	bl	8014b9c <netif_set_link_up>
 800b490:	e001      	b.n	800b496 <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800b492:	f7f7 faeb 	bl	8002a6c <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b496:	37a8      	adds	r7, #168	@ 0xa8
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}
 800b49c:	20006474 	.word	0x20006474
 800b4a0:	40028000 	.word	0x40028000
 800b4a4:	200063cc 	.word	0x200063cc
 800b4a8:	2000632c 	.word	0x2000632c
 800b4ac:	20006524 	.word	0x20006524
 800b4b0:	08022694 	.word	0x08022694
 800b4b4:	2000646c 	.word	0x2000646c
 800b4b8:	20006470 	.word	0x20006470
 800b4bc:	0801f96c 	.word	0x0801f96c
 800b4c0:	0800b65d 	.word	0x0800b65d
 800b4c4:	20000014 	.word	0x20000014
 800b4c8:	2000655c 	.word	0x2000655c

0800b4cc <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b092      	sub	sp, #72	@ 0x48
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800b4e4:	f107 030c 	add.w	r3, r7, #12
 800b4e8:	2230      	movs	r2, #48	@ 0x30
 800b4ea:	2100      	movs	r1, #0
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f013 f8cb 	bl	801e688 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800b4f2:	f107 030c 	add.w	r3, r7, #12
 800b4f6:	2230      	movs	r2, #48	@ 0x30
 800b4f8:	2100      	movs	r1, #0
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f013 f8c4 	bl	801e688 <memset>

  for(q = p; q != NULL; q = q->next)
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	643b      	str	r3, [r7, #64]	@ 0x40
 800b504:	e045      	b.n	800b592 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800b506:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b508:	2b03      	cmp	r3, #3
 800b50a:	d902      	bls.n	800b512 <low_level_output+0x46>
      return ERR_IF;
 800b50c:	f06f 030b 	mvn.w	r3, #11
 800b510:	e07f      	b.n	800b612 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800b512:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b514:	6859      	ldr	r1, [r3, #4]
 800b516:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b518:	4613      	mov	r3, r2
 800b51a:	005b      	lsls	r3, r3, #1
 800b51c:	4413      	add	r3, r2
 800b51e:	009b      	lsls	r3, r3, #2
 800b520:	3348      	adds	r3, #72	@ 0x48
 800b522:	443b      	add	r3, r7
 800b524:	3b3c      	subs	r3, #60	@ 0x3c
 800b526:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800b528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b52a:	895b      	ldrh	r3, [r3, #10]
 800b52c:	4619      	mov	r1, r3
 800b52e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b530:	4613      	mov	r3, r2
 800b532:	005b      	lsls	r3, r3, #1
 800b534:	4413      	add	r3, r2
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	3348      	adds	r3, #72	@ 0x48
 800b53a:	443b      	add	r3, r7
 800b53c:	3b38      	subs	r3, #56	@ 0x38
 800b53e:	6019      	str	r1, [r3, #0]

    if(i>0)
 800b540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b542:	2b00      	cmp	r3, #0
 800b544:	d011      	beq.n	800b56a <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800b546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b548:	1e5a      	subs	r2, r3, #1
 800b54a:	f107 000c 	add.w	r0, r7, #12
 800b54e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b550:	460b      	mov	r3, r1
 800b552:	005b      	lsls	r3, r3, #1
 800b554:	440b      	add	r3, r1
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	18c1      	adds	r1, r0, r3
 800b55a:	4613      	mov	r3, r2
 800b55c:	005b      	lsls	r3, r3, #1
 800b55e:	4413      	add	r3, r2
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	3348      	adds	r3, #72	@ 0x48
 800b564:	443b      	add	r3, r7
 800b566:	3b34      	subs	r3, #52	@ 0x34
 800b568:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800b56a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d109      	bne.n	800b586 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800b572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b574:	4613      	mov	r3, r2
 800b576:	005b      	lsls	r3, r3, #1
 800b578:	4413      	add	r3, r2
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	3348      	adds	r3, #72	@ 0x48
 800b57e:	443b      	add	r3, r7
 800b580:	3b34      	subs	r3, #52	@ 0x34
 800b582:	2200      	movs	r2, #0
 800b584:	601a      	str	r2, [r3, #0]
    }

    i++;
 800b586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b588:	3301      	adds	r3, #1
 800b58a:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800b58c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	643b      	str	r3, [r7, #64]	@ 0x40
 800b592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b594:	2b00      	cmp	r3, #0
 800b596:	d1b6      	bne.n	800b506 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	891b      	ldrh	r3, [r3, #8]
 800b59c:	461a      	mov	r2, r3
 800b59e:	4b1f      	ldr	r3, [pc, #124]	@ (800b61c <low_level_output+0x150>)
 800b5a0:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b5a2:	4a1e      	ldr	r2, [pc, #120]	@ (800b61c <low_level_output+0x150>)
 800b5a4:	f107 030c 	add.w	r3, r7, #12
 800b5a8:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b5aa:	4a1c      	ldr	r2, [pc, #112]	@ (800b61c <low_level_output+0x150>)
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800b5b0:	6838      	ldr	r0, [r7, #0]
 800b5b2:	f009 ffab 	bl	801550c <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800b5b6:	4919      	ldr	r1, [pc, #100]	@ (800b61c <low_level_output+0x150>)
 800b5b8:	4819      	ldr	r0, [pc, #100]	@ (800b620 <low_level_output+0x154>)
 800b5ba:	f7f9 fb80 	bl	8004cbe <HAL_ETH_Transmit_IT>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d103      	bne.n	800b5cc <low_level_output+0x100>
    {
      errval = ERR_OK;
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b5ca:	e01b      	b.n	800b604 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800b5cc:	4814      	ldr	r0, [pc, #80]	@ (800b620 <low_level_output+0x154>)
 800b5ce:	f7fa f827 	bl	8005620 <HAL_ETH_GetError>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	f003 0302 	and.w	r3, r3, #2
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d00d      	beq.n	800b5f8 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800b5dc:	4b11      	ldr	r3, [pc, #68]	@ (800b624 <low_level_output+0x158>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f004 f85d 	bl	800f6a4 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800b5ea:	480d      	ldr	r0, [pc, #52]	@ (800b620 <low_level_output+0x154>)
 800b5ec:	f7f9 fd06 	bl	8004ffc <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800b5f0:	23fe      	movs	r3, #254	@ 0xfe
 800b5f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b5f6:	e005      	b.n	800b604 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800b5f8:	6838      	ldr	r0, [r7, #0]
 800b5fa:	f009 fee1 	bl	80153c0 <pbuf_free>
        errval =  ERR_IF;
 800b5fe:	23f4      	movs	r3, #244	@ 0xf4
 800b600:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800b604:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b608:	f113 0f02 	cmn.w	r3, #2
 800b60c:	d0d3      	beq.n	800b5b6 <low_level_output+0xea>

  return errval;
 800b60e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b612:	4618      	mov	r0, r3
 800b614:	3748      	adds	r7, #72	@ 0x48
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	bf00      	nop
 800b61c:	20006524 	.word	0x20006524
 800b620:	20006474 	.word	0x20006474
 800b624:	20006470 	.word	0x20006470

0800b628 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b630:	2300      	movs	r3, #0
 800b632:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b634:	4b07      	ldr	r3, [pc, #28]	@ (800b654 <low_level_input+0x2c>)
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d105      	bne.n	800b648 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b63c:	f107 030c 	add.w	r3, r7, #12
 800b640:	4619      	mov	r1, r3
 800b642:	4805      	ldr	r0, [pc, #20]	@ (800b658 <low_level_input+0x30>)
 800b644:	f7f9 fb97 	bl	8004d76 <HAL_ETH_ReadData>
  }

  return p;
 800b648:	68fb      	ldr	r3, [r7, #12]
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3710      	adds	r7, #16
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop
 800b654:	20006328 	.word	0x20006328
 800b658:	20006474 	.word	0x20006474

0800b65c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b664:	2300      	movs	r3, #0
 800b666:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b66c:	4b0f      	ldr	r3, [pc, #60]	@ (800b6ac <ethernetif_input+0x50>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f04f 31ff 	mov.w	r1, #4294967295
 800b674:	4618      	mov	r0, r3
 800b676:	f004 f815 	bl	800f6a4 <osSemaphoreAcquire>
 800b67a:	4603      	mov	r3, r0
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d1f5      	bne.n	800b66c <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800b680:	68b8      	ldr	r0, [r7, #8]
 800b682:	f7ff ffd1 	bl	800b628 <low_level_input>
 800b686:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d00a      	beq.n	800b6a4 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	691b      	ldr	r3, [r3, #16]
 800b692:	68b9      	ldr	r1, [r7, #8]
 800b694:	68f8      	ldr	r0, [r7, #12]
 800b696:	4798      	blx	r3
 800b698:	4603      	mov	r3, r0
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d002      	beq.n	800b6a4 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800b69e:	68f8      	ldr	r0, [r7, #12]
 800b6a0:	f009 fe8e 	bl	80153c0 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d1ea      	bne.n	800b680 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b6aa:	e7df      	b.n	800b66c <ethernetif_input+0x10>
 800b6ac:	2000646c 	.word	0x2000646c

0800b6b0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b082      	sub	sp, #8
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d106      	bne.n	800b6cc <ethernetif_init+0x1c>
 800b6be:	4b0e      	ldr	r3, [pc, #56]	@ (800b6f8 <ethernetif_init+0x48>)
 800b6c0:	f240 12fd 	movw	r2, #509	@ 0x1fd
 800b6c4:	490d      	ldr	r1, [pc, #52]	@ (800b6fc <ethernetif_init+0x4c>)
 800b6c6:	480e      	ldr	r0, [pc, #56]	@ (800b700 <ethernetif_init+0x50>)
 800b6c8:	f012 fe4a 	bl	801e360 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2273      	movs	r2, #115	@ 0x73
 800b6d0:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2274      	movs	r2, #116	@ 0x74
 800b6d8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	4a09      	ldr	r2, [pc, #36]	@ (800b704 <ethernetif_init+0x54>)
 800b6e0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	4a08      	ldr	r2, [pc, #32]	@ (800b708 <ethernetif_init+0x58>)
 800b6e6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f7ff fdaf 	bl	800b24c <low_level_init>

  return ERR_OK;
 800b6ee:	2300      	movs	r3, #0
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3708      	adds	r7, #8
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	0801f974 	.word	0x0801f974
 800b6fc:	0801f990 	.word	0x0801f990
 800b700:	0801f9a0 	.word	0x0801f9a0
 800b704:	0801c289 	.word	0x0801c289
 800b708:	0800b4cd 	.word	0x0800b4cd

0800b70c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b084      	sub	sp, #16
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800b718:	68f9      	ldr	r1, [r7, #12]
 800b71a:	4809      	ldr	r0, [pc, #36]	@ (800b740 <pbuf_free_custom+0x34>)
 800b71c:	f008 ff88 	bl	8014630 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800b720:	4b08      	ldr	r3, [pc, #32]	@ (800b744 <pbuf_free_custom+0x38>)
 800b722:	781b      	ldrb	r3, [r3, #0]
 800b724:	2b01      	cmp	r3, #1
 800b726:	d107      	bne.n	800b738 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800b728:	4b06      	ldr	r3, [pc, #24]	@ (800b744 <pbuf_free_custom+0x38>)
 800b72a:	2200      	movs	r2, #0
 800b72c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800b72e:	4b06      	ldr	r3, [pc, #24]	@ (800b748 <pbuf_free_custom+0x3c>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	4618      	mov	r0, r3
 800b734:	f004 f808 	bl	800f748 <osSemaphoreRelease>
  }
}
 800b738:	bf00      	nop
 800b73a:	3710      	adds	r7, #16
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}
 800b740:	08022694 	.word	0x08022694
 800b744:	20006328 	.word	0x20006328
 800b748:	2000646c 	.word	0x2000646c

0800b74c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b750:	f7f7 fff4 	bl	800373c <HAL_GetTick>
 800b754:	4603      	mov	r3, r0
}
 800b756:	4618      	mov	r0, r3
 800b758:	bd80      	pop	{r7, pc}
	...

0800b75c <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b08e      	sub	sp, #56	@ 0x38
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b768:	2200      	movs	r2, #0
 800b76a:	601a      	str	r2, [r3, #0]
 800b76c:	605a      	str	r2, [r3, #4]
 800b76e:	609a      	str	r2, [r3, #8]
 800b770:	60da      	str	r2, [r3, #12]
 800b772:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	4a46      	ldr	r2, [pc, #280]	@ (800b894 <HAL_ETH_MspInit+0x138>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	f040 8085 	bne.w	800b88a <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800b780:	2300      	movs	r3, #0
 800b782:	623b      	str	r3, [r7, #32]
 800b784:	4b44      	ldr	r3, [pc, #272]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b788:	4a43      	ldr	r2, [pc, #268]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b78a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b78e:	6313      	str	r3, [r2, #48]	@ 0x30
 800b790:	4b41      	ldr	r3, [pc, #260]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b794:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b798:	623b      	str	r3, [r7, #32]
 800b79a:	6a3b      	ldr	r3, [r7, #32]
 800b79c:	2300      	movs	r3, #0
 800b79e:	61fb      	str	r3, [r7, #28]
 800b7a0:	4b3d      	ldr	r3, [pc, #244]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7a4:	4a3c      	ldr	r2, [pc, #240]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b7aa:	6313      	str	r3, [r2, #48]	@ 0x30
 800b7ac:	4b3a      	ldr	r3, [pc, #232]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b7b4:	61fb      	str	r3, [r7, #28]
 800b7b6:	69fb      	ldr	r3, [r7, #28]
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	61bb      	str	r3, [r7, #24]
 800b7bc:	4b36      	ldr	r3, [pc, #216]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7c0:	4a35      	ldr	r2, [pc, #212]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b7c6:	6313      	str	r3, [r2, #48]	@ 0x30
 800b7c8:	4b33      	ldr	r3, [pc, #204]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7d0:	61bb      	str	r3, [r7, #24]
 800b7d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	617b      	str	r3, [r7, #20]
 800b7d8:	4b2f      	ldr	r3, [pc, #188]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7dc:	4a2e      	ldr	r2, [pc, #184]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7de:	f043 0304 	orr.w	r3, r3, #4
 800b7e2:	6313      	str	r3, [r2, #48]	@ 0x30
 800b7e4:	4b2c      	ldr	r3, [pc, #176]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7e8:	f003 0304 	and.w	r3, r3, #4
 800b7ec:	617b      	str	r3, [r7, #20]
 800b7ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	613b      	str	r3, [r7, #16]
 800b7f4:	4b28      	ldr	r3, [pc, #160]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7f8:	4a27      	ldr	r2, [pc, #156]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b7fa:	f043 0301 	orr.w	r3, r3, #1
 800b7fe:	6313      	str	r3, [r2, #48]	@ 0x30
 800b800:	4b25      	ldr	r3, [pc, #148]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b804:	f003 0301 	and.w	r3, r3, #1
 800b808:	613b      	str	r3, [r7, #16]
 800b80a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b80c:	2300      	movs	r3, #0
 800b80e:	60fb      	str	r3, [r7, #12]
 800b810:	4b21      	ldr	r3, [pc, #132]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b814:	4a20      	ldr	r2, [pc, #128]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b816:	f043 0302 	orr.w	r3, r3, #2
 800b81a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b81c:	4b1e      	ldr	r3, [pc, #120]	@ (800b898 <HAL_ETH_MspInit+0x13c>)
 800b81e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b820:	f003 0302 	and.w	r3, r3, #2
 800b824:	60fb      	str	r3, [r7, #12]
 800b826:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b828:	2332      	movs	r3, #50	@ 0x32
 800b82a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b82c:	2302      	movs	r3, #2
 800b82e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b830:	2300      	movs	r3, #0
 800b832:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b834:	2303      	movs	r3, #3
 800b836:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b838:	230b      	movs	r3, #11
 800b83a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b83c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b840:	4619      	mov	r1, r3
 800b842:	4816      	ldr	r0, [pc, #88]	@ (800b89c <HAL_ETH_MspInit+0x140>)
 800b844:	f7fa fb28 	bl	8005e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b848:	2386      	movs	r3, #134	@ 0x86
 800b84a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b84c:	2302      	movs	r3, #2
 800b84e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b850:	2300      	movs	r3, #0
 800b852:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b854:	2303      	movs	r3, #3
 800b856:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b858:	230b      	movs	r3, #11
 800b85a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b85c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b860:	4619      	mov	r1, r3
 800b862:	480f      	ldr	r0, [pc, #60]	@ (800b8a0 <HAL_ETH_MspInit+0x144>)
 800b864:	f7fa fb18 	bl	8005e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800b868:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800b86c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b86e:	2302      	movs	r3, #2
 800b870:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b872:	2300      	movs	r3, #0
 800b874:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b876:	2303      	movs	r3, #3
 800b878:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b87a:	230b      	movs	r3, #11
 800b87c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b87e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b882:	4619      	mov	r1, r3
 800b884:	4807      	ldr	r0, [pc, #28]	@ (800b8a4 <HAL_ETH_MspInit+0x148>)
 800b886:	f7fa fb07 	bl	8005e98 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b88a:	bf00      	nop
 800b88c:	3738      	adds	r7, #56	@ 0x38
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	40028000 	.word	0x40028000
 800b898:	40023800 	.word	0x40023800
 800b89c:	40020800 	.word	0x40020800
 800b8a0:	40020000 	.word	0x40020000
 800b8a4:	40020400 	.word	0x40020400

0800b8a8 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b8ac:	4802      	ldr	r0, [pc, #8]	@ (800b8b8 <ETH_PHY_IO_Init+0x10>)
 800b8ae:	f7f9 fe75 	bl	800559c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b8b2:	2300      	movs	r3, #0
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	bd80      	pop	{r7, pc}
 800b8b8:	20006474 	.word	0x20006474

0800b8bc <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	af00      	add	r7, sp, #0
  return 0;
 800b8c0:	2300      	movs	r3, #0
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b084      	sub	sp, #16
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	68ba      	ldr	r2, [r7, #8]
 800b8dc:	68f9      	ldr	r1, [r7, #12]
 800b8de:	4807      	ldr	r0, [pc, #28]	@ (800b8fc <ETH_PHY_IO_ReadReg+0x30>)
 800b8e0:	f7f9 fcb6 	bl	8005250 <HAL_ETH_ReadPHYRegister>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d002      	beq.n	800b8f0 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b8ea:	f04f 33ff 	mov.w	r3, #4294967295
 800b8ee:	e000      	b.n	800b8f2 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3710      	adds	r7, #16
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}
 800b8fa:	bf00      	nop
 800b8fc:	20006474 	.word	0x20006474

0800b900 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b084      	sub	sp, #16
 800b904:	af00      	add	r7, sp, #0
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	60b9      	str	r1, [r7, #8]
 800b90a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	68ba      	ldr	r2, [r7, #8]
 800b910:	68f9      	ldr	r1, [r7, #12]
 800b912:	4807      	ldr	r0, [pc, #28]	@ (800b930 <ETH_PHY_IO_WriteReg+0x30>)
 800b914:	f7f9 fce7 	bl	80052e6 <HAL_ETH_WritePHYRegister>
 800b918:	4603      	mov	r3, r0
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d002      	beq.n	800b924 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b91e:	f04f 33ff 	mov.w	r3, #4294967295
 800b922:	e000      	b.n	800b926 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
 800b92e:	bf00      	nop
 800b930:	20006474 	.word	0x20006474

0800b934 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b938:	f7f7 ff00 	bl	800373c <HAL_GetTick>
 800b93c:	4603      	mov	r3, r0
}
 800b93e:	4618      	mov	r0, r3
 800b940:	bd80      	pop	{r7, pc}
	...

0800b944 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b0a0      	sub	sp, #128	@ 0x80
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b94c:	f107 0308 	add.w	r3, r7, #8
 800b950:	2264      	movs	r2, #100	@ 0x64
 800b952:	2100      	movs	r1, #0
 800b954:	4618      	mov	r0, r3
 800b956:	f012 fe97 	bl	801e688 <memset>
  int32_t PHYLinkState = 0;
 800b95a:	2300      	movs	r3, #0
 800b95c:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b95e:	2300      	movs	r3, #0
 800b960:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b962:	2300      	movs	r3, #0
 800b964:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b966:	2300      	movs	r3, #0
 800b968:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800b96e:	483a      	ldr	r0, [pc, #232]	@ (800ba58 <ethernet_link_thread+0x114>)
 800b970:	f7f7 fe26 	bl	80035c0 <DP83848_GetLinkState>
 800b974:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= DP83848_STATUS_LINK_DOWN))
 800b976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b978:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b97c:	089b      	lsrs	r3, r3, #2
 800b97e:	f003 0301 	and.w	r3, r3, #1
 800b982:	b2db      	uxtb	r3, r3
 800b984:	2b00      	cmp	r3, #0
 800b986:	d00c      	beq.n	800b9a2 <ethernet_link_thread+0x5e>
 800b988:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b98a:	2b01      	cmp	r3, #1
 800b98c:	dc09      	bgt.n	800b9a2 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b98e:	4833      	ldr	r0, [pc, #204]	@ (800ba5c <ethernet_link_thread+0x118>)
 800b990:	f7f9 f916 	bl	8004bc0 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b994:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b996:	f009 f8cf 	bl	8014b38 <netif_set_down>
    netif_set_link_down(netif);
 800b99a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b99c:	f009 f932 	bl	8014c04 <netif_set_link_down>
 800b9a0:	e055      	b.n	800ba4e <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > DP83848_STATUS_LINK_DOWN))
 800b9a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9a4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b9a8:	f003 0304 	and.w	r3, r3, #4
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d14e      	bne.n	800ba4e <ethernet_link_thread+0x10a>
 800b9b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9b2:	2b01      	cmp	r3, #1
 800b9b4:	dd4b      	ble.n	800ba4e <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800b9b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9b8:	3b02      	subs	r3, #2
 800b9ba:	2b03      	cmp	r3, #3
 800b9bc:	d82a      	bhi.n	800ba14 <ethernet_link_thread+0xd0>
 800b9be:	a201      	add	r2, pc, #4	@ (adr r2, 800b9c4 <ethernet_link_thread+0x80>)
 800b9c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9c4:	0800b9d5 	.word	0x0800b9d5
 800b9c8:	0800b9e7 	.word	0x0800b9e7
 800b9cc:	0800b9f7 	.word	0x0800b9f7
 800b9d0:	0800ba07 	.word	0x0800ba07
    {
    case DP83848_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b9d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b9d8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b9da:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b9de:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9e4:	e017      	b.n	800ba16 <ethernet_link_thread+0xd2>
    case DP83848_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b9ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b9ee:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9f4:	e00f      	b.n	800ba16 <ethernet_link_thread+0xd2>
    case DP83848_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b9f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b9fa:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ba00:	2301      	movs	r3, #1
 800ba02:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ba04:	e007      	b.n	800ba16 <ethernet_link_thread+0xd2>
    case DP83848_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800ba06:	2300      	movs	r3, #0
 800ba08:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ba0e:	2301      	movs	r3, #1
 800ba10:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ba12:	e000      	b.n	800ba16 <ethernet_link_thread+0xd2>
    default:
      break;
 800ba14:	bf00      	nop
    }

    if(linkchanged)
 800ba16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d018      	beq.n	800ba4e <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ba1c:	f107 0308 	add.w	r3, r7, #8
 800ba20:	4619      	mov	r1, r3
 800ba22:	480e      	ldr	r0, [pc, #56]	@ (800ba5c <ethernet_link_thread+0x118>)
 800ba24:	f7f9 fca8 	bl	8005378 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800ba28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ba2a:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800ba2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba2e:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800ba30:	f107 0308 	add.w	r3, r7, #8
 800ba34:	4619      	mov	r1, r3
 800ba36:	4809      	ldr	r0, [pc, #36]	@ (800ba5c <ethernet_link_thread+0x118>)
 800ba38:	f7f9 fd95 	bl	8005566 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800ba3c:	4807      	ldr	r0, [pc, #28]	@ (800ba5c <ethernet_link_thread+0x118>)
 800ba3e:	f7f9 f84f 	bl	8004ae0 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800ba42:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba44:	f009 f80c 	bl	8014a60 <netif_set_up>
      netif_set_link_up(netif);
 800ba48:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba4a:	f009 f8a7 	bl	8014b9c <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800ba4e:	2064      	movs	r0, #100	@ 0x64
 800ba50:	f003 fb8f 	bl	800f172 <osDelay>
  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800ba54:	e78b      	b.n	800b96e <ethernet_link_thread+0x2a>
 800ba56:	bf00      	nop
 800ba58:	2000655c 	.word	0x2000655c
 800ba5c:	20006474 	.word	0x20006474

0800ba60 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b086      	sub	sp, #24
 800ba64:	af02      	add	r7, sp, #8
 800ba66:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800ba68:	4812      	ldr	r0, [pc, #72]	@ (800bab4 <HAL_ETH_RxAllocateCallback+0x54>)
 800ba6a:	f008 fd6d 	bl	8014548 <memp_malloc_pool>
 800ba6e:	60f8      	str	r0, [r7, #12]
  if (p)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d014      	beq.n	800baa0 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f103 0220 	add.w	r2, r3, #32
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	4a0d      	ldr	r2, [pc, #52]	@ (800bab8 <HAL_ETH_RxAllocateCallback+0x58>)
 800ba84:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800ba8e:	9201      	str	r2, [sp, #4]
 800ba90:	9300      	str	r3, [sp, #0]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	2241      	movs	r2, #65	@ 0x41
 800ba96:	2100      	movs	r1, #0
 800ba98:	2000      	movs	r0, #0
 800ba9a:	f009 fad7 	bl	801504c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800ba9e:	e005      	b.n	800baac <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800baa0:	4b06      	ldr	r3, [pc, #24]	@ (800babc <HAL_ETH_RxAllocateCallback+0x5c>)
 800baa2:	2201      	movs	r2, #1
 800baa4:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2200      	movs	r2, #0
 800baaa:	601a      	str	r2, [r3, #0]
}
 800baac:	bf00      	nop
 800baae:	3710      	adds	r7, #16
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}
 800bab4:	08022694 	.word	0x08022694
 800bab8:	0800b70d 	.word	0x0800b70d
 800babc:	20006328 	.word	0x20006328

0800bac0 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800bac0:	b480      	push	{r7}
 800bac2:	b089      	sub	sp, #36	@ 0x24
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	60f8      	str	r0, [r7, #12]
 800bac8:	60b9      	str	r1, [r7, #8]
 800baca:	607a      	str	r2, [r7, #4]
 800bacc:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800bad6:	2300      	movs	r3, #0
 800bad8:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	3b20      	subs	r3, #32
 800bade:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800bae0:	69fb      	ldr	r3, [r7, #28]
 800bae2:	2200      	movs	r2, #0
 800bae4:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800bae6:	69fb      	ldr	r3, [r7, #28]
 800bae8:	2200      	movs	r2, #0
 800baea:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800baec:	69fb      	ldr	r3, [r7, #28]
 800baee:	887a      	ldrh	r2, [r7, #2]
 800baf0:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d103      	bne.n	800bb02 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800bafa:	69bb      	ldr	r3, [r7, #24]
 800bafc:	69fa      	ldr	r2, [r7, #28]
 800bafe:	601a      	str	r2, [r3, #0]
 800bb00:	e003      	b.n	800bb0a <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	69fa      	ldr	r2, [r7, #28]
 800bb08:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	69fa      	ldr	r2, [r7, #28]
 800bb0e:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	61fb      	str	r3, [r7, #28]
 800bb16:	e009      	b.n	800bb2c <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	891a      	ldrh	r2, [r3, #8]
 800bb1c:	887b      	ldrh	r3, [r7, #2]
 800bb1e:	4413      	add	r3, r2
 800bb20:	b29a      	uxth	r2, r3
 800bb22:	69fb      	ldr	r3, [r7, #28]
 800bb24:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	61fb      	str	r3, [r7, #28]
 800bb2c:	69fb      	ldr	r3, [r7, #28]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d1f2      	bne.n	800bb18 <HAL_ETH_RxLinkCallback+0x58>
  }

/* USER CODE END HAL ETH RxLinkCallback */
}
 800bb32:	bf00      	nop
 800bb34:	bf00      	nop
 800bb36:	3724      	adds	r7, #36	@ 0x24
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f009 fc39 	bl	80153c0 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800bb4e:	bf00      	nop
 800bb50:	3708      	adds	r7, #8
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
	...

0800bb58 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b084      	sub	sp, #16
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	4603      	mov	r3, r0
 800bb60:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bb62:	79fb      	ldrb	r3, [r7, #7]
 800bb64:	4a08      	ldr	r2, [pc, #32]	@ (800bb88 <disk_status+0x30>)
 800bb66:	009b      	lsls	r3, r3, #2
 800bb68:	4413      	add	r3, r2
 800bb6a:	685b      	ldr	r3, [r3, #4]
 800bb6c:	685b      	ldr	r3, [r3, #4]
 800bb6e:	79fa      	ldrb	r2, [r7, #7]
 800bb70:	4905      	ldr	r1, [pc, #20]	@ (800bb88 <disk_status+0x30>)
 800bb72:	440a      	add	r2, r1
 800bb74:	7a12      	ldrb	r2, [r2, #8]
 800bb76:	4610      	mov	r0, r2
 800bb78:	4798      	blx	r3
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bb7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3710      	adds	r7, #16
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}
 800bb88:	200065a4 	.word	0x200065a4

0800bb8c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b084      	sub	sp, #16
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	4603      	mov	r3, r0
 800bb94:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bb96:	2300      	movs	r3, #0
 800bb98:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bb9a:	79fb      	ldrb	r3, [r7, #7]
 800bb9c:	4a0e      	ldr	r2, [pc, #56]	@ (800bbd8 <disk_initialize+0x4c>)
 800bb9e:	5cd3      	ldrb	r3, [r2, r3]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d114      	bne.n	800bbce <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bba4:	79fb      	ldrb	r3, [r7, #7]
 800bba6:	4a0c      	ldr	r2, [pc, #48]	@ (800bbd8 <disk_initialize+0x4c>)
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	4413      	add	r3, r2
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	79fa      	ldrb	r2, [r7, #7]
 800bbb2:	4909      	ldr	r1, [pc, #36]	@ (800bbd8 <disk_initialize+0x4c>)
 800bbb4:	440a      	add	r2, r1
 800bbb6:	7a12      	ldrb	r2, [r2, #8]
 800bbb8:	4610      	mov	r0, r2
 800bbba:	4798      	blx	r3
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800bbc0:	7bfb      	ldrb	r3, [r7, #15]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d103      	bne.n	800bbce <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800bbc6:	79fb      	ldrb	r3, [r7, #7]
 800bbc8:	4a03      	ldr	r2, [pc, #12]	@ (800bbd8 <disk_initialize+0x4c>)
 800bbca:	2101      	movs	r1, #1
 800bbcc:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800bbce:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3710      	adds	r7, #16
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}
 800bbd8:	200065a4 	.word	0x200065a4

0800bbdc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bbdc:	b590      	push	{r4, r7, lr}
 800bbde:	b087      	sub	sp, #28
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	60b9      	str	r1, [r7, #8]
 800bbe4:	607a      	str	r2, [r7, #4]
 800bbe6:	603b      	str	r3, [r7, #0]
 800bbe8:	4603      	mov	r3, r0
 800bbea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bbec:	7bfb      	ldrb	r3, [r7, #15]
 800bbee:	4a0a      	ldr	r2, [pc, #40]	@ (800bc18 <disk_read+0x3c>)
 800bbf0:	009b      	lsls	r3, r3, #2
 800bbf2:	4413      	add	r3, r2
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	689c      	ldr	r4, [r3, #8]
 800bbf8:	7bfb      	ldrb	r3, [r7, #15]
 800bbfa:	4a07      	ldr	r2, [pc, #28]	@ (800bc18 <disk_read+0x3c>)
 800bbfc:	4413      	add	r3, r2
 800bbfe:	7a18      	ldrb	r0, [r3, #8]
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	687a      	ldr	r2, [r7, #4]
 800bc04:	68b9      	ldr	r1, [r7, #8]
 800bc06:	47a0      	blx	r4
 800bc08:	4603      	mov	r3, r0
 800bc0a:	75fb      	strb	r3, [r7, #23]
  return res;
 800bc0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	371c      	adds	r7, #28
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd90      	pop	{r4, r7, pc}
 800bc16:	bf00      	nop
 800bc18:	200065a4 	.word	0x200065a4

0800bc1c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bc1c:	b590      	push	{r4, r7, lr}
 800bc1e:	b087      	sub	sp, #28
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	60b9      	str	r1, [r7, #8]
 800bc24:	607a      	str	r2, [r7, #4]
 800bc26:	603b      	str	r3, [r7, #0]
 800bc28:	4603      	mov	r3, r0
 800bc2a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bc2c:	7bfb      	ldrb	r3, [r7, #15]
 800bc2e:	4a0a      	ldr	r2, [pc, #40]	@ (800bc58 <disk_write+0x3c>)
 800bc30:	009b      	lsls	r3, r3, #2
 800bc32:	4413      	add	r3, r2
 800bc34:	685b      	ldr	r3, [r3, #4]
 800bc36:	68dc      	ldr	r4, [r3, #12]
 800bc38:	7bfb      	ldrb	r3, [r7, #15]
 800bc3a:	4a07      	ldr	r2, [pc, #28]	@ (800bc58 <disk_write+0x3c>)
 800bc3c:	4413      	add	r3, r2
 800bc3e:	7a18      	ldrb	r0, [r3, #8]
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	68b9      	ldr	r1, [r7, #8]
 800bc46:	47a0      	blx	r4
 800bc48:	4603      	mov	r3, r0
 800bc4a:	75fb      	strb	r3, [r7, #23]
  return res;
 800bc4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	371c      	adds	r7, #28
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd90      	pop	{r4, r7, pc}
 800bc56:	bf00      	nop
 800bc58:	200065a4 	.word	0x200065a4

0800bc5c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bc5c:	b480      	push	{r7}
 800bc5e:	b085      	sub	sp, #20
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	3301      	adds	r3, #1
 800bc68:	781b      	ldrb	r3, [r3, #0]
 800bc6a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bc6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800bc70:	021b      	lsls	r3, r3, #8
 800bc72:	b21a      	sxth	r2, r3
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	b21b      	sxth	r3, r3
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	b21b      	sxth	r3, r3
 800bc7e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bc80:	89fb      	ldrh	r3, [r7, #14]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3714      	adds	r7, #20
 800bc86:	46bd      	mov	sp, r7
 800bc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8c:	4770      	bx	lr

0800bc8e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bc8e:	b480      	push	{r7}
 800bc90:	b085      	sub	sp, #20
 800bc92:	af00      	add	r7, sp, #0
 800bc94:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	3303      	adds	r3, #3
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	021b      	lsls	r3, r3, #8
 800bca2:	687a      	ldr	r2, [r7, #4]
 800bca4:	3202      	adds	r2, #2
 800bca6:	7812      	ldrb	r2, [r2, #0]
 800bca8:	4313      	orrs	r3, r2
 800bcaa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	021b      	lsls	r3, r3, #8
 800bcb0:	687a      	ldr	r2, [r7, #4]
 800bcb2:	3201      	adds	r2, #1
 800bcb4:	7812      	ldrb	r2, [r2, #0]
 800bcb6:	4313      	orrs	r3, r2
 800bcb8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	021b      	lsls	r3, r3, #8
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	7812      	ldrb	r2, [r2, #0]
 800bcc2:	4313      	orrs	r3, r2
 800bcc4:	60fb      	str	r3, [r7, #12]
	return rv;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3714      	adds	r7, #20
 800bccc:	46bd      	mov	sp, r7
 800bcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd2:	4770      	bx	lr

0800bcd4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bcd4:	b480      	push	{r7}
 800bcd6:	b083      	sub	sp, #12
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
 800bcdc:	460b      	mov	r3, r1
 800bcde:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	1c5a      	adds	r2, r3, #1
 800bce4:	607a      	str	r2, [r7, #4]
 800bce6:	887a      	ldrh	r2, [r7, #2]
 800bce8:	b2d2      	uxtb	r2, r2
 800bcea:	701a      	strb	r2, [r3, #0]
 800bcec:	887b      	ldrh	r3, [r7, #2]
 800bcee:	0a1b      	lsrs	r3, r3, #8
 800bcf0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	1c5a      	adds	r2, r3, #1
 800bcf6:	607a      	str	r2, [r7, #4]
 800bcf8:	887a      	ldrh	r2, [r7, #2]
 800bcfa:	b2d2      	uxtb	r2, r2
 800bcfc:	701a      	strb	r2, [r3, #0]
}
 800bcfe:	bf00      	nop
 800bd00:	370c      	adds	r7, #12
 800bd02:	46bd      	mov	sp, r7
 800bd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd08:	4770      	bx	lr

0800bd0a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bd0a:	b480      	push	{r7}
 800bd0c:	b083      	sub	sp, #12
 800bd0e:	af00      	add	r7, sp, #0
 800bd10:	6078      	str	r0, [r7, #4]
 800bd12:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	1c5a      	adds	r2, r3, #1
 800bd18:	607a      	str	r2, [r7, #4]
 800bd1a:	683a      	ldr	r2, [r7, #0]
 800bd1c:	b2d2      	uxtb	r2, r2
 800bd1e:	701a      	strb	r2, [r3, #0]
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	0a1b      	lsrs	r3, r3, #8
 800bd24:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	1c5a      	adds	r2, r3, #1
 800bd2a:	607a      	str	r2, [r7, #4]
 800bd2c:	683a      	ldr	r2, [r7, #0]
 800bd2e:	b2d2      	uxtb	r2, r2
 800bd30:	701a      	strb	r2, [r3, #0]
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	0a1b      	lsrs	r3, r3, #8
 800bd36:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	1c5a      	adds	r2, r3, #1
 800bd3c:	607a      	str	r2, [r7, #4]
 800bd3e:	683a      	ldr	r2, [r7, #0]
 800bd40:	b2d2      	uxtb	r2, r2
 800bd42:	701a      	strb	r2, [r3, #0]
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	0a1b      	lsrs	r3, r3, #8
 800bd48:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	1c5a      	adds	r2, r3, #1
 800bd4e:	607a      	str	r2, [r7, #4]
 800bd50:	683a      	ldr	r2, [r7, #0]
 800bd52:	b2d2      	uxtb	r2, r2
 800bd54:	701a      	strb	r2, [r3, #0]
}
 800bd56:	bf00      	nop
 800bd58:	370c      	adds	r7, #12
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr

0800bd62 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bd62:	b480      	push	{r7}
 800bd64:	b087      	sub	sp, #28
 800bd66:	af00      	add	r7, sp, #0
 800bd68:	60f8      	str	r0, [r7, #12]
 800bd6a:	60b9      	str	r1, [r7, #8]
 800bd6c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d00d      	beq.n	800bd98 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bd7c:	693a      	ldr	r2, [r7, #16]
 800bd7e:	1c53      	adds	r3, r2, #1
 800bd80:	613b      	str	r3, [r7, #16]
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	1c59      	adds	r1, r3, #1
 800bd86:	6179      	str	r1, [r7, #20]
 800bd88:	7812      	ldrb	r2, [r2, #0]
 800bd8a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	3b01      	subs	r3, #1
 800bd90:	607b      	str	r3, [r7, #4]
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d1f1      	bne.n	800bd7c <mem_cpy+0x1a>
	}
}
 800bd98:	bf00      	nop
 800bd9a:	371c      	adds	r7, #28
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda2:	4770      	bx	lr

0800bda4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bda4:	b480      	push	{r7}
 800bda6:	b087      	sub	sp, #28
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	60f8      	str	r0, [r7, #12]
 800bdac:	60b9      	str	r1, [r7, #8]
 800bdae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bdb4:	697b      	ldr	r3, [r7, #20]
 800bdb6:	1c5a      	adds	r2, r3, #1
 800bdb8:	617a      	str	r2, [r7, #20]
 800bdba:	68ba      	ldr	r2, [r7, #8]
 800bdbc:	b2d2      	uxtb	r2, r2
 800bdbe:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	3b01      	subs	r3, #1
 800bdc4:	607b      	str	r3, [r7, #4]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d1f3      	bne.n	800bdb4 <mem_set+0x10>
}
 800bdcc:	bf00      	nop
 800bdce:	bf00      	nop
 800bdd0:	371c      	adds	r7, #28
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr

0800bdda <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bdda:	b480      	push	{r7}
 800bddc:	b089      	sub	sp, #36	@ 0x24
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	60f8      	str	r0, [r7, #12]
 800bde2:	60b9      	str	r1, [r7, #8]
 800bde4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	61fb      	str	r3, [r7, #28]
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	1c5a      	adds	r2, r3, #1
 800bdf6:	61fa      	str	r2, [r7, #28]
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	4619      	mov	r1, r3
 800bdfc:	69bb      	ldr	r3, [r7, #24]
 800bdfe:	1c5a      	adds	r2, r3, #1
 800be00:	61ba      	str	r2, [r7, #24]
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	1acb      	subs	r3, r1, r3
 800be06:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	3b01      	subs	r3, #1
 800be0c:	607b      	str	r3, [r7, #4]
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d002      	beq.n	800be1a <mem_cmp+0x40>
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d0eb      	beq.n	800bdf2 <mem_cmp+0x18>

	return r;
 800be1a:	697b      	ldr	r3, [r7, #20]
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3724      	adds	r7, #36	@ 0x24
 800be20:	46bd      	mov	sp, r7
 800be22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be26:	4770      	bx	lr

0800be28 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800be28:	b480      	push	{r7}
 800be2a:	b083      	sub	sp, #12
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
 800be30:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800be32:	e002      	b.n	800be3a <chk_chr+0x12>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	3301      	adds	r3, #1
 800be38:	607b      	str	r3, [r7, #4]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d005      	beq.n	800be4e <chk_chr+0x26>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	781b      	ldrb	r3, [r3, #0]
 800be46:	461a      	mov	r2, r3
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d1f2      	bne.n	800be34 <chk_chr+0xc>
	return *str;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	781b      	ldrb	r3, [r3, #0]
}
 800be52:	4618      	mov	r0, r3
 800be54:	370c      	adds	r7, #12
 800be56:	46bd      	mov	sp, r7
 800be58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5c:	4770      	bx	lr

0800be5e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800be5e:	b580      	push	{r7, lr}
 800be60:	b082      	sub	sp, #8
 800be62:	af00      	add	r7, sp, #0
 800be64:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d009      	beq.n	800be80 <lock_fs+0x22>
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	691b      	ldr	r3, [r3, #16]
 800be70:	4618      	mov	r0, r3
 800be72:	f002 ff36 	bl	800ece2 <ff_req_grant>
 800be76:	4603      	mov	r3, r0
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d001      	beq.n	800be80 <lock_fs+0x22>
 800be7c:	2301      	movs	r3, #1
 800be7e:	e000      	b.n	800be82 <lock_fs+0x24>
 800be80:	2300      	movs	r3, #0
}
 800be82:	4618      	mov	r0, r3
 800be84:	3708      	adds	r7, #8
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}

0800be8a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800be8a:	b580      	push	{r7, lr}
 800be8c:	b082      	sub	sp, #8
 800be8e:	af00      	add	r7, sp, #0
 800be90:	6078      	str	r0, [r7, #4]
 800be92:	460b      	mov	r3, r1
 800be94:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d00d      	beq.n	800beb8 <unlock_fs+0x2e>
 800be9c:	78fb      	ldrb	r3, [r7, #3]
 800be9e:	2b0c      	cmp	r3, #12
 800bea0:	d00a      	beq.n	800beb8 <unlock_fs+0x2e>
 800bea2:	78fb      	ldrb	r3, [r7, #3]
 800bea4:	2b0b      	cmp	r3, #11
 800bea6:	d007      	beq.n	800beb8 <unlock_fs+0x2e>
 800bea8:	78fb      	ldrb	r3, [r7, #3]
 800beaa:	2b0f      	cmp	r3, #15
 800beac:	d004      	beq.n	800beb8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	691b      	ldr	r3, [r3, #16]
 800beb2:	4618      	mov	r0, r3
 800beb4:	f002 ff2a 	bl	800ed0c <ff_rel_grant>
	}
}
 800beb8:	bf00      	nop
 800beba:	3708      	adds	r7, #8
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}

0800bec0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b085      	sub	sp, #20
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800beca:	2300      	movs	r3, #0
 800becc:	60bb      	str	r3, [r7, #8]
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	60fb      	str	r3, [r7, #12]
 800bed2:	e029      	b.n	800bf28 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bed4:	4a27      	ldr	r2, [pc, #156]	@ (800bf74 <chk_lock+0xb4>)
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	011b      	lsls	r3, r3, #4
 800beda:	4413      	add	r3, r2
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d01d      	beq.n	800bf1e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bee2:	4a24      	ldr	r2, [pc, #144]	@ (800bf74 <chk_lock+0xb4>)
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	011b      	lsls	r3, r3, #4
 800bee8:	4413      	add	r3, r2
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d116      	bne.n	800bf22 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bef4:	4a1f      	ldr	r2, [pc, #124]	@ (800bf74 <chk_lock+0xb4>)
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	011b      	lsls	r3, r3, #4
 800befa:	4413      	add	r3, r2
 800befc:	3304      	adds	r3, #4
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bf04:	429a      	cmp	r2, r3
 800bf06:	d10c      	bne.n	800bf22 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bf08:	4a1a      	ldr	r2, [pc, #104]	@ (800bf74 <chk_lock+0xb4>)
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	011b      	lsls	r3, r3, #4
 800bf0e:	4413      	add	r3, r2
 800bf10:	3308      	adds	r3, #8
 800bf12:	681a      	ldr	r2, [r3, #0]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bf18:	429a      	cmp	r2, r3
 800bf1a:	d102      	bne.n	800bf22 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bf1c:	e007      	b.n	800bf2e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	3301      	adds	r3, #1
 800bf26:	60fb      	str	r3, [r7, #12]
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2b01      	cmp	r3, #1
 800bf2c:	d9d2      	bls.n	800bed4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	2b02      	cmp	r3, #2
 800bf32:	d109      	bne.n	800bf48 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d102      	bne.n	800bf40 <chk_lock+0x80>
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	d101      	bne.n	800bf44 <chk_lock+0x84>
 800bf40:	2300      	movs	r3, #0
 800bf42:	e010      	b.n	800bf66 <chk_lock+0xa6>
 800bf44:	2312      	movs	r3, #18
 800bf46:	e00e      	b.n	800bf66 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d108      	bne.n	800bf60 <chk_lock+0xa0>
 800bf4e:	4a09      	ldr	r2, [pc, #36]	@ (800bf74 <chk_lock+0xb4>)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	011b      	lsls	r3, r3, #4
 800bf54:	4413      	add	r3, r2
 800bf56:	330c      	adds	r3, #12
 800bf58:	881b      	ldrh	r3, [r3, #0]
 800bf5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf5e:	d101      	bne.n	800bf64 <chk_lock+0xa4>
 800bf60:	2310      	movs	r3, #16
 800bf62:	e000      	b.n	800bf66 <chk_lock+0xa6>
 800bf64:	2300      	movs	r3, #0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3714      	adds	r7, #20
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf70:	4770      	bx	lr
 800bf72:	bf00      	nop
 800bf74:	20006584 	.word	0x20006584

0800bf78 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bf78:	b480      	push	{r7}
 800bf7a:	b083      	sub	sp, #12
 800bf7c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bf7e:	2300      	movs	r3, #0
 800bf80:	607b      	str	r3, [r7, #4]
 800bf82:	e002      	b.n	800bf8a <enq_lock+0x12>
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	3301      	adds	r3, #1
 800bf88:	607b      	str	r3, [r7, #4]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2b01      	cmp	r3, #1
 800bf8e:	d806      	bhi.n	800bf9e <enq_lock+0x26>
 800bf90:	4a09      	ldr	r2, [pc, #36]	@ (800bfb8 <enq_lock+0x40>)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	011b      	lsls	r3, r3, #4
 800bf96:	4413      	add	r3, r2
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d1f2      	bne.n	800bf84 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2b02      	cmp	r3, #2
 800bfa2:	bf14      	ite	ne
 800bfa4:	2301      	movne	r3, #1
 800bfa6:	2300      	moveq	r3, #0
 800bfa8:	b2db      	uxtb	r3, r3
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	370c      	adds	r7, #12
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb4:	4770      	bx	lr
 800bfb6:	bf00      	nop
 800bfb8:	20006584 	.word	0x20006584

0800bfbc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b085      	sub	sp, #20
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	60fb      	str	r3, [r7, #12]
 800bfca:	e01f      	b.n	800c00c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bfcc:	4a41      	ldr	r2, [pc, #260]	@ (800c0d4 <inc_lock+0x118>)
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	011b      	lsls	r3, r3, #4
 800bfd2:	4413      	add	r3, r2
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	429a      	cmp	r2, r3
 800bfdc:	d113      	bne.n	800c006 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bfde:	4a3d      	ldr	r2, [pc, #244]	@ (800c0d4 <inc_lock+0x118>)
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	011b      	lsls	r3, r3, #4
 800bfe4:	4413      	add	r3, r2
 800bfe6:	3304      	adds	r3, #4
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d109      	bne.n	800c006 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bff2:	4a38      	ldr	r2, [pc, #224]	@ (800c0d4 <inc_lock+0x118>)
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	011b      	lsls	r3, r3, #4
 800bff8:	4413      	add	r3, r2
 800bffa:	3308      	adds	r3, #8
 800bffc:	681a      	ldr	r2, [r3, #0]
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c002:	429a      	cmp	r2, r3
 800c004:	d006      	beq.n	800c014 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	3301      	adds	r3, #1
 800c00a:	60fb      	str	r3, [r7, #12]
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d9dc      	bls.n	800bfcc <inc_lock+0x10>
 800c012:	e000      	b.n	800c016 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c014:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	2b02      	cmp	r3, #2
 800c01a:	d132      	bne.n	800c082 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c01c:	2300      	movs	r3, #0
 800c01e:	60fb      	str	r3, [r7, #12]
 800c020:	e002      	b.n	800c028 <inc_lock+0x6c>
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	3301      	adds	r3, #1
 800c026:	60fb      	str	r3, [r7, #12]
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2b01      	cmp	r3, #1
 800c02c:	d806      	bhi.n	800c03c <inc_lock+0x80>
 800c02e:	4a29      	ldr	r2, [pc, #164]	@ (800c0d4 <inc_lock+0x118>)
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	011b      	lsls	r3, r3, #4
 800c034:	4413      	add	r3, r2
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d1f2      	bne.n	800c022 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	2b02      	cmp	r3, #2
 800c040:	d101      	bne.n	800c046 <inc_lock+0x8a>
 800c042:	2300      	movs	r3, #0
 800c044:	e040      	b.n	800c0c8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681a      	ldr	r2, [r3, #0]
 800c04a:	4922      	ldr	r1, [pc, #136]	@ (800c0d4 <inc_lock+0x118>)
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	011b      	lsls	r3, r3, #4
 800c050:	440b      	add	r3, r1
 800c052:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	689a      	ldr	r2, [r3, #8]
 800c058:	491e      	ldr	r1, [pc, #120]	@ (800c0d4 <inc_lock+0x118>)
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	011b      	lsls	r3, r3, #4
 800c05e:	440b      	add	r3, r1
 800c060:	3304      	adds	r3, #4
 800c062:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	695a      	ldr	r2, [r3, #20]
 800c068:	491a      	ldr	r1, [pc, #104]	@ (800c0d4 <inc_lock+0x118>)
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	011b      	lsls	r3, r3, #4
 800c06e:	440b      	add	r3, r1
 800c070:	3308      	adds	r3, #8
 800c072:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c074:	4a17      	ldr	r2, [pc, #92]	@ (800c0d4 <inc_lock+0x118>)
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	011b      	lsls	r3, r3, #4
 800c07a:	4413      	add	r3, r2
 800c07c:	330c      	adds	r3, #12
 800c07e:	2200      	movs	r2, #0
 800c080:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d009      	beq.n	800c09c <inc_lock+0xe0>
 800c088:	4a12      	ldr	r2, [pc, #72]	@ (800c0d4 <inc_lock+0x118>)
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	011b      	lsls	r3, r3, #4
 800c08e:	4413      	add	r3, r2
 800c090:	330c      	adds	r3, #12
 800c092:	881b      	ldrh	r3, [r3, #0]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d001      	beq.n	800c09c <inc_lock+0xe0>
 800c098:	2300      	movs	r3, #0
 800c09a:	e015      	b.n	800c0c8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d108      	bne.n	800c0b4 <inc_lock+0xf8>
 800c0a2:	4a0c      	ldr	r2, [pc, #48]	@ (800c0d4 <inc_lock+0x118>)
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	011b      	lsls	r3, r3, #4
 800c0a8:	4413      	add	r3, r2
 800c0aa:	330c      	adds	r3, #12
 800c0ac:	881b      	ldrh	r3, [r3, #0]
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	b29a      	uxth	r2, r3
 800c0b2:	e001      	b.n	800c0b8 <inc_lock+0xfc>
 800c0b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c0b8:	4906      	ldr	r1, [pc, #24]	@ (800c0d4 <inc_lock+0x118>)
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	011b      	lsls	r3, r3, #4
 800c0be:	440b      	add	r3, r1
 800c0c0:	330c      	adds	r3, #12
 800c0c2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	3301      	adds	r3, #1
}
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	3714      	adds	r7, #20
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d2:	4770      	bx	lr
 800c0d4:	20006584 	.word	0x20006584

0800c0d8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b085      	sub	sp, #20
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	60fb      	str	r3, [r7, #12]
 800c0e4:	e010      	b.n	800c108 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c0e6:	4a0d      	ldr	r2, [pc, #52]	@ (800c11c <clear_lock+0x44>)
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	011b      	lsls	r3, r3, #4
 800c0ec:	4413      	add	r3, r2
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	687a      	ldr	r2, [r7, #4]
 800c0f2:	429a      	cmp	r2, r3
 800c0f4:	d105      	bne.n	800c102 <clear_lock+0x2a>
 800c0f6:	4a09      	ldr	r2, [pc, #36]	@ (800c11c <clear_lock+0x44>)
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	011b      	lsls	r3, r3, #4
 800c0fc:	4413      	add	r3, r2
 800c0fe:	2200      	movs	r2, #0
 800c100:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	3301      	adds	r3, #1
 800c106:	60fb      	str	r3, [r7, #12]
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2b01      	cmp	r3, #1
 800c10c:	d9eb      	bls.n	800c0e6 <clear_lock+0xe>
	}
}
 800c10e:	bf00      	nop
 800c110:	bf00      	nop
 800c112:	3714      	adds	r7, #20
 800c114:	46bd      	mov	sp, r7
 800c116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11a:	4770      	bx	lr
 800c11c:	20006584 	.word	0x20006584

0800c120 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b086      	sub	sp, #24
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c128:	2300      	movs	r3, #0
 800c12a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	78db      	ldrb	r3, [r3, #3]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d034      	beq.n	800c19e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c138:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	7858      	ldrb	r0, [r3, #1]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c144:	2301      	movs	r3, #1
 800c146:	697a      	ldr	r2, [r7, #20]
 800c148:	f7ff fd68 	bl	800bc1c <disk_write>
 800c14c:	4603      	mov	r3, r0
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d002      	beq.n	800c158 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c152:	2301      	movs	r3, #1
 800c154:	73fb      	strb	r3, [r7, #15]
 800c156:	e022      	b.n	800c19e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2200      	movs	r2, #0
 800c15c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c162:	697a      	ldr	r2, [r7, #20]
 800c164:	1ad2      	subs	r2, r2, r3
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6a1b      	ldr	r3, [r3, #32]
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d217      	bcs.n	800c19e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	789b      	ldrb	r3, [r3, #2]
 800c172:	613b      	str	r3, [r7, #16]
 800c174:	e010      	b.n	800c198 <sync_window+0x78>
					wsect += fs->fsize;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6a1b      	ldr	r3, [r3, #32]
 800c17a:	697a      	ldr	r2, [r7, #20]
 800c17c:	4413      	add	r3, r2
 800c17e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	7858      	ldrb	r0, [r3, #1]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c18a:	2301      	movs	r3, #1
 800c18c:	697a      	ldr	r2, [r7, #20]
 800c18e:	f7ff fd45 	bl	800bc1c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	3b01      	subs	r3, #1
 800c196:	613b      	str	r3, [r7, #16]
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	2b01      	cmp	r3, #1
 800c19c:	d8eb      	bhi.n	800c176 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c19e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3718      	adds	r7, #24
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b084      	sub	sp, #16
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
 800c1b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1ba:	683a      	ldr	r2, [r7, #0]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d01b      	beq.n	800c1f8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f7ff ffad 	bl	800c120 <sync_window>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c1ca:	7bfb      	ldrb	r3, [r7, #15]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d113      	bne.n	800c1f8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	7858      	ldrb	r0, [r3, #1]
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c1da:	2301      	movs	r3, #1
 800c1dc:	683a      	ldr	r2, [r7, #0]
 800c1de:	f7ff fcfd 	bl	800bbdc <disk_read>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d004      	beq.n	800c1f2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c1e8:	f04f 33ff 	mov.w	r3, #4294967295
 800c1ec:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	683a      	ldr	r2, [r7, #0]
 800c1f6:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800c1f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3710      	adds	r7, #16
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}

0800c202 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c202:	b480      	push	{r7}
 800c204:	b083      	sub	sp, #12
 800c206:	af00      	add	r7, sp, #0
 800c208:	6078      	str	r0, [r7, #4]
 800c20a:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	3b02      	subs	r3, #2
 800c210:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	69db      	ldr	r3, [r3, #28]
 800c216:	3b02      	subs	r3, #2
 800c218:	683a      	ldr	r2, [r7, #0]
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d301      	bcc.n	800c222 <clust2sect+0x20>
 800c21e:	2300      	movs	r3, #0
 800c220:	e008      	b.n	800c234 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	895b      	ldrh	r3, [r3, #10]
 800c226:	461a      	mov	r2, r3
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	fb03 f202 	mul.w	r2, r3, r2
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c232:	4413      	add	r3, r2
}
 800c234:	4618      	mov	r0, r3
 800c236:	370c      	adds	r7, #12
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr

0800c240 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b086      	sub	sp, #24
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	2b01      	cmp	r3, #1
 800c254:	d904      	bls.n	800c260 <get_fat+0x20>
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	69db      	ldr	r3, [r3, #28]
 800c25a:	683a      	ldr	r2, [r7, #0]
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d302      	bcc.n	800c266 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c260:	2301      	movs	r3, #1
 800c262:	617b      	str	r3, [r7, #20]
 800c264:	e08e      	b.n	800c384 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c266:	f04f 33ff 	mov.w	r3, #4294967295
 800c26a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	781b      	ldrb	r3, [r3, #0]
 800c270:	2b03      	cmp	r3, #3
 800c272:	d061      	beq.n	800c338 <get_fat+0xf8>
 800c274:	2b03      	cmp	r3, #3
 800c276:	dc7b      	bgt.n	800c370 <get_fat+0x130>
 800c278:	2b01      	cmp	r3, #1
 800c27a:	d002      	beq.n	800c282 <get_fat+0x42>
 800c27c:	2b02      	cmp	r3, #2
 800c27e:	d041      	beq.n	800c304 <get_fat+0xc4>
 800c280:	e076      	b.n	800c370 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	60fb      	str	r3, [r7, #12]
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	085b      	lsrs	r3, r3, #1
 800c28a:	68fa      	ldr	r2, [r7, #12]
 800c28c:	4413      	add	r3, r2
 800c28e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	0a5b      	lsrs	r3, r3, #9
 800c298:	4413      	add	r3, r2
 800c29a:	4619      	mov	r1, r3
 800c29c:	6938      	ldr	r0, [r7, #16]
 800c29e:	f7ff ff83 	bl	800c1a8 <move_window>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d166      	bne.n	800c376 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	1c5a      	adds	r2, r3, #1
 800c2ac:	60fa      	str	r2, [r7, #12]
 800c2ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2b2:	693a      	ldr	r2, [r7, #16]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c2ba:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	0a5b      	lsrs	r3, r3, #9
 800c2c4:	4413      	add	r3, r2
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	6938      	ldr	r0, [r7, #16]
 800c2ca:	f7ff ff6d 	bl	800c1a8 <move_window>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d152      	bne.n	800c37a <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2da:	693a      	ldr	r2, [r7, #16]
 800c2dc:	4413      	add	r3, r2
 800c2de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c2e2:	021b      	lsls	r3, r3, #8
 800c2e4:	68ba      	ldr	r2, [r7, #8]
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	f003 0301 	and.w	r3, r3, #1
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d002      	beq.n	800c2fa <get_fat+0xba>
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	091b      	lsrs	r3, r3, #4
 800c2f8:	e002      	b.n	800c300 <get_fat+0xc0>
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c300:	617b      	str	r3, [r7, #20]
			break;
 800c302:	e03f      	b.n	800c384 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	0a1b      	lsrs	r3, r3, #8
 800c30c:	4413      	add	r3, r2
 800c30e:	4619      	mov	r1, r3
 800c310:	6938      	ldr	r0, [r7, #16]
 800c312:	f7ff ff49 	bl	800c1a8 <move_window>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d130      	bne.n	800c37e <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	005b      	lsls	r3, r3, #1
 800c326:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c32a:	4413      	add	r3, r2
 800c32c:	4618      	mov	r0, r3
 800c32e:	f7ff fc95 	bl	800bc5c <ld_word>
 800c332:	4603      	mov	r3, r0
 800c334:	617b      	str	r3, [r7, #20]
			break;
 800c336:	e025      	b.n	800c384 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c338:	693b      	ldr	r3, [r7, #16]
 800c33a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	09db      	lsrs	r3, r3, #7
 800c340:	4413      	add	r3, r2
 800c342:	4619      	mov	r1, r3
 800c344:	6938      	ldr	r0, [r7, #16]
 800c346:	f7ff ff2f 	bl	800c1a8 <move_window>
 800c34a:	4603      	mov	r3, r0
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d118      	bne.n	800c382 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	009b      	lsls	r3, r3, #2
 800c35a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c35e:	4413      	add	r3, r2
 800c360:	4618      	mov	r0, r3
 800c362:	f7ff fc94 	bl	800bc8e <ld_dword>
 800c366:	4603      	mov	r3, r0
 800c368:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c36c:	617b      	str	r3, [r7, #20]
			break;
 800c36e:	e009      	b.n	800c384 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c370:	2301      	movs	r3, #1
 800c372:	617b      	str	r3, [r7, #20]
 800c374:	e006      	b.n	800c384 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c376:	bf00      	nop
 800c378:	e004      	b.n	800c384 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c37a:	bf00      	nop
 800c37c:	e002      	b.n	800c384 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c37e:	bf00      	nop
 800c380:	e000      	b.n	800c384 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c382:	bf00      	nop
		}
	}

	return val;
 800c384:	697b      	ldr	r3, [r7, #20]
}
 800c386:	4618      	mov	r0, r3
 800c388:	3718      	adds	r7, #24
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}

0800c38e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c38e:	b590      	push	{r4, r7, lr}
 800c390:	b089      	sub	sp, #36	@ 0x24
 800c392:	af00      	add	r7, sp, #0
 800c394:	60f8      	str	r0, [r7, #12]
 800c396:	60b9      	str	r1, [r7, #8]
 800c398:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c39a:	2302      	movs	r3, #2
 800c39c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	2b01      	cmp	r3, #1
 800c3a2:	f240 80d9 	bls.w	800c558 <put_fat+0x1ca>
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	69db      	ldr	r3, [r3, #28]
 800c3aa:	68ba      	ldr	r2, [r7, #8]
 800c3ac:	429a      	cmp	r2, r3
 800c3ae:	f080 80d3 	bcs.w	800c558 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	2b03      	cmp	r3, #3
 800c3b8:	f000 8096 	beq.w	800c4e8 <put_fat+0x15a>
 800c3bc:	2b03      	cmp	r3, #3
 800c3be:	f300 80cb 	bgt.w	800c558 <put_fat+0x1ca>
 800c3c2:	2b01      	cmp	r3, #1
 800c3c4:	d002      	beq.n	800c3cc <put_fat+0x3e>
 800c3c6:	2b02      	cmp	r3, #2
 800c3c8:	d06e      	beq.n	800c4a8 <put_fat+0x11a>
 800c3ca:	e0c5      	b.n	800c558 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	61bb      	str	r3, [r7, #24]
 800c3d0:	69bb      	ldr	r3, [r7, #24]
 800c3d2:	085b      	lsrs	r3, r3, #1
 800c3d4:	69ba      	ldr	r2, [r7, #24]
 800c3d6:	4413      	add	r3, r2
 800c3d8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c3de:	69bb      	ldr	r3, [r7, #24]
 800c3e0:	0a5b      	lsrs	r3, r3, #9
 800c3e2:	4413      	add	r3, r2
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f7ff fede 	bl	800c1a8 <move_window>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c3f0:	7ffb      	ldrb	r3, [r7, #31]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	f040 80a9 	bne.w	800c54a <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c3fe:	69bb      	ldr	r3, [r7, #24]
 800c400:	1c59      	adds	r1, r3, #1
 800c402:	61b9      	str	r1, [r7, #24]
 800c404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c408:	4413      	add	r3, r2
 800c40a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	f003 0301 	and.w	r3, r3, #1
 800c412:	2b00      	cmp	r3, #0
 800c414:	d00d      	beq.n	800c432 <put_fat+0xa4>
 800c416:	697b      	ldr	r3, [r7, #20]
 800c418:	781b      	ldrb	r3, [r3, #0]
 800c41a:	b25b      	sxtb	r3, r3
 800c41c:	f003 030f 	and.w	r3, r3, #15
 800c420:	b25a      	sxtb	r2, r3
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	b25b      	sxtb	r3, r3
 800c426:	011b      	lsls	r3, r3, #4
 800c428:	b25b      	sxtb	r3, r3
 800c42a:	4313      	orrs	r3, r2
 800c42c:	b25b      	sxtb	r3, r3
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	e001      	b.n	800c436 <put_fat+0xa8>
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	b2db      	uxtb	r3, r3
 800c436:	697a      	ldr	r2, [r7, #20]
 800c438:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	2201      	movs	r2, #1
 800c43e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c444:	69bb      	ldr	r3, [r7, #24]
 800c446:	0a5b      	lsrs	r3, r3, #9
 800c448:	4413      	add	r3, r2
 800c44a:	4619      	mov	r1, r3
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f7ff feab 	bl	800c1a8 <move_window>
 800c452:	4603      	mov	r3, r0
 800c454:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c456:	7ffb      	ldrb	r3, [r7, #31]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d178      	bne.n	800c54e <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c462:	69bb      	ldr	r3, [r7, #24]
 800c464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c468:	4413      	add	r3, r2
 800c46a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	f003 0301 	and.w	r3, r3, #1
 800c472:	2b00      	cmp	r3, #0
 800c474:	d003      	beq.n	800c47e <put_fat+0xf0>
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	091b      	lsrs	r3, r3, #4
 800c47a:	b2db      	uxtb	r3, r3
 800c47c:	e00e      	b.n	800c49c <put_fat+0x10e>
 800c47e:	697b      	ldr	r3, [r7, #20]
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	b25b      	sxtb	r3, r3
 800c484:	f023 030f 	bic.w	r3, r3, #15
 800c488:	b25a      	sxtb	r2, r3
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	0a1b      	lsrs	r3, r3, #8
 800c48e:	b25b      	sxtb	r3, r3
 800c490:	f003 030f 	and.w	r3, r3, #15
 800c494:	b25b      	sxtb	r3, r3
 800c496:	4313      	orrs	r3, r2
 800c498:	b25b      	sxtb	r3, r3
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	697a      	ldr	r2, [r7, #20]
 800c49e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	70da      	strb	r2, [r3, #3]
			break;
 800c4a6:	e057      	b.n	800c558 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c4ac:	68bb      	ldr	r3, [r7, #8]
 800c4ae:	0a1b      	lsrs	r3, r3, #8
 800c4b0:	4413      	add	r3, r2
 800c4b2:	4619      	mov	r1, r3
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	f7ff fe77 	bl	800c1a8 <move_window>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c4be:	7ffb      	ldrb	r3, [r7, #31]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d146      	bne.n	800c552 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	005b      	lsls	r3, r3, #1
 800c4ce:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c4d2:	4413      	add	r3, r2
 800c4d4:	687a      	ldr	r2, [r7, #4]
 800c4d6:	b292      	uxth	r2, r2
 800c4d8:	4611      	mov	r1, r2
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7ff fbfa 	bl	800bcd4 <st_word>
			fs->wflag = 1;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	70da      	strb	r2, [r3, #3]
			break;
 800c4e6:	e037      	b.n	800c558 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	09db      	lsrs	r3, r3, #7
 800c4f0:	4413      	add	r3, r2
 800c4f2:	4619      	mov	r1, r3
 800c4f4:	68f8      	ldr	r0, [r7, #12]
 800c4f6:	f7ff fe57 	bl	800c1a8 <move_window>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c4fe:	7ffb      	ldrb	r3, [r7, #31]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d128      	bne.n	800c556 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c518:	4413      	add	r3, r2
 800c51a:	4618      	mov	r0, r3
 800c51c:	f7ff fbb7 	bl	800bc8e <ld_dword>
 800c520:	4603      	mov	r3, r0
 800c522:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c526:	4323      	orrs	r3, r4
 800c528:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	009b      	lsls	r3, r3, #2
 800c534:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c538:	4413      	add	r3, r2
 800c53a:	6879      	ldr	r1, [r7, #4]
 800c53c:	4618      	mov	r0, r3
 800c53e:	f7ff fbe4 	bl	800bd0a <st_dword>
			fs->wflag = 1;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	2201      	movs	r2, #1
 800c546:	70da      	strb	r2, [r3, #3]
			break;
 800c548:	e006      	b.n	800c558 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c54a:	bf00      	nop
 800c54c:	e004      	b.n	800c558 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c54e:	bf00      	nop
 800c550:	e002      	b.n	800c558 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c552:	bf00      	nop
 800c554:	e000      	b.n	800c558 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c556:	bf00      	nop
		}
	}
	return res;
 800c558:	7ffb      	ldrb	r3, [r7, #31]
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	3724      	adds	r7, #36	@ 0x24
 800c55e:	46bd      	mov	sp, r7
 800c560:	bd90      	pop	{r4, r7, pc}

0800c562 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c562:	b580      	push	{r7, lr}
 800c564:	b088      	sub	sp, #32
 800c566:	af00      	add	r7, sp, #0
 800c568:	60f8      	str	r0, [r7, #12]
 800c56a:	60b9      	str	r1, [r7, #8]
 800c56c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c56e:	2300      	movs	r3, #0
 800c570:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	2b01      	cmp	r3, #1
 800c57c:	d904      	bls.n	800c588 <remove_chain+0x26>
 800c57e:	69bb      	ldr	r3, [r7, #24]
 800c580:	69db      	ldr	r3, [r3, #28]
 800c582:	68ba      	ldr	r2, [r7, #8]
 800c584:	429a      	cmp	r2, r3
 800c586:	d301      	bcc.n	800c58c <remove_chain+0x2a>
 800c588:	2302      	movs	r3, #2
 800c58a:	e04b      	b.n	800c624 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d00c      	beq.n	800c5ac <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c592:	f04f 32ff 	mov.w	r2, #4294967295
 800c596:	6879      	ldr	r1, [r7, #4]
 800c598:	69b8      	ldr	r0, [r7, #24]
 800c59a:	f7ff fef8 	bl	800c38e <put_fat>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c5a2:	7ffb      	ldrb	r3, [r7, #31]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d001      	beq.n	800c5ac <remove_chain+0x4a>
 800c5a8:	7ffb      	ldrb	r3, [r7, #31]
 800c5aa:	e03b      	b.n	800c624 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c5ac:	68b9      	ldr	r1, [r7, #8]
 800c5ae:	68f8      	ldr	r0, [r7, #12]
 800c5b0:	f7ff fe46 	bl	800c240 <get_fat>
 800c5b4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c5b6:	697b      	ldr	r3, [r7, #20]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d031      	beq.n	800c620 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c5bc:	697b      	ldr	r3, [r7, #20]
 800c5be:	2b01      	cmp	r3, #1
 800c5c0:	d101      	bne.n	800c5c6 <remove_chain+0x64>
 800c5c2:	2302      	movs	r3, #2
 800c5c4:	e02e      	b.n	800c624 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5cc:	d101      	bne.n	800c5d2 <remove_chain+0x70>
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	e028      	b.n	800c624 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	68b9      	ldr	r1, [r7, #8]
 800c5d6:	69b8      	ldr	r0, [r7, #24]
 800c5d8:	f7ff fed9 	bl	800c38e <put_fat>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c5e0:	7ffb      	ldrb	r3, [r7, #31]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d001      	beq.n	800c5ea <remove_chain+0x88>
 800c5e6:	7ffb      	ldrb	r3, [r7, #31]
 800c5e8:	e01c      	b.n	800c624 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c5ea:	69bb      	ldr	r3, [r7, #24]
 800c5ec:	699a      	ldr	r2, [r3, #24]
 800c5ee:	69bb      	ldr	r3, [r7, #24]
 800c5f0:	69db      	ldr	r3, [r3, #28]
 800c5f2:	3b02      	subs	r3, #2
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d20b      	bcs.n	800c610 <remove_chain+0xae>
			fs->free_clst++;
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	699b      	ldr	r3, [r3, #24]
 800c5fc:	1c5a      	adds	r2, r3, #1
 800c5fe:	69bb      	ldr	r3, [r7, #24]
 800c600:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c602:	69bb      	ldr	r3, [r7, #24]
 800c604:	791b      	ldrb	r3, [r3, #4]
 800c606:	f043 0301 	orr.w	r3, r3, #1
 800c60a:	b2da      	uxtb	r2, r3
 800c60c:	69bb      	ldr	r3, [r7, #24]
 800c60e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c614:	69bb      	ldr	r3, [r7, #24]
 800c616:	69db      	ldr	r3, [r3, #28]
 800c618:	68ba      	ldr	r2, [r7, #8]
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d3c6      	bcc.n	800c5ac <remove_chain+0x4a>
 800c61e:	e000      	b.n	800c622 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c620:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c622:	2300      	movs	r3, #0
}
 800c624:	4618      	mov	r0, r3
 800c626:	3720      	adds	r7, #32
 800c628:	46bd      	mov	sp, r7
 800c62a:	bd80      	pop	{r7, pc}

0800c62c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b088      	sub	sp, #32
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
 800c634:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d10d      	bne.n	800c65e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c642:	693b      	ldr	r3, [r7, #16]
 800c644:	695b      	ldr	r3, [r3, #20]
 800c646:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c648:	69bb      	ldr	r3, [r7, #24]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d004      	beq.n	800c658 <create_chain+0x2c>
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	69db      	ldr	r3, [r3, #28]
 800c652:	69ba      	ldr	r2, [r7, #24]
 800c654:	429a      	cmp	r2, r3
 800c656:	d31b      	bcc.n	800c690 <create_chain+0x64>
 800c658:	2301      	movs	r3, #1
 800c65a:	61bb      	str	r3, [r7, #24]
 800c65c:	e018      	b.n	800c690 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c65e:	6839      	ldr	r1, [r7, #0]
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f7ff fded 	bl	800c240 <get_fat>
 800c666:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2b01      	cmp	r3, #1
 800c66c:	d801      	bhi.n	800c672 <create_chain+0x46>
 800c66e:	2301      	movs	r3, #1
 800c670:	e070      	b.n	800c754 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c678:	d101      	bne.n	800c67e <create_chain+0x52>
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	e06a      	b.n	800c754 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c67e:	693b      	ldr	r3, [r7, #16]
 800c680:	69db      	ldr	r3, [r3, #28]
 800c682:	68fa      	ldr	r2, [r7, #12]
 800c684:	429a      	cmp	r2, r3
 800c686:	d201      	bcs.n	800c68c <create_chain+0x60>
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	e063      	b.n	800c754 <create_chain+0x128>
		scl = clst;
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c690:	69bb      	ldr	r3, [r7, #24]
 800c692:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c694:	69fb      	ldr	r3, [r7, #28]
 800c696:	3301      	adds	r3, #1
 800c698:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	69db      	ldr	r3, [r3, #28]
 800c69e:	69fa      	ldr	r2, [r7, #28]
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d307      	bcc.n	800c6b4 <create_chain+0x88>
				ncl = 2;
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c6a8:	69fa      	ldr	r2, [r7, #28]
 800c6aa:	69bb      	ldr	r3, [r7, #24]
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d901      	bls.n	800c6b4 <create_chain+0x88>
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	e04f      	b.n	800c754 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c6b4:	69f9      	ldr	r1, [r7, #28]
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f7ff fdc2 	bl	800c240 <get_fat>
 800c6bc:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d00e      	beq.n	800c6e2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d003      	beq.n	800c6d2 <create_chain+0xa6>
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6d0:	d101      	bne.n	800c6d6 <create_chain+0xaa>
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	e03e      	b.n	800c754 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c6d6:	69fa      	ldr	r2, [r7, #28]
 800c6d8:	69bb      	ldr	r3, [r7, #24]
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d1da      	bne.n	800c694 <create_chain+0x68>
 800c6de:	2300      	movs	r3, #0
 800c6e0:	e038      	b.n	800c754 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c6e2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c6e4:	f04f 32ff 	mov.w	r2, #4294967295
 800c6e8:	69f9      	ldr	r1, [r7, #28]
 800c6ea:	6938      	ldr	r0, [r7, #16]
 800c6ec:	f7ff fe4f 	bl	800c38e <put_fat>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c6f4:	7dfb      	ldrb	r3, [r7, #23]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d109      	bne.n	800c70e <create_chain+0xe2>
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d006      	beq.n	800c70e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c700:	69fa      	ldr	r2, [r7, #28]
 800c702:	6839      	ldr	r1, [r7, #0]
 800c704:	6938      	ldr	r0, [r7, #16]
 800c706:	f7ff fe42 	bl	800c38e <put_fat>
 800c70a:	4603      	mov	r3, r0
 800c70c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c70e:	7dfb      	ldrb	r3, [r7, #23]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d116      	bne.n	800c742 <create_chain+0x116>
		fs->last_clst = ncl;
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	69fa      	ldr	r2, [r7, #28]
 800c718:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	699a      	ldr	r2, [r3, #24]
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	69db      	ldr	r3, [r3, #28]
 800c722:	3b02      	subs	r3, #2
 800c724:	429a      	cmp	r2, r3
 800c726:	d804      	bhi.n	800c732 <create_chain+0x106>
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	699b      	ldr	r3, [r3, #24]
 800c72c:	1e5a      	subs	r2, r3, #1
 800c72e:	693b      	ldr	r3, [r7, #16]
 800c730:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	791b      	ldrb	r3, [r3, #4]
 800c736:	f043 0301 	orr.w	r3, r3, #1
 800c73a:	b2da      	uxtb	r2, r3
 800c73c:	693b      	ldr	r3, [r7, #16]
 800c73e:	711a      	strb	r2, [r3, #4]
 800c740:	e007      	b.n	800c752 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c742:	7dfb      	ldrb	r3, [r7, #23]
 800c744:	2b01      	cmp	r3, #1
 800c746:	d102      	bne.n	800c74e <create_chain+0x122>
 800c748:	f04f 33ff 	mov.w	r3, #4294967295
 800c74c:	e000      	b.n	800c750 <create_chain+0x124>
 800c74e:	2301      	movs	r3, #1
 800c750:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c752:	69fb      	ldr	r3, [r7, #28]
}
 800c754:	4618      	mov	r0, r3
 800c756:	3720      	adds	r7, #32
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}

0800c75c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b087      	sub	sp, #28
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c770:	3304      	adds	r3, #4
 800c772:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	0a5b      	lsrs	r3, r3, #9
 800c778:	68fa      	ldr	r2, [r7, #12]
 800c77a:	8952      	ldrh	r2, [r2, #10]
 800c77c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c780:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	1d1a      	adds	r2, r3, #4
 800c786:	613a      	str	r2, [r7, #16]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d101      	bne.n	800c796 <clmt_clust+0x3a>
 800c792:	2300      	movs	r3, #0
 800c794:	e010      	b.n	800c7b8 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c796:	697a      	ldr	r2, [r7, #20]
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d307      	bcc.n	800c7ae <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c79e:	697a      	ldr	r2, [r7, #20]
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	1ad3      	subs	r3, r2, r3
 800c7a4:	617b      	str	r3, [r7, #20]
 800c7a6:	693b      	ldr	r3, [r7, #16]
 800c7a8:	3304      	adds	r3, #4
 800c7aa:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c7ac:	e7e9      	b.n	800c782 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c7ae:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c7b0:	693b      	ldr	r3, [r7, #16]
 800c7b2:	681a      	ldr	r2, [r3, #0]
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	4413      	add	r3, r2
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	371c      	adds	r7, #28
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c2:	4770      	bx	lr

0800c7c4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b086      	sub	sp, #24
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c7da:	d204      	bcs.n	800c7e6 <dir_sdi+0x22>
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	f003 031f 	and.w	r3, r3, #31
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d001      	beq.n	800c7ea <dir_sdi+0x26>
		return FR_INT_ERR;
 800c7e6:	2302      	movs	r3, #2
 800c7e8:	e063      	b.n	800c8b2 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	683a      	ldr	r2, [r7, #0]
 800c7ee:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	689b      	ldr	r3, [r3, #8]
 800c7f4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d106      	bne.n	800c80a <dir_sdi+0x46>
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	2b02      	cmp	r3, #2
 800c802:	d902      	bls.n	800c80a <dir_sdi+0x46>
		clst = fs->dirbase;
 800c804:	693b      	ldr	r3, [r7, #16]
 800c806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c808:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d10c      	bne.n	800c82a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	095b      	lsrs	r3, r3, #5
 800c814:	693a      	ldr	r2, [r7, #16]
 800c816:	8912      	ldrh	r2, [r2, #8]
 800c818:	4293      	cmp	r3, r2
 800c81a:	d301      	bcc.n	800c820 <dir_sdi+0x5c>
 800c81c:	2302      	movs	r3, #2
 800c81e:	e048      	b.n	800c8b2 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c820:	693b      	ldr	r3, [r7, #16]
 800c822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	61da      	str	r2, [r3, #28]
 800c828:	e029      	b.n	800c87e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	895b      	ldrh	r3, [r3, #10]
 800c82e:	025b      	lsls	r3, r3, #9
 800c830:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c832:	e019      	b.n	800c868 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	6979      	ldr	r1, [r7, #20]
 800c838:	4618      	mov	r0, r3
 800c83a:	f7ff fd01 	bl	800c240 <get_fat>
 800c83e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c846:	d101      	bne.n	800c84c <dir_sdi+0x88>
 800c848:	2301      	movs	r3, #1
 800c84a:	e032      	b.n	800c8b2 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	2b01      	cmp	r3, #1
 800c850:	d904      	bls.n	800c85c <dir_sdi+0x98>
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	69db      	ldr	r3, [r3, #28]
 800c856:	697a      	ldr	r2, [r7, #20]
 800c858:	429a      	cmp	r2, r3
 800c85a:	d301      	bcc.n	800c860 <dir_sdi+0x9c>
 800c85c:	2302      	movs	r3, #2
 800c85e:	e028      	b.n	800c8b2 <dir_sdi+0xee>
			ofs -= csz;
 800c860:	683a      	ldr	r2, [r7, #0]
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	1ad3      	subs	r3, r2, r3
 800c866:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c868:	683a      	ldr	r2, [r7, #0]
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d2e1      	bcs.n	800c834 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c870:	6979      	ldr	r1, [r7, #20]
 800c872:	6938      	ldr	r0, [r7, #16]
 800c874:	f7ff fcc5 	bl	800c202 <clust2sect>
 800c878:	4602      	mov	r2, r0
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	697a      	ldr	r2, [r7, #20]
 800c882:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	69db      	ldr	r3, [r3, #28]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d101      	bne.n	800c890 <dir_sdi+0xcc>
 800c88c:	2302      	movs	r3, #2
 800c88e:	e010      	b.n	800c8b2 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	69da      	ldr	r2, [r3, #28]
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	0a5b      	lsrs	r3, r3, #9
 800c898:	441a      	add	r2, r3
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8aa:	441a      	add	r2, r3
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c8b0:	2300      	movs	r3, #0
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	3718      	adds	r7, #24
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	bd80      	pop	{r7, pc}

0800c8ba <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c8ba:	b580      	push	{r7, lr}
 800c8bc:	b086      	sub	sp, #24
 800c8be:	af00      	add	r7, sp, #0
 800c8c0:	6078      	str	r0, [r7, #4]
 800c8c2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	695b      	ldr	r3, [r3, #20]
 800c8ce:	3320      	adds	r3, #32
 800c8d0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	69db      	ldr	r3, [r3, #28]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d003      	beq.n	800c8e2 <dir_next+0x28>
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8e0:	d301      	bcc.n	800c8e6 <dir_next+0x2c>
 800c8e2:	2304      	movs	r3, #4
 800c8e4:	e0aa      	b.n	800ca3c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	f040 8098 	bne.w	800ca22 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	69db      	ldr	r3, [r3, #28]
 800c8f6:	1c5a      	adds	r2, r3, #1
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	699b      	ldr	r3, [r3, #24]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d10b      	bne.n	800c91c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	095b      	lsrs	r3, r3, #5
 800c908:	68fa      	ldr	r2, [r7, #12]
 800c90a:	8912      	ldrh	r2, [r2, #8]
 800c90c:	4293      	cmp	r3, r2
 800c90e:	f0c0 8088 	bcc.w	800ca22 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	2200      	movs	r2, #0
 800c916:	61da      	str	r2, [r3, #28]
 800c918:	2304      	movs	r3, #4
 800c91a:	e08f      	b.n	800ca3c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	0a5b      	lsrs	r3, r3, #9
 800c920:	68fa      	ldr	r2, [r7, #12]
 800c922:	8952      	ldrh	r2, [r2, #10]
 800c924:	3a01      	subs	r2, #1
 800c926:	4013      	ands	r3, r2
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d17a      	bne.n	800ca22 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c92c:	687a      	ldr	r2, [r7, #4]
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	699b      	ldr	r3, [r3, #24]
 800c932:	4619      	mov	r1, r3
 800c934:	4610      	mov	r0, r2
 800c936:	f7ff fc83 	bl	800c240 <get_fat>
 800c93a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	2b01      	cmp	r3, #1
 800c940:	d801      	bhi.n	800c946 <dir_next+0x8c>
 800c942:	2302      	movs	r3, #2
 800c944:	e07a      	b.n	800ca3c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c946:	697b      	ldr	r3, [r7, #20]
 800c948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c94c:	d101      	bne.n	800c952 <dir_next+0x98>
 800c94e:	2301      	movs	r3, #1
 800c950:	e074      	b.n	800ca3c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	69db      	ldr	r3, [r3, #28]
 800c956:	697a      	ldr	r2, [r7, #20]
 800c958:	429a      	cmp	r2, r3
 800c95a:	d358      	bcc.n	800ca0e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d104      	bne.n	800c96c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2200      	movs	r2, #0
 800c966:	61da      	str	r2, [r3, #28]
 800c968:	2304      	movs	r3, #4
 800c96a:	e067      	b.n	800ca3c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c96c:	687a      	ldr	r2, [r7, #4]
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	699b      	ldr	r3, [r3, #24]
 800c972:	4619      	mov	r1, r3
 800c974:	4610      	mov	r0, r2
 800c976:	f7ff fe59 	bl	800c62c <create_chain>
 800c97a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d101      	bne.n	800c986 <dir_next+0xcc>
 800c982:	2307      	movs	r3, #7
 800c984:	e05a      	b.n	800ca3c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c986:	697b      	ldr	r3, [r7, #20]
 800c988:	2b01      	cmp	r3, #1
 800c98a:	d101      	bne.n	800c990 <dir_next+0xd6>
 800c98c:	2302      	movs	r3, #2
 800c98e:	e055      	b.n	800ca3c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c996:	d101      	bne.n	800c99c <dir_next+0xe2>
 800c998:	2301      	movs	r3, #1
 800c99a:	e04f      	b.n	800ca3c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c99c:	68f8      	ldr	r0, [r7, #12]
 800c99e:	f7ff fbbf 	bl	800c120 <sync_window>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d001      	beq.n	800c9ac <dir_next+0xf2>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	e047      	b.n	800ca3c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	3338      	adds	r3, #56	@ 0x38
 800c9b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c9b4:	2100      	movs	r1, #0
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	f7ff f9f4 	bl	800bda4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c9bc:	2300      	movs	r3, #0
 800c9be:	613b      	str	r3, [r7, #16]
 800c9c0:	6979      	ldr	r1, [r7, #20]
 800c9c2:	68f8      	ldr	r0, [r7, #12]
 800c9c4:	f7ff fc1d 	bl	800c202 <clust2sect>
 800c9c8:	4602      	mov	r2, r0
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	635a      	str	r2, [r3, #52]	@ 0x34
 800c9ce:	e012      	b.n	800c9f6 <dir_next+0x13c>
						fs->wflag = 1;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c9d6:	68f8      	ldr	r0, [r7, #12]
 800c9d8:	f7ff fba2 	bl	800c120 <sync_window>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d001      	beq.n	800c9e6 <dir_next+0x12c>
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	e02a      	b.n	800ca3c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c9e6:	693b      	ldr	r3, [r7, #16]
 800c9e8:	3301      	adds	r3, #1
 800c9ea:	613b      	str	r3, [r7, #16]
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9f0:	1c5a      	adds	r2, r3, #1
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	635a      	str	r2, [r3, #52]	@ 0x34
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	895b      	ldrh	r3, [r3, #10]
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	693b      	ldr	r3, [r7, #16]
 800c9fe:	4293      	cmp	r3, r2
 800ca00:	d3e6      	bcc.n	800c9d0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	1ad2      	subs	r2, r2, r3
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	697a      	ldr	r2, [r7, #20]
 800ca12:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ca14:	6979      	ldr	r1, [r7, #20]
 800ca16:	68f8      	ldr	r0, [r7, #12]
 800ca18:	f7ff fbf3 	bl	800c202 <clust2sect>
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	68ba      	ldr	r2, [r7, #8]
 800ca26:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca34:	441a      	add	r2, r3
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ca3a:	2300      	movs	r3, #0
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3718      	adds	r7, #24
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b086      	sub	sp, #24
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
 800ca4c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ca54:	2100      	movs	r1, #0
 800ca56:	6878      	ldr	r0, [r7, #4]
 800ca58:	f7ff feb4 	bl	800c7c4 <dir_sdi>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ca60:	7dfb      	ldrb	r3, [r7, #23]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d12b      	bne.n	800cabe <dir_alloc+0x7a>
		n = 0;
 800ca66:	2300      	movs	r3, #0
 800ca68:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	69db      	ldr	r3, [r3, #28]
 800ca6e:	4619      	mov	r1, r3
 800ca70:	68f8      	ldr	r0, [r7, #12]
 800ca72:	f7ff fb99 	bl	800c1a8 <move_window>
 800ca76:	4603      	mov	r3, r0
 800ca78:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ca7a:	7dfb      	ldrb	r3, [r7, #23]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d11d      	bne.n	800cabc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6a1b      	ldr	r3, [r3, #32]
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	2be5      	cmp	r3, #229	@ 0xe5
 800ca88:	d004      	beq.n	800ca94 <dir_alloc+0x50>
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6a1b      	ldr	r3, [r3, #32]
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d107      	bne.n	800caa4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	3301      	adds	r3, #1
 800ca98:	613b      	str	r3, [r7, #16]
 800ca9a:	693a      	ldr	r2, [r7, #16]
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	429a      	cmp	r2, r3
 800caa0:	d102      	bne.n	800caa8 <dir_alloc+0x64>
 800caa2:	e00c      	b.n	800cabe <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800caa4:	2300      	movs	r3, #0
 800caa6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800caa8:	2101      	movs	r1, #1
 800caaa:	6878      	ldr	r0, [r7, #4]
 800caac:	f7ff ff05 	bl	800c8ba <dir_next>
 800cab0:	4603      	mov	r3, r0
 800cab2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cab4:	7dfb      	ldrb	r3, [r7, #23]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d0d7      	beq.n	800ca6a <dir_alloc+0x26>
 800caba:	e000      	b.n	800cabe <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cabc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cabe:	7dfb      	ldrb	r3, [r7, #23]
 800cac0:	2b04      	cmp	r3, #4
 800cac2:	d101      	bne.n	800cac8 <dir_alloc+0x84>
 800cac4:	2307      	movs	r3, #7
 800cac6:	75fb      	strb	r3, [r7, #23]
	return res;
 800cac8:	7dfb      	ldrb	r3, [r7, #23]
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3718      	adds	r7, #24
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}

0800cad2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cad2:	b580      	push	{r7, lr}
 800cad4:	b084      	sub	sp, #16
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	6078      	str	r0, [r7, #4]
 800cada:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	331a      	adds	r3, #26
 800cae0:	4618      	mov	r0, r3
 800cae2:	f7ff f8bb 	bl	800bc5c <ld_word>
 800cae6:	4603      	mov	r3, r0
 800cae8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	781b      	ldrb	r3, [r3, #0]
 800caee:	2b03      	cmp	r3, #3
 800caf0:	d109      	bne.n	800cb06 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	3314      	adds	r3, #20
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7ff f8b0 	bl	800bc5c <ld_word>
 800cafc:	4603      	mov	r3, r0
 800cafe:	041b      	lsls	r3, r3, #16
 800cb00:	68fa      	ldr	r2, [r7, #12]
 800cb02:	4313      	orrs	r3, r2
 800cb04:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cb06:	68fb      	ldr	r3, [r7, #12]
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3710      	adds	r7, #16
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}

0800cb10 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b084      	sub	sp, #16
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	60f8      	str	r0, [r7, #12]
 800cb18:	60b9      	str	r1, [r7, #8]
 800cb1a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cb1c:	68bb      	ldr	r3, [r7, #8]
 800cb1e:	331a      	adds	r3, #26
 800cb20:	687a      	ldr	r2, [r7, #4]
 800cb22:	b292      	uxth	r2, r2
 800cb24:	4611      	mov	r1, r2
 800cb26:	4618      	mov	r0, r3
 800cb28:	f7ff f8d4 	bl	800bcd4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	781b      	ldrb	r3, [r3, #0]
 800cb30:	2b03      	cmp	r3, #3
 800cb32:	d109      	bne.n	800cb48 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	f103 0214 	add.w	r2, r3, #20
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	0c1b      	lsrs	r3, r3, #16
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	4619      	mov	r1, r3
 800cb42:	4610      	mov	r0, r2
 800cb44:	f7ff f8c6 	bl	800bcd4 <st_word>
	}
}
 800cb48:	bf00      	nop
 800cb4a:	3710      	adds	r7, #16
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	bd80      	pop	{r7, pc}

0800cb50 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800cb50:	b590      	push	{r4, r7, lr}
 800cb52:	b087      	sub	sp, #28
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
 800cb58:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	331a      	adds	r3, #26
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f7ff f87c 	bl	800bc5c <ld_word>
 800cb64:	4603      	mov	r3, r0
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d001      	beq.n	800cb6e <cmp_lfn+0x1e>
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	e059      	b.n	800cc22 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cb76:	1e5a      	subs	r2, r3, #1
 800cb78:	4613      	mov	r3, r2
 800cb7a:	005b      	lsls	r3, r3, #1
 800cb7c:	4413      	add	r3, r2
 800cb7e:	009b      	lsls	r3, r3, #2
 800cb80:	4413      	add	r3, r2
 800cb82:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cb84:	2301      	movs	r3, #1
 800cb86:	81fb      	strh	r3, [r7, #14]
 800cb88:	2300      	movs	r3, #0
 800cb8a:	613b      	str	r3, [r7, #16]
 800cb8c:	e033      	b.n	800cbf6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cb8e:	4a27      	ldr	r2, [pc, #156]	@ (800cc2c <cmp_lfn+0xdc>)
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	4413      	add	r3, r2
 800cb94:	781b      	ldrb	r3, [r3, #0]
 800cb96:	461a      	mov	r2, r3
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	f7ff f85d 	bl	800bc5c <ld_word>
 800cba2:	4603      	mov	r3, r0
 800cba4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cba6:	89fb      	ldrh	r3, [r7, #14]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d01a      	beq.n	800cbe2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	2bfe      	cmp	r3, #254	@ 0xfe
 800cbb0:	d812      	bhi.n	800cbd8 <cmp_lfn+0x88>
 800cbb2:	89bb      	ldrh	r3, [r7, #12]
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f001 ffe3 	bl	800eb80 <ff_wtoupper>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	461c      	mov	r4, r3
 800cbbe:	697b      	ldr	r3, [r7, #20]
 800cbc0:	1c5a      	adds	r2, r3, #1
 800cbc2:	617a      	str	r2, [r7, #20]
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	4413      	add	r3, r2
 800cbca:	881b      	ldrh	r3, [r3, #0]
 800cbcc:	4618      	mov	r0, r3
 800cbce:	f001 ffd7 	bl	800eb80 <ff_wtoupper>
 800cbd2:	4603      	mov	r3, r0
 800cbd4:	429c      	cmp	r4, r3
 800cbd6:	d001      	beq.n	800cbdc <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800cbd8:	2300      	movs	r3, #0
 800cbda:	e022      	b.n	800cc22 <cmp_lfn+0xd2>
			}
			wc = uc;
 800cbdc:	89bb      	ldrh	r3, [r7, #12]
 800cbde:	81fb      	strh	r3, [r7, #14]
 800cbe0:	e006      	b.n	800cbf0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800cbe2:	89bb      	ldrh	r3, [r7, #12]
 800cbe4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d001      	beq.n	800cbf0 <cmp_lfn+0xa0>
 800cbec:	2300      	movs	r3, #0
 800cbee:	e018      	b.n	800cc22 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cbf0:	693b      	ldr	r3, [r7, #16]
 800cbf2:	3301      	adds	r3, #1
 800cbf4:	613b      	str	r3, [r7, #16]
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	2b0c      	cmp	r3, #12
 800cbfa:	d9c8      	bls.n	800cb8e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	781b      	ldrb	r3, [r3, #0]
 800cc00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d00b      	beq.n	800cc20 <cmp_lfn+0xd0>
 800cc08:	89fb      	ldrh	r3, [r7, #14]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d008      	beq.n	800cc20 <cmp_lfn+0xd0>
 800cc0e:	697b      	ldr	r3, [r7, #20]
 800cc10:	005b      	lsls	r3, r3, #1
 800cc12:	687a      	ldr	r2, [r7, #4]
 800cc14:	4413      	add	r3, r2
 800cc16:	881b      	ldrh	r3, [r3, #0]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d001      	beq.n	800cc20 <cmp_lfn+0xd0>
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	e000      	b.n	800cc22 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800cc20:	2301      	movs	r3, #1
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	371c      	adds	r7, #28
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd90      	pop	{r4, r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	08022720 	.word	0x08022720

0800cc30 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b088      	sub	sp, #32
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	60f8      	str	r0, [r7, #12]
 800cc38:	60b9      	str	r1, [r7, #8]
 800cc3a:	4611      	mov	r1, r2
 800cc3c:	461a      	mov	r2, r3
 800cc3e:	460b      	mov	r3, r1
 800cc40:	71fb      	strb	r3, [r7, #7]
 800cc42:	4613      	mov	r3, r2
 800cc44:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	330d      	adds	r3, #13
 800cc4a:	79ba      	ldrb	r2, [r7, #6]
 800cc4c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	330b      	adds	r3, #11
 800cc52:	220f      	movs	r2, #15
 800cc54:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	330c      	adds	r3, #12
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	331a      	adds	r3, #26
 800cc62:	2100      	movs	r1, #0
 800cc64:	4618      	mov	r0, r3
 800cc66:	f7ff f835 	bl	800bcd4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800cc6a:	79fb      	ldrb	r3, [r7, #7]
 800cc6c:	1e5a      	subs	r2, r3, #1
 800cc6e:	4613      	mov	r3, r2
 800cc70:	005b      	lsls	r3, r3, #1
 800cc72:	4413      	add	r3, r2
 800cc74:	009b      	lsls	r3, r3, #2
 800cc76:	4413      	add	r3, r2
 800cc78:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	82fb      	strh	r3, [r7, #22]
 800cc7e:	2300      	movs	r3, #0
 800cc80:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800cc82:	8afb      	ldrh	r3, [r7, #22]
 800cc84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d007      	beq.n	800cc9c <put_lfn+0x6c>
 800cc8c:	69fb      	ldr	r3, [r7, #28]
 800cc8e:	1c5a      	adds	r2, r3, #1
 800cc90:	61fa      	str	r2, [r7, #28]
 800cc92:	005b      	lsls	r3, r3, #1
 800cc94:	68fa      	ldr	r2, [r7, #12]
 800cc96:	4413      	add	r3, r2
 800cc98:	881b      	ldrh	r3, [r3, #0]
 800cc9a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800cc9c:	4a17      	ldr	r2, [pc, #92]	@ (800ccfc <put_lfn+0xcc>)
 800cc9e:	69bb      	ldr	r3, [r7, #24]
 800cca0:	4413      	add	r3, r2
 800cca2:	781b      	ldrb	r3, [r3, #0]
 800cca4:	461a      	mov	r2, r3
 800cca6:	68bb      	ldr	r3, [r7, #8]
 800cca8:	4413      	add	r3, r2
 800ccaa:	8afa      	ldrh	r2, [r7, #22]
 800ccac:	4611      	mov	r1, r2
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f7ff f810 	bl	800bcd4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ccb4:	8afb      	ldrh	r3, [r7, #22]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d102      	bne.n	800ccc0 <put_lfn+0x90>
 800ccba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ccbe:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ccc0:	69bb      	ldr	r3, [r7, #24]
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	61bb      	str	r3, [r7, #24]
 800ccc6:	69bb      	ldr	r3, [r7, #24]
 800ccc8:	2b0c      	cmp	r3, #12
 800ccca:	d9da      	bls.n	800cc82 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800cccc:	8afb      	ldrh	r3, [r7, #22]
 800ccce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d006      	beq.n	800cce4 <put_lfn+0xb4>
 800ccd6:	69fb      	ldr	r3, [r7, #28]
 800ccd8:	005b      	lsls	r3, r3, #1
 800ccda:	68fa      	ldr	r2, [r7, #12]
 800ccdc:	4413      	add	r3, r2
 800ccde:	881b      	ldrh	r3, [r3, #0]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d103      	bne.n	800ccec <put_lfn+0xbc>
 800cce4:	79fb      	ldrb	r3, [r7, #7]
 800cce6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccea:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	79fa      	ldrb	r2, [r7, #7]
 800ccf0:	701a      	strb	r2, [r3, #0]
}
 800ccf2:	bf00      	nop
 800ccf4:	3720      	adds	r7, #32
 800ccf6:	46bd      	mov	sp, r7
 800ccf8:	bd80      	pop	{r7, pc}
 800ccfa:	bf00      	nop
 800ccfc:	08022720 	.word	0x08022720

0800cd00 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b08c      	sub	sp, #48	@ 0x30
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	60f8      	str	r0, [r7, #12]
 800cd08:	60b9      	str	r1, [r7, #8]
 800cd0a:	607a      	str	r2, [r7, #4]
 800cd0c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800cd0e:	220b      	movs	r2, #11
 800cd10:	68b9      	ldr	r1, [r7, #8]
 800cd12:	68f8      	ldr	r0, [r7, #12]
 800cd14:	f7ff f825 	bl	800bd62 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	2b05      	cmp	r3, #5
 800cd1c:	d92b      	bls.n	800cd76 <gen_numname+0x76>
		sr = seq;
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800cd22:	e022      	b.n	800cd6a <gen_numname+0x6a>
			wc = *lfn++;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	1c9a      	adds	r2, r3, #2
 800cd28:	607a      	str	r2, [r7, #4]
 800cd2a:	881b      	ldrh	r3, [r3, #0]
 800cd2c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800cd2e:	2300      	movs	r3, #0
 800cd30:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cd32:	e017      	b.n	800cd64 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800cd34:	69fb      	ldr	r3, [r7, #28]
 800cd36:	005a      	lsls	r2, r3, #1
 800cd38:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cd3a:	f003 0301 	and.w	r3, r3, #1
 800cd3e:	4413      	add	r3, r2
 800cd40:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800cd42:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cd44:	085b      	lsrs	r3, r3, #1
 800cd46:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800cd48:	69fb      	ldr	r3, [r7, #28]
 800cd4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d005      	beq.n	800cd5e <gen_numname+0x5e>
 800cd52:	69fb      	ldr	r3, [r7, #28]
 800cd54:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800cd58:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800cd5c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800cd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd60:	3301      	adds	r3, #1
 800cd62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cd64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd66:	2b0f      	cmp	r3, #15
 800cd68:	d9e4      	bls.n	800cd34 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	881b      	ldrh	r3, [r3, #0]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d1d8      	bne.n	800cd24 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800cd72:	69fb      	ldr	r3, [r7, #28]
 800cd74:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cd76:	2307      	movs	r3, #7
 800cd78:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	b2db      	uxtb	r3, r3
 800cd7e:	f003 030f 	and.w	r3, r3, #15
 800cd82:	b2db      	uxtb	r3, r3
 800cd84:	3330      	adds	r3, #48	@ 0x30
 800cd86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800cd8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cd8e:	2b39      	cmp	r3, #57	@ 0x39
 800cd90:	d904      	bls.n	800cd9c <gen_numname+0x9c>
 800cd92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cd96:	3307      	adds	r3, #7
 800cd98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800cd9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd9e:	1e5a      	subs	r2, r3, #1
 800cda0:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cda2:	3330      	adds	r3, #48	@ 0x30
 800cda4:	443b      	add	r3, r7
 800cda6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cdaa:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	091b      	lsrs	r3, r3, #4
 800cdb2:	603b      	str	r3, [r7, #0]
	} while (seq);
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d1df      	bne.n	800cd7a <gen_numname+0x7a>
	ns[i] = '~';
 800cdba:	f107 0214 	add.w	r2, r7, #20
 800cdbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdc0:	4413      	add	r3, r2
 800cdc2:	227e      	movs	r2, #126	@ 0x7e
 800cdc4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdca:	e002      	b.n	800cdd2 <gen_numname+0xd2>
 800cdcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdce:	3301      	adds	r3, #1
 800cdd0:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdd6:	429a      	cmp	r2, r3
 800cdd8:	d205      	bcs.n	800cde6 <gen_numname+0xe6>
 800cdda:	68fa      	ldr	r2, [r7, #12]
 800cddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdde:	4413      	add	r3, r2
 800cde0:	781b      	ldrb	r3, [r3, #0]
 800cde2:	2b20      	cmp	r3, #32
 800cde4:	d1f2      	bne.n	800cdcc <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800cde6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cde8:	2b07      	cmp	r3, #7
 800cdea:	d807      	bhi.n	800cdfc <gen_numname+0xfc>
 800cdec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdee:	1c5a      	adds	r2, r3, #1
 800cdf0:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cdf2:	3330      	adds	r3, #48	@ 0x30
 800cdf4:	443b      	add	r3, r7
 800cdf6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800cdfa:	e000      	b.n	800cdfe <gen_numname+0xfe>
 800cdfc:	2120      	movs	r1, #32
 800cdfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce00:	1c5a      	adds	r2, r3, #1
 800ce02:	627a      	str	r2, [r7, #36]	@ 0x24
 800ce04:	68fa      	ldr	r2, [r7, #12]
 800ce06:	4413      	add	r3, r2
 800ce08:	460a      	mov	r2, r1
 800ce0a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ce0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0e:	2b07      	cmp	r3, #7
 800ce10:	d9e9      	bls.n	800cde6 <gen_numname+0xe6>
}
 800ce12:	bf00      	nop
 800ce14:	bf00      	nop
 800ce16:	3730      	adds	r7, #48	@ 0x30
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}

0800ce1c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b085      	sub	sp, #20
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ce24:	2300      	movs	r3, #0
 800ce26:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ce28:	230b      	movs	r3, #11
 800ce2a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ce2c:	7bfb      	ldrb	r3, [r7, #15]
 800ce2e:	b2da      	uxtb	r2, r3
 800ce30:	0852      	lsrs	r2, r2, #1
 800ce32:	01db      	lsls	r3, r3, #7
 800ce34:	4313      	orrs	r3, r2
 800ce36:	b2da      	uxtb	r2, r3
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	1c59      	adds	r1, r3, #1
 800ce3c:	6079      	str	r1, [r7, #4]
 800ce3e:	781b      	ldrb	r3, [r3, #0]
 800ce40:	4413      	add	r3, r2
 800ce42:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	3b01      	subs	r3, #1
 800ce48:	60bb      	str	r3, [r7, #8]
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d1ed      	bne.n	800ce2c <sum_sfn+0x10>
	return sum;
 800ce50:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3714      	adds	r7, #20
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr

0800ce5e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ce5e:	b580      	push	{r7, lr}
 800ce60:	b086      	sub	sp, #24
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ce6c:	2100      	movs	r1, #0
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f7ff fca8 	bl	800c7c4 <dir_sdi>
 800ce74:	4603      	mov	r3, r0
 800ce76:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ce78:	7dfb      	ldrb	r3, [r7, #23]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d001      	beq.n	800ce82 <dir_find+0x24>
 800ce7e:	7dfb      	ldrb	r3, [r7, #23]
 800ce80:	e0a9      	b.n	800cfd6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ce82:	23ff      	movs	r3, #255	@ 0xff
 800ce84:	753b      	strb	r3, [r7, #20]
 800ce86:	7d3b      	ldrb	r3, [r7, #20]
 800ce88:	757b      	strb	r3, [r7, #21]
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce90:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	69db      	ldr	r3, [r3, #28]
 800ce96:	4619      	mov	r1, r3
 800ce98:	6938      	ldr	r0, [r7, #16]
 800ce9a:	f7ff f985 	bl	800c1a8 <move_window>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cea2:	7dfb      	ldrb	r3, [r7, #23]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	f040 8090 	bne.w	800cfca <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	6a1b      	ldr	r3, [r3, #32]
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ceb2:	7dbb      	ldrb	r3, [r7, #22]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d102      	bne.n	800cebe <dir_find+0x60>
 800ceb8:	2304      	movs	r3, #4
 800ceba:	75fb      	strb	r3, [r7, #23]
 800cebc:	e08a      	b.n	800cfd4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	6a1b      	ldr	r3, [r3, #32]
 800cec2:	330b      	adds	r3, #11
 800cec4:	781b      	ldrb	r3, [r3, #0]
 800cec6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ceca:	73fb      	strb	r3, [r7, #15]
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	7bfa      	ldrb	r2, [r7, #15]
 800ced0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ced2:	7dbb      	ldrb	r3, [r7, #22]
 800ced4:	2be5      	cmp	r3, #229	@ 0xe5
 800ced6:	d007      	beq.n	800cee8 <dir_find+0x8a>
 800ced8:	7bfb      	ldrb	r3, [r7, #15]
 800ceda:	f003 0308 	and.w	r3, r3, #8
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d009      	beq.n	800cef6 <dir_find+0x98>
 800cee2:	7bfb      	ldrb	r3, [r7, #15]
 800cee4:	2b0f      	cmp	r3, #15
 800cee6:	d006      	beq.n	800cef6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cee8:	23ff      	movs	r3, #255	@ 0xff
 800ceea:	757b      	strb	r3, [r7, #21]
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	f04f 32ff 	mov.w	r2, #4294967295
 800cef2:	631a      	str	r2, [r3, #48]	@ 0x30
 800cef4:	e05e      	b.n	800cfb4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800cef6:	7bfb      	ldrb	r3, [r7, #15]
 800cef8:	2b0f      	cmp	r3, #15
 800cefa:	d136      	bne.n	800cf6a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cf02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d154      	bne.n	800cfb4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800cf0a:	7dbb      	ldrb	r3, [r7, #22]
 800cf0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d00d      	beq.n	800cf30 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6a1b      	ldr	r3, [r3, #32]
 800cf18:	7b5b      	ldrb	r3, [r3, #13]
 800cf1a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800cf1c:	7dbb      	ldrb	r3, [r7, #22]
 800cf1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf22:	75bb      	strb	r3, [r7, #22]
 800cf24:	7dbb      	ldrb	r3, [r7, #22]
 800cf26:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	695a      	ldr	r2, [r3, #20]
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cf30:	7dba      	ldrb	r2, [r7, #22]
 800cf32:	7d7b      	ldrb	r3, [r7, #21]
 800cf34:	429a      	cmp	r2, r3
 800cf36:	d115      	bne.n	800cf64 <dir_find+0x106>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	6a1b      	ldr	r3, [r3, #32]
 800cf3c:	330d      	adds	r3, #13
 800cf3e:	781b      	ldrb	r3, [r3, #0]
 800cf40:	7d3a      	ldrb	r2, [r7, #20]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d10e      	bne.n	800cf64 <dir_find+0x106>
 800cf46:	693b      	ldr	r3, [r7, #16]
 800cf48:	68da      	ldr	r2, [r3, #12]
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	6a1b      	ldr	r3, [r3, #32]
 800cf4e:	4619      	mov	r1, r3
 800cf50:	4610      	mov	r0, r2
 800cf52:	f7ff fdfd 	bl	800cb50 <cmp_lfn>
 800cf56:	4603      	mov	r3, r0
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d003      	beq.n	800cf64 <dir_find+0x106>
 800cf5c:	7d7b      	ldrb	r3, [r7, #21]
 800cf5e:	3b01      	subs	r3, #1
 800cf60:	b2db      	uxtb	r3, r3
 800cf62:	e000      	b.n	800cf66 <dir_find+0x108>
 800cf64:	23ff      	movs	r3, #255	@ 0xff
 800cf66:	757b      	strb	r3, [r7, #21]
 800cf68:	e024      	b.n	800cfb4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cf6a:	7d7b      	ldrb	r3, [r7, #21]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d109      	bne.n	800cf84 <dir_find+0x126>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6a1b      	ldr	r3, [r3, #32]
 800cf74:	4618      	mov	r0, r3
 800cf76:	f7ff ff51 	bl	800ce1c <sum_sfn>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	7d3b      	ldrb	r3, [r7, #20]
 800cf80:	4293      	cmp	r3, r2
 800cf82:	d024      	beq.n	800cfce <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cf8a:	f003 0301 	and.w	r3, r3, #1
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d10a      	bne.n	800cfa8 <dir_find+0x14a>
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6a18      	ldr	r0, [r3, #32]
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	3324      	adds	r3, #36	@ 0x24
 800cf9a:	220b      	movs	r2, #11
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	f7fe ff1c 	bl	800bdda <mem_cmp>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d014      	beq.n	800cfd2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cfa8:	23ff      	movs	r3, #255	@ 0xff
 800cfaa:	757b      	strb	r3, [r7, #21]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	f04f 32ff 	mov.w	r2, #4294967295
 800cfb2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cfb4:	2100      	movs	r1, #0
 800cfb6:	6878      	ldr	r0, [r7, #4]
 800cfb8:	f7ff fc7f 	bl	800c8ba <dir_next>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cfc0:	7dfb      	ldrb	r3, [r7, #23]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	f43f af65 	beq.w	800ce92 <dir_find+0x34>
 800cfc8:	e004      	b.n	800cfd4 <dir_find+0x176>
		if (res != FR_OK) break;
 800cfca:	bf00      	nop
 800cfcc:	e002      	b.n	800cfd4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cfce:	bf00      	nop
 800cfd0:	e000      	b.n	800cfd4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cfd2:	bf00      	nop

	return res;
 800cfd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3718      	adds	r7, #24
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
	...

0800cfe0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b08c      	sub	sp, #48	@ 0x30
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cff4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d001      	beq.n	800d000 <dir_register+0x20>
 800cffc:	2306      	movs	r3, #6
 800cffe:	e0e0      	b.n	800d1c2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d000:	2300      	movs	r3, #0
 800d002:	627b      	str	r3, [r7, #36]	@ 0x24
 800d004:	e002      	b.n	800d00c <dir_register+0x2c>
 800d006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d008:	3301      	adds	r3, #1
 800d00a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d00c:	69fb      	ldr	r3, [r7, #28]
 800d00e:	68da      	ldr	r2, [r3, #12]
 800d010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d012:	005b      	lsls	r3, r3, #1
 800d014:	4413      	add	r3, r2
 800d016:	881b      	ldrh	r3, [r3, #0]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d1f4      	bne.n	800d006 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800d022:	f107 030c 	add.w	r3, r7, #12
 800d026:	220c      	movs	r2, #12
 800d028:	4618      	mov	r0, r3
 800d02a:	f7fe fe9a 	bl	800bd62 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d02e:	7dfb      	ldrb	r3, [r7, #23]
 800d030:	f003 0301 	and.w	r3, r3, #1
 800d034:	2b00      	cmp	r3, #0
 800d036:	d032      	beq.n	800d09e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2240      	movs	r2, #64	@ 0x40
 800d03c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800d040:	2301      	movs	r3, #1
 800d042:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d044:	e016      	b.n	800d074 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800d04c:	69fb      	ldr	r3, [r7, #28]
 800d04e:	68da      	ldr	r2, [r3, #12]
 800d050:	f107 010c 	add.w	r1, r7, #12
 800d054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d056:	f7ff fe53 	bl	800cd00 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f7ff feff 	bl	800ce5e <dir_find>
 800d060:	4603      	mov	r3, r0
 800d062:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800d066:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d106      	bne.n	800d07c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d070:	3301      	adds	r3, #1
 800d072:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d076:	2b63      	cmp	r3, #99	@ 0x63
 800d078:	d9e5      	bls.n	800d046 <dir_register+0x66>
 800d07a:	e000      	b.n	800d07e <dir_register+0x9e>
			if (res != FR_OK) break;
 800d07c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d07e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d080:	2b64      	cmp	r3, #100	@ 0x64
 800d082:	d101      	bne.n	800d088 <dir_register+0xa8>
 800d084:	2307      	movs	r3, #7
 800d086:	e09c      	b.n	800d1c2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d088:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d08c:	2b04      	cmp	r3, #4
 800d08e:	d002      	beq.n	800d096 <dir_register+0xb6>
 800d090:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d094:	e095      	b.n	800d1c2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d096:	7dfa      	ldrb	r2, [r7, #23]
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d09e:	7dfb      	ldrb	r3, [r7, #23]
 800d0a0:	f003 0302 	and.w	r3, r3, #2
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d007      	beq.n	800d0b8 <dir_register+0xd8>
 800d0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0aa:	330c      	adds	r3, #12
 800d0ac:	4a47      	ldr	r2, [pc, #284]	@ (800d1cc <dir_register+0x1ec>)
 800d0ae:	fba2 2303 	umull	r2, r3, r2, r3
 800d0b2:	089b      	lsrs	r3, r3, #2
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	e000      	b.n	800d0ba <dir_register+0xda>
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d0bc:	6a39      	ldr	r1, [r7, #32]
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f7ff fcc0 	bl	800ca44 <dir_alloc>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d0ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d148      	bne.n	800d164 <dir_register+0x184>
 800d0d2:	6a3b      	ldr	r3, [r7, #32]
 800d0d4:	3b01      	subs	r3, #1
 800d0d6:	623b      	str	r3, [r7, #32]
 800d0d8:	6a3b      	ldr	r3, [r7, #32]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d042      	beq.n	800d164 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	695a      	ldr	r2, [r3, #20]
 800d0e2:	6a3b      	ldr	r3, [r7, #32]
 800d0e4:	015b      	lsls	r3, r3, #5
 800d0e6:	1ad3      	subs	r3, r2, r3
 800d0e8:	4619      	mov	r1, r3
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	f7ff fb6a 	bl	800c7c4 <dir_sdi>
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800d0f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d132      	bne.n	800d164 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	3324      	adds	r3, #36	@ 0x24
 800d102:	4618      	mov	r0, r3
 800d104:	f7ff fe8a 	bl	800ce1c <sum_sfn>
 800d108:	4603      	mov	r3, r0
 800d10a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	69db      	ldr	r3, [r3, #28]
 800d110:	4619      	mov	r1, r3
 800d112:	69f8      	ldr	r0, [r7, #28]
 800d114:	f7ff f848 	bl	800c1a8 <move_window>
 800d118:	4603      	mov	r3, r0
 800d11a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800d11e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d122:	2b00      	cmp	r3, #0
 800d124:	d11d      	bne.n	800d162 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d126:	69fb      	ldr	r3, [r7, #28]
 800d128:	68d8      	ldr	r0, [r3, #12]
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	6a19      	ldr	r1, [r3, #32]
 800d12e:	6a3b      	ldr	r3, [r7, #32]
 800d130:	b2da      	uxtb	r2, r3
 800d132:	7efb      	ldrb	r3, [r7, #27]
 800d134:	f7ff fd7c 	bl	800cc30 <put_lfn>
				fs->wflag = 1;
 800d138:	69fb      	ldr	r3, [r7, #28]
 800d13a:	2201      	movs	r2, #1
 800d13c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d13e:	2100      	movs	r1, #0
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f7ff fbba 	bl	800c8ba <dir_next>
 800d146:	4603      	mov	r3, r0
 800d148:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800d14c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d150:	2b00      	cmp	r3, #0
 800d152:	d107      	bne.n	800d164 <dir_register+0x184>
 800d154:	6a3b      	ldr	r3, [r7, #32]
 800d156:	3b01      	subs	r3, #1
 800d158:	623b      	str	r3, [r7, #32]
 800d15a:	6a3b      	ldr	r3, [r7, #32]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d1d5      	bne.n	800d10c <dir_register+0x12c>
 800d160:	e000      	b.n	800d164 <dir_register+0x184>
				if (res != FR_OK) break;
 800d162:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d164:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d128      	bne.n	800d1be <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	69db      	ldr	r3, [r3, #28]
 800d170:	4619      	mov	r1, r3
 800d172:	69f8      	ldr	r0, [r7, #28]
 800d174:	f7ff f818 	bl	800c1a8 <move_window>
 800d178:	4603      	mov	r3, r0
 800d17a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800d17e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d182:	2b00      	cmp	r3, #0
 800d184:	d11b      	bne.n	800d1be <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6a1b      	ldr	r3, [r3, #32]
 800d18a:	2220      	movs	r2, #32
 800d18c:	2100      	movs	r1, #0
 800d18e:	4618      	mov	r0, r3
 800d190:	f7fe fe08 	bl	800bda4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	6a18      	ldr	r0, [r3, #32]
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	3324      	adds	r3, #36	@ 0x24
 800d19c:	220b      	movs	r2, #11
 800d19e:	4619      	mov	r1, r3
 800d1a0:	f7fe fddf 	bl	800bd62 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	6a1b      	ldr	r3, [r3, #32]
 800d1ae:	330c      	adds	r3, #12
 800d1b0:	f002 0218 	and.w	r2, r2, #24
 800d1b4:	b2d2      	uxtb	r2, r2
 800d1b6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d1b8:	69fb      	ldr	r3, [r7, #28]
 800d1ba:	2201      	movs	r2, #1
 800d1bc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d1be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	3730      	adds	r7, #48	@ 0x30
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}
 800d1ca:	bf00      	nop
 800d1cc:	4ec4ec4f 	.word	0x4ec4ec4f

0800d1d0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b08a      	sub	sp, #40	@ 0x28
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	613b      	str	r3, [r7, #16]
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	60fb      	str	r3, [r7, #12]
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	617b      	str	r3, [r7, #20]
 800d1ec:	697b      	ldr	r3, [r7, #20]
 800d1ee:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d1f0:	69bb      	ldr	r3, [r7, #24]
 800d1f2:	1c5a      	adds	r2, r3, #1
 800d1f4:	61ba      	str	r2, [r7, #24]
 800d1f6:	693a      	ldr	r2, [r7, #16]
 800d1f8:	4413      	add	r3, r2
 800d1fa:	781b      	ldrb	r3, [r3, #0]
 800d1fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d1fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d200:	2b1f      	cmp	r3, #31
 800d202:	d940      	bls.n	800d286 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d204:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d206:	2b2f      	cmp	r3, #47	@ 0x2f
 800d208:	d006      	beq.n	800d218 <create_name+0x48>
 800d20a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d20c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d20e:	d110      	bne.n	800d232 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d210:	e002      	b.n	800d218 <create_name+0x48>
 800d212:	69bb      	ldr	r3, [r7, #24]
 800d214:	3301      	adds	r3, #1
 800d216:	61bb      	str	r3, [r7, #24]
 800d218:	693a      	ldr	r2, [r7, #16]
 800d21a:	69bb      	ldr	r3, [r7, #24]
 800d21c:	4413      	add	r3, r2
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	2b2f      	cmp	r3, #47	@ 0x2f
 800d222:	d0f6      	beq.n	800d212 <create_name+0x42>
 800d224:	693a      	ldr	r2, [r7, #16]
 800d226:	69bb      	ldr	r3, [r7, #24]
 800d228:	4413      	add	r3, r2
 800d22a:	781b      	ldrb	r3, [r3, #0]
 800d22c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d22e:	d0f0      	beq.n	800d212 <create_name+0x42>
			break;
 800d230:	e02a      	b.n	800d288 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	2bfe      	cmp	r3, #254	@ 0xfe
 800d236:	d901      	bls.n	800d23c <create_name+0x6c>
 800d238:	2306      	movs	r3, #6
 800d23a:	e17d      	b.n	800d538 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d23c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d23e:	b2db      	uxtb	r3, r3
 800d240:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d242:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d244:	2101      	movs	r1, #1
 800d246:	4618      	mov	r0, r3
 800d248:	f001 fc5e 	bl	800eb08 <ff_convert>
 800d24c:	4603      	mov	r3, r0
 800d24e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d250:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d252:	2b00      	cmp	r3, #0
 800d254:	d101      	bne.n	800d25a <create_name+0x8a>
 800d256:	2306      	movs	r3, #6
 800d258:	e16e      	b.n	800d538 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d25a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d25c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d25e:	d809      	bhi.n	800d274 <create_name+0xa4>
 800d260:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d262:	4619      	mov	r1, r3
 800d264:	488d      	ldr	r0, [pc, #564]	@ (800d49c <create_name+0x2cc>)
 800d266:	f7fe fddf 	bl	800be28 <chk_chr>
 800d26a:	4603      	mov	r3, r0
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d001      	beq.n	800d274 <create_name+0xa4>
 800d270:	2306      	movs	r3, #6
 800d272:	e161      	b.n	800d538 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800d274:	697b      	ldr	r3, [r7, #20]
 800d276:	1c5a      	adds	r2, r3, #1
 800d278:	617a      	str	r2, [r7, #20]
 800d27a:	005b      	lsls	r3, r3, #1
 800d27c:	68fa      	ldr	r2, [r7, #12]
 800d27e:	4413      	add	r3, r2
 800d280:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d282:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d284:	e7b4      	b.n	800d1f0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d286:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d288:	693a      	ldr	r2, [r7, #16]
 800d28a:	69bb      	ldr	r3, [r7, #24]
 800d28c:	441a      	add	r2, r3
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d292:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d294:	2b1f      	cmp	r3, #31
 800d296:	d801      	bhi.n	800d29c <create_name+0xcc>
 800d298:	2304      	movs	r3, #4
 800d29a:	e000      	b.n	800d29e <create_name+0xce>
 800d29c:	2300      	movs	r3, #0
 800d29e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d2a2:	e011      	b.n	800d2c8 <create_name+0xf8>
		w = lfn[di - 1];
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d2aa:	3b01      	subs	r3, #1
 800d2ac:	005b      	lsls	r3, r3, #1
 800d2ae:	68fa      	ldr	r2, [r7, #12]
 800d2b0:	4413      	add	r3, r2
 800d2b2:	881b      	ldrh	r3, [r3, #0]
 800d2b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800d2b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d2b8:	2b20      	cmp	r3, #32
 800d2ba:	d002      	beq.n	800d2c2 <create_name+0xf2>
 800d2bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d2be:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2c0:	d106      	bne.n	800d2d0 <create_name+0x100>
		di--;
 800d2c2:	697b      	ldr	r3, [r7, #20]
 800d2c4:	3b01      	subs	r3, #1
 800d2c6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d2c8:	697b      	ldr	r3, [r7, #20]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d1ea      	bne.n	800d2a4 <create_name+0xd4>
 800d2ce:	e000      	b.n	800d2d2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800d2d0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	005b      	lsls	r3, r3, #1
 800d2d6:	68fa      	ldr	r2, [r7, #12]
 800d2d8:	4413      	add	r3, r2
 800d2da:	2200      	movs	r2, #0
 800d2dc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d101      	bne.n	800d2e8 <create_name+0x118>
 800d2e4:	2306      	movs	r3, #6
 800d2e6:	e127      	b.n	800d538 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	3324      	adds	r3, #36	@ 0x24
 800d2ec:	220b      	movs	r2, #11
 800d2ee:	2120      	movs	r1, #32
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7fe fd57 	bl	800bda4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	61bb      	str	r3, [r7, #24]
 800d2fa:	e002      	b.n	800d302 <create_name+0x132>
 800d2fc:	69bb      	ldr	r3, [r7, #24]
 800d2fe:	3301      	adds	r3, #1
 800d300:	61bb      	str	r3, [r7, #24]
 800d302:	69bb      	ldr	r3, [r7, #24]
 800d304:	005b      	lsls	r3, r3, #1
 800d306:	68fa      	ldr	r2, [r7, #12]
 800d308:	4413      	add	r3, r2
 800d30a:	881b      	ldrh	r3, [r3, #0]
 800d30c:	2b20      	cmp	r3, #32
 800d30e:	d0f5      	beq.n	800d2fc <create_name+0x12c>
 800d310:	69bb      	ldr	r3, [r7, #24]
 800d312:	005b      	lsls	r3, r3, #1
 800d314:	68fa      	ldr	r2, [r7, #12]
 800d316:	4413      	add	r3, r2
 800d318:	881b      	ldrh	r3, [r3, #0]
 800d31a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d31c:	d0ee      	beq.n	800d2fc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d31e:	69bb      	ldr	r3, [r7, #24]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d009      	beq.n	800d338 <create_name+0x168>
 800d324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d328:	f043 0303 	orr.w	r3, r3, #3
 800d32c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d330:	e002      	b.n	800d338 <create_name+0x168>
 800d332:	697b      	ldr	r3, [r7, #20]
 800d334:	3b01      	subs	r3, #1
 800d336:	617b      	str	r3, [r7, #20]
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d009      	beq.n	800d352 <create_name+0x182>
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d344:	3b01      	subs	r3, #1
 800d346:	005b      	lsls	r3, r3, #1
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	4413      	add	r3, r2
 800d34c:	881b      	ldrh	r3, [r3, #0]
 800d34e:	2b2e      	cmp	r3, #46	@ 0x2e
 800d350:	d1ef      	bne.n	800d332 <create_name+0x162>

	i = b = 0; ni = 8;
 800d352:	2300      	movs	r3, #0
 800d354:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d358:	2300      	movs	r3, #0
 800d35a:	623b      	str	r3, [r7, #32]
 800d35c:	2308      	movs	r3, #8
 800d35e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d360:	69bb      	ldr	r3, [r7, #24]
 800d362:	1c5a      	adds	r2, r3, #1
 800d364:	61ba      	str	r2, [r7, #24]
 800d366:	005b      	lsls	r3, r3, #1
 800d368:	68fa      	ldr	r2, [r7, #12]
 800d36a:	4413      	add	r3, r2
 800d36c:	881b      	ldrh	r3, [r3, #0]
 800d36e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d370:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d372:	2b00      	cmp	r3, #0
 800d374:	f000 8090 	beq.w	800d498 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d378:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d37a:	2b20      	cmp	r3, #32
 800d37c:	d006      	beq.n	800d38c <create_name+0x1bc>
 800d37e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d380:	2b2e      	cmp	r3, #46	@ 0x2e
 800d382:	d10a      	bne.n	800d39a <create_name+0x1ca>
 800d384:	69ba      	ldr	r2, [r7, #24]
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	429a      	cmp	r2, r3
 800d38a:	d006      	beq.n	800d39a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800d38c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d390:	f043 0303 	orr.w	r3, r3, #3
 800d394:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d398:	e07d      	b.n	800d496 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d39a:	6a3a      	ldr	r2, [r7, #32]
 800d39c:	69fb      	ldr	r3, [r7, #28]
 800d39e:	429a      	cmp	r2, r3
 800d3a0:	d203      	bcs.n	800d3aa <create_name+0x1da>
 800d3a2:	69ba      	ldr	r2, [r7, #24]
 800d3a4:	697b      	ldr	r3, [r7, #20]
 800d3a6:	429a      	cmp	r2, r3
 800d3a8:	d123      	bne.n	800d3f2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800d3aa:	69fb      	ldr	r3, [r7, #28]
 800d3ac:	2b0b      	cmp	r3, #11
 800d3ae:	d106      	bne.n	800d3be <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800d3b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d3b4:	f043 0303 	orr.w	r3, r3, #3
 800d3b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d3bc:	e075      	b.n	800d4aa <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d3be:	69ba      	ldr	r2, [r7, #24]
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	429a      	cmp	r2, r3
 800d3c4:	d005      	beq.n	800d3d2 <create_name+0x202>
 800d3c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d3ca:	f043 0303 	orr.w	r3, r3, #3
 800d3ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800d3d2:	69ba      	ldr	r2, [r7, #24]
 800d3d4:	697b      	ldr	r3, [r7, #20]
 800d3d6:	429a      	cmp	r2, r3
 800d3d8:	d866      	bhi.n	800d4a8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d3da:	697b      	ldr	r3, [r7, #20]
 800d3dc:	61bb      	str	r3, [r7, #24]
 800d3de:	2308      	movs	r3, #8
 800d3e0:	623b      	str	r3, [r7, #32]
 800d3e2:	230b      	movs	r3, #11
 800d3e4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d3e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d3ea:	009b      	lsls	r3, r3, #2
 800d3ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d3f0:	e051      	b.n	800d496 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d3f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d3f4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d3f6:	d914      	bls.n	800d422 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d3f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d3fa:	2100      	movs	r1, #0
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f001 fb83 	bl	800eb08 <ff_convert>
 800d402:	4603      	mov	r3, r0
 800d404:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d406:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d004      	beq.n	800d416 <create_name+0x246>
 800d40c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d40e:	3b80      	subs	r3, #128	@ 0x80
 800d410:	4a23      	ldr	r2, [pc, #140]	@ (800d4a0 <create_name+0x2d0>)
 800d412:	5cd3      	ldrb	r3, [r2, r3]
 800d414:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d416:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d41a:	f043 0302 	orr.w	r3, r3, #2
 800d41e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d422:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d424:	2b00      	cmp	r3, #0
 800d426:	d007      	beq.n	800d438 <create_name+0x268>
 800d428:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d42a:	4619      	mov	r1, r3
 800d42c:	481d      	ldr	r0, [pc, #116]	@ (800d4a4 <create_name+0x2d4>)
 800d42e:	f7fe fcfb 	bl	800be28 <chk_chr>
 800d432:	4603      	mov	r3, r0
 800d434:	2b00      	cmp	r3, #0
 800d436:	d008      	beq.n	800d44a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d438:	235f      	movs	r3, #95	@ 0x5f
 800d43a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d43c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d440:	f043 0303 	orr.w	r3, r3, #3
 800d444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d448:	e01b      	b.n	800d482 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d44a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d44c:	2b40      	cmp	r3, #64	@ 0x40
 800d44e:	d909      	bls.n	800d464 <create_name+0x294>
 800d450:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d452:	2b5a      	cmp	r3, #90	@ 0x5a
 800d454:	d806      	bhi.n	800d464 <create_name+0x294>
					b |= 2;
 800d456:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d45a:	f043 0302 	orr.w	r3, r3, #2
 800d45e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d462:	e00e      	b.n	800d482 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d464:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d466:	2b60      	cmp	r3, #96	@ 0x60
 800d468:	d90b      	bls.n	800d482 <create_name+0x2b2>
 800d46a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d46c:	2b7a      	cmp	r3, #122	@ 0x7a
 800d46e:	d808      	bhi.n	800d482 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d470:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d474:	f043 0301 	orr.w	r3, r3, #1
 800d478:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d47c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d47e:	3b20      	subs	r3, #32
 800d480:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d482:	6a3b      	ldr	r3, [r7, #32]
 800d484:	1c5a      	adds	r2, r3, #1
 800d486:	623a      	str	r2, [r7, #32]
 800d488:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d48a:	b2d1      	uxtb	r1, r2
 800d48c:	687a      	ldr	r2, [r7, #4]
 800d48e:	4413      	add	r3, r2
 800d490:	460a      	mov	r2, r1
 800d492:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d496:	e763      	b.n	800d360 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d498:	bf00      	nop
 800d49a:	e006      	b.n	800d4aa <create_name+0x2da>
 800d49c:	0801f9c8 	.word	0x0801f9c8
 800d4a0:	080226a0 	.word	0x080226a0
 800d4a4:	0801f9d4 	.word	0x0801f9d4
			if (si > di) break;			/* No extension */
 800d4a8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d4b0:	2be5      	cmp	r3, #229	@ 0xe5
 800d4b2:	d103      	bne.n	800d4bc <create_name+0x2ec>
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	2205      	movs	r2, #5
 800d4b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800d4bc:	69fb      	ldr	r3, [r7, #28]
 800d4be:	2b08      	cmp	r3, #8
 800d4c0:	d104      	bne.n	800d4cc <create_name+0x2fc>
 800d4c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d4c6:	009b      	lsls	r3, r3, #2
 800d4c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d4cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d4d0:	f003 030c 	and.w	r3, r3, #12
 800d4d4:	2b0c      	cmp	r3, #12
 800d4d6:	d005      	beq.n	800d4e4 <create_name+0x314>
 800d4d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d4dc:	f003 0303 	and.w	r3, r3, #3
 800d4e0:	2b03      	cmp	r3, #3
 800d4e2:	d105      	bne.n	800d4f0 <create_name+0x320>
 800d4e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4e8:	f043 0302 	orr.w	r3, r3, #2
 800d4ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d4f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4f4:	f003 0302 	and.w	r3, r3, #2
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d117      	bne.n	800d52c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d4fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d500:	f003 0303 	and.w	r3, r3, #3
 800d504:	2b01      	cmp	r3, #1
 800d506:	d105      	bne.n	800d514 <create_name+0x344>
 800d508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d50c:	f043 0310 	orr.w	r3, r3, #16
 800d510:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d514:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d518:	f003 030c 	and.w	r3, r3, #12
 800d51c:	2b04      	cmp	r3, #4
 800d51e:	d105      	bne.n	800d52c <create_name+0x35c>
 800d520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d524:	f043 0308 	orr.w	r3, r3, #8
 800d528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d532:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800d536:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d538:	4618      	mov	r0, r3
 800d53a:	3728      	adds	r7, #40	@ 0x28
 800d53c:	46bd      	mov	sp, r7
 800d53e:	bd80      	pop	{r7, pc}

0800d540 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b086      	sub	sp, #24
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d54e:	693b      	ldr	r3, [r7, #16]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d554:	e002      	b.n	800d55c <follow_path+0x1c>
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	3301      	adds	r3, #1
 800d55a:	603b      	str	r3, [r7, #0]
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	781b      	ldrb	r3, [r3, #0]
 800d560:	2b2f      	cmp	r3, #47	@ 0x2f
 800d562:	d0f8      	beq.n	800d556 <follow_path+0x16>
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	2b5c      	cmp	r3, #92	@ 0x5c
 800d56a:	d0f4      	beq.n	800d556 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	2200      	movs	r2, #0
 800d570:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d572:	683b      	ldr	r3, [r7, #0]
 800d574:	781b      	ldrb	r3, [r3, #0]
 800d576:	2b1f      	cmp	r3, #31
 800d578:	d80a      	bhi.n	800d590 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2280      	movs	r2, #128	@ 0x80
 800d57e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d582:	2100      	movs	r1, #0
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f7ff f91d 	bl	800c7c4 <dir_sdi>
 800d58a:	4603      	mov	r3, r0
 800d58c:	75fb      	strb	r3, [r7, #23]
 800d58e:	e043      	b.n	800d618 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d590:	463b      	mov	r3, r7
 800d592:	4619      	mov	r1, r3
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f7ff fe1b 	bl	800d1d0 <create_name>
 800d59a:	4603      	mov	r3, r0
 800d59c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d59e:	7dfb      	ldrb	r3, [r7, #23]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d134      	bne.n	800d60e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d5a4:	6878      	ldr	r0, [r7, #4]
 800d5a6:	f7ff fc5a 	bl	800ce5e <dir_find>
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d5b4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d5b6:	7dfb      	ldrb	r3, [r7, #23]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d00a      	beq.n	800d5d2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d5bc:	7dfb      	ldrb	r3, [r7, #23]
 800d5be:	2b04      	cmp	r3, #4
 800d5c0:	d127      	bne.n	800d612 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d5c2:	7afb      	ldrb	r3, [r7, #11]
 800d5c4:	f003 0304 	and.w	r3, r3, #4
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d122      	bne.n	800d612 <follow_path+0xd2>
 800d5cc:	2305      	movs	r3, #5
 800d5ce:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d5d0:	e01f      	b.n	800d612 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d5d2:	7afb      	ldrb	r3, [r7, #11]
 800d5d4:	f003 0304 	and.w	r3, r3, #4
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d11c      	bne.n	800d616 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d5dc:	693b      	ldr	r3, [r7, #16]
 800d5de:	799b      	ldrb	r3, [r3, #6]
 800d5e0:	f003 0310 	and.w	r3, r3, #16
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d102      	bne.n	800d5ee <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d5e8:	2305      	movs	r3, #5
 800d5ea:	75fb      	strb	r3, [r7, #23]
 800d5ec:	e014      	b.n	800d618 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	695b      	ldr	r3, [r3, #20]
 800d5f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5fc:	4413      	add	r3, r2
 800d5fe:	4619      	mov	r1, r3
 800d600:	68f8      	ldr	r0, [r7, #12]
 800d602:	f7ff fa66 	bl	800cad2 <ld_clust>
 800d606:	4602      	mov	r2, r0
 800d608:	693b      	ldr	r3, [r7, #16]
 800d60a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d60c:	e7c0      	b.n	800d590 <follow_path+0x50>
			if (res != FR_OK) break;
 800d60e:	bf00      	nop
 800d610:	e002      	b.n	800d618 <follow_path+0xd8>
				break;
 800d612:	bf00      	nop
 800d614:	e000      	b.n	800d618 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d616:	bf00      	nop
			}
		}
	}

	return res;
 800d618:	7dfb      	ldrb	r3, [r7, #23]
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3718      	adds	r7, #24
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}

0800d622 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d622:	b480      	push	{r7}
 800d624:	b087      	sub	sp, #28
 800d626:	af00      	add	r7, sp, #0
 800d628:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d62a:	f04f 33ff 	mov.w	r3, #4294967295
 800d62e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d031      	beq.n	800d69c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	617b      	str	r3, [r7, #20]
 800d63e:	e002      	b.n	800d646 <get_ldnumber+0x24>
 800d640:	697b      	ldr	r3, [r7, #20]
 800d642:	3301      	adds	r3, #1
 800d644:	617b      	str	r3, [r7, #20]
 800d646:	697b      	ldr	r3, [r7, #20]
 800d648:	781b      	ldrb	r3, [r3, #0]
 800d64a:	2b1f      	cmp	r3, #31
 800d64c:	d903      	bls.n	800d656 <get_ldnumber+0x34>
 800d64e:	697b      	ldr	r3, [r7, #20]
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	2b3a      	cmp	r3, #58	@ 0x3a
 800d654:	d1f4      	bne.n	800d640 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	781b      	ldrb	r3, [r3, #0]
 800d65a:	2b3a      	cmp	r3, #58	@ 0x3a
 800d65c:	d11c      	bne.n	800d698 <get_ldnumber+0x76>
			tp = *path;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	1c5a      	adds	r2, r3, #1
 800d668:	60fa      	str	r2, [r7, #12]
 800d66a:	781b      	ldrb	r3, [r3, #0]
 800d66c:	3b30      	subs	r3, #48	@ 0x30
 800d66e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	2b09      	cmp	r3, #9
 800d674:	d80e      	bhi.n	800d694 <get_ldnumber+0x72>
 800d676:	68fa      	ldr	r2, [r7, #12]
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d10a      	bne.n	800d694 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d107      	bne.n	800d694 <get_ldnumber+0x72>
					vol = (int)i;
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	3301      	adds	r3, #1
 800d68c:	617b      	str	r3, [r7, #20]
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	697a      	ldr	r2, [r7, #20]
 800d692:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d694:	693b      	ldr	r3, [r7, #16]
 800d696:	e002      	b.n	800d69e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d698:	2300      	movs	r3, #0
 800d69a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d69c:	693b      	ldr	r3, [r7, #16]
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	371c      	adds	r7, #28
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a8:	4770      	bx	lr
	...

0800d6ac <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b082      	sub	sp, #8
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	70da      	strb	r2, [r3, #3]
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f04f 32ff 	mov.w	r2, #4294967295
 800d6c2:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d6c4:	6839      	ldr	r1, [r7, #0]
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f7fe fd6e 	bl	800c1a8 <move_window>
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d001      	beq.n	800d6d6 <check_fs+0x2a>
 800d6d2:	2304      	movs	r3, #4
 800d6d4:	e038      	b.n	800d748 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	3338      	adds	r3, #56	@ 0x38
 800d6da:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7fe fabc 	bl	800bc5c <ld_word>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d001      	beq.n	800d6f4 <check_fs+0x48>
 800d6f0:	2303      	movs	r3, #3
 800d6f2:	e029      	b.n	800d748 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d6fa:	2be9      	cmp	r3, #233	@ 0xe9
 800d6fc:	d009      	beq.n	800d712 <check_fs+0x66>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d704:	2beb      	cmp	r3, #235	@ 0xeb
 800d706:	d11e      	bne.n	800d746 <check_fs+0x9a>
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800d70e:	2b90      	cmp	r3, #144	@ 0x90
 800d710:	d119      	bne.n	800d746 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	3338      	adds	r3, #56	@ 0x38
 800d716:	3336      	adds	r3, #54	@ 0x36
 800d718:	4618      	mov	r0, r3
 800d71a:	f7fe fab8 	bl	800bc8e <ld_dword>
 800d71e:	4603      	mov	r3, r0
 800d720:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d724:	4a0a      	ldr	r2, [pc, #40]	@ (800d750 <check_fs+0xa4>)
 800d726:	4293      	cmp	r3, r2
 800d728:	d101      	bne.n	800d72e <check_fs+0x82>
 800d72a:	2300      	movs	r3, #0
 800d72c:	e00c      	b.n	800d748 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	3338      	adds	r3, #56	@ 0x38
 800d732:	3352      	adds	r3, #82	@ 0x52
 800d734:	4618      	mov	r0, r3
 800d736:	f7fe faaa 	bl	800bc8e <ld_dword>
 800d73a:	4603      	mov	r3, r0
 800d73c:	4a05      	ldr	r2, [pc, #20]	@ (800d754 <check_fs+0xa8>)
 800d73e:	4293      	cmp	r3, r2
 800d740:	d101      	bne.n	800d746 <check_fs+0x9a>
 800d742:	2300      	movs	r3, #0
 800d744:	e000      	b.n	800d748 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d746:	2302      	movs	r3, #2
}
 800d748:	4618      	mov	r0, r3
 800d74a:	3708      	adds	r7, #8
 800d74c:	46bd      	mov	sp, r7
 800d74e:	bd80      	pop	{r7, pc}
 800d750:	00544146 	.word	0x00544146
 800d754:	33544146 	.word	0x33544146

0800d758 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b096      	sub	sp, #88	@ 0x58
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	60f8      	str	r0, [r7, #12]
 800d760:	60b9      	str	r1, [r7, #8]
 800d762:	4613      	mov	r3, r2
 800d764:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	2200      	movs	r2, #0
 800d76a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d76c:	68f8      	ldr	r0, [r7, #12]
 800d76e:	f7ff ff58 	bl	800d622 <get_ldnumber>
 800d772:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d776:	2b00      	cmp	r3, #0
 800d778:	da01      	bge.n	800d77e <find_volume+0x26>
 800d77a:	230b      	movs	r3, #11
 800d77c:	e235      	b.n	800dbea <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d77e:	4aa5      	ldr	r2, [pc, #660]	@ (800da14 <find_volume+0x2bc>)
 800d780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d786:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d101      	bne.n	800d792 <find_volume+0x3a>
 800d78e:	230c      	movs	r3, #12
 800d790:	e22b      	b.n	800dbea <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800d792:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d794:	f7fe fb63 	bl	800be5e <lock_fs>
 800d798:	4603      	mov	r3, r0
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d101      	bne.n	800d7a2 <find_volume+0x4a>
 800d79e:	230f      	movs	r3, #15
 800d7a0:	e223      	b.n	800dbea <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d7a6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d7a8:	79fb      	ldrb	r3, [r7, #7]
 800d7aa:	f023 0301 	bic.w	r3, r3, #1
 800d7ae:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7b2:	781b      	ldrb	r3, [r3, #0]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d01a      	beq.n	800d7ee <find_volume+0x96>
		stat = disk_status(fs->drv);
 800d7b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ba:	785b      	ldrb	r3, [r3, #1]
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f7fe f9cb 	bl	800bb58 <disk_status>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d7c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d7cc:	f003 0301 	and.w	r3, r3, #1
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d10c      	bne.n	800d7ee <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d7d4:	79fb      	ldrb	r3, [r7, #7]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d007      	beq.n	800d7ea <find_volume+0x92>
 800d7da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d7de:	f003 0304 	and.w	r3, r3, #4
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d001      	beq.n	800d7ea <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800d7e6:	230a      	movs	r3, #10
 800d7e8:	e1ff      	b.n	800dbea <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	e1fd      	b.n	800dbea <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d7f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7f6:	b2da      	uxtb	r2, r3
 800d7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7fa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7fe:	785b      	ldrb	r3, [r3, #1]
 800d800:	4618      	mov	r0, r3
 800d802:	f7fe f9c3 	bl	800bb8c <disk_initialize>
 800d806:	4603      	mov	r3, r0
 800d808:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d80c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d810:	f003 0301 	and.w	r3, r3, #1
 800d814:	2b00      	cmp	r3, #0
 800d816:	d001      	beq.n	800d81c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d818:	2303      	movs	r3, #3
 800d81a:	e1e6      	b.n	800dbea <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d81c:	79fb      	ldrb	r3, [r7, #7]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d007      	beq.n	800d832 <find_volume+0xda>
 800d822:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d826:	f003 0304 	and.w	r3, r3, #4
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d001      	beq.n	800d832 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800d82e:	230a      	movs	r3, #10
 800d830:	e1db      	b.n	800dbea <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d832:	2300      	movs	r3, #0
 800d834:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d836:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d838:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d83a:	f7ff ff37 	bl	800d6ac <check_fs>
 800d83e:	4603      	mov	r3, r0
 800d840:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d844:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d848:	2b02      	cmp	r3, #2
 800d84a:	d149      	bne.n	800d8e0 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d84c:	2300      	movs	r3, #0
 800d84e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d850:	e01e      	b.n	800d890 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d854:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800d858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d85a:	011b      	lsls	r3, r3, #4
 800d85c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d860:	4413      	add	r3, r2
 800d862:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d866:	3304      	adds	r3, #4
 800d868:	781b      	ldrb	r3, [r3, #0]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d006      	beq.n	800d87c <find_volume+0x124>
 800d86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d870:	3308      	adds	r3, #8
 800d872:	4618      	mov	r0, r3
 800d874:	f7fe fa0b 	bl	800bc8e <ld_dword>
 800d878:	4602      	mov	r2, r0
 800d87a:	e000      	b.n	800d87e <find_volume+0x126>
 800d87c:	2200      	movs	r2, #0
 800d87e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d880:	009b      	lsls	r3, r3, #2
 800d882:	3358      	adds	r3, #88	@ 0x58
 800d884:	443b      	add	r3, r7
 800d886:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d88a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d88c:	3301      	adds	r3, #1
 800d88e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d892:	2b03      	cmp	r3, #3
 800d894:	d9dd      	bls.n	800d852 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d896:	2300      	movs	r3, #0
 800d898:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d89a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d002      	beq.n	800d8a6 <find_volume+0x14e>
 800d8a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8a2:	3b01      	subs	r3, #1
 800d8a4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d8a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8a8:	009b      	lsls	r3, r3, #2
 800d8aa:	3358      	adds	r3, #88	@ 0x58
 800d8ac:	443b      	add	r3, r7
 800d8ae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d8b2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d8b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d005      	beq.n	800d8c6 <find_volume+0x16e>
 800d8ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d8bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d8be:	f7ff fef5 	bl	800d6ac <check_fs>
 800d8c2:	4603      	mov	r3, r0
 800d8c4:	e000      	b.n	800d8c8 <find_volume+0x170>
 800d8c6:	2303      	movs	r3, #3
 800d8c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d8cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d8d0:	2b01      	cmp	r3, #1
 800d8d2:	d905      	bls.n	800d8e0 <find_volume+0x188>
 800d8d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8d6:	3301      	adds	r3, #1
 800d8d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800d8da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8dc:	2b03      	cmp	r3, #3
 800d8de:	d9e2      	bls.n	800d8a6 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d8e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d8e4:	2b04      	cmp	r3, #4
 800d8e6:	d101      	bne.n	800d8ec <find_volume+0x194>
 800d8e8:	2301      	movs	r3, #1
 800d8ea:	e17e      	b.n	800dbea <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d8ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d8f0:	2b01      	cmp	r3, #1
 800d8f2:	d901      	bls.n	800d8f8 <find_volume+0x1a0>
 800d8f4:	230d      	movs	r3, #13
 800d8f6:	e178      	b.n	800dbea <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d8f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8fa:	3338      	adds	r3, #56	@ 0x38
 800d8fc:	330b      	adds	r3, #11
 800d8fe:	4618      	mov	r0, r3
 800d900:	f7fe f9ac 	bl	800bc5c <ld_word>
 800d904:	4603      	mov	r3, r0
 800d906:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d90a:	d001      	beq.n	800d910 <find_volume+0x1b8>
 800d90c:	230d      	movs	r3, #13
 800d90e:	e16c      	b.n	800dbea <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d912:	3338      	adds	r3, #56	@ 0x38
 800d914:	3316      	adds	r3, #22
 800d916:	4618      	mov	r0, r3
 800d918:	f7fe f9a0 	bl	800bc5c <ld_word>
 800d91c:	4603      	mov	r3, r0
 800d91e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d920:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d922:	2b00      	cmp	r3, #0
 800d924:	d106      	bne.n	800d934 <find_volume+0x1dc>
 800d926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d928:	3338      	adds	r3, #56	@ 0x38
 800d92a:	3324      	adds	r3, #36	@ 0x24
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7fe f9ae 	bl	800bc8e <ld_dword>
 800d932:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d936:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d938:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d93c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800d940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d942:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d946:	789b      	ldrb	r3, [r3, #2]
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d005      	beq.n	800d958 <find_volume+0x200>
 800d94c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d94e:	789b      	ldrb	r3, [r3, #2]
 800d950:	2b02      	cmp	r3, #2
 800d952:	d001      	beq.n	800d958 <find_volume+0x200>
 800d954:	230d      	movs	r3, #13
 800d956:	e148      	b.n	800dbea <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d95a:	789b      	ldrb	r3, [r3, #2]
 800d95c:	461a      	mov	r2, r3
 800d95e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d960:	fb02 f303 	mul.w	r3, r2, r3
 800d964:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d968:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d96c:	461a      	mov	r2, r3
 800d96e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d970:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d974:	895b      	ldrh	r3, [r3, #10]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d008      	beq.n	800d98c <find_volume+0x234>
 800d97a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d97c:	895b      	ldrh	r3, [r3, #10]
 800d97e:	461a      	mov	r2, r3
 800d980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d982:	895b      	ldrh	r3, [r3, #10]
 800d984:	3b01      	subs	r3, #1
 800d986:	4013      	ands	r3, r2
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d001      	beq.n	800d990 <find_volume+0x238>
 800d98c:	230d      	movs	r3, #13
 800d98e:	e12c      	b.n	800dbea <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d992:	3338      	adds	r3, #56	@ 0x38
 800d994:	3311      	adds	r3, #17
 800d996:	4618      	mov	r0, r3
 800d998:	f7fe f960 	bl	800bc5c <ld_word>
 800d99c:	4603      	mov	r3, r0
 800d99e:	461a      	mov	r2, r3
 800d9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a6:	891b      	ldrh	r3, [r3, #8]
 800d9a8:	f003 030f 	and.w	r3, r3, #15
 800d9ac:	b29b      	uxth	r3, r3
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d001      	beq.n	800d9b6 <find_volume+0x25e>
 800d9b2:	230d      	movs	r3, #13
 800d9b4:	e119      	b.n	800dbea <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d9b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9b8:	3338      	adds	r3, #56	@ 0x38
 800d9ba:	3313      	adds	r3, #19
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f7fe f94d 	bl	800bc5c <ld_word>
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d9c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d106      	bne.n	800d9da <find_volume+0x282>
 800d9cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9ce:	3338      	adds	r3, #56	@ 0x38
 800d9d0:	3320      	adds	r3, #32
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f7fe f95b 	bl	800bc8e <ld_dword>
 800d9d8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9dc:	3338      	adds	r3, #56	@ 0x38
 800d9de:	330e      	adds	r3, #14
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	f7fe f93b 	bl	800bc5c <ld_word>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d9ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d101      	bne.n	800d9f4 <find_volume+0x29c>
 800d9f0:	230d      	movs	r3, #13
 800d9f2:	e0fa      	b.n	800dbea <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d9f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d9f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9f8:	4413      	add	r3, r2
 800d9fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d9fc:	8912      	ldrh	r2, [r2, #8]
 800d9fe:	0912      	lsrs	r2, r2, #4
 800da00:	b292      	uxth	r2, r2
 800da02:	4413      	add	r3, r2
 800da04:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800da06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da0a:	429a      	cmp	r2, r3
 800da0c:	d204      	bcs.n	800da18 <find_volume+0x2c0>
 800da0e:	230d      	movs	r3, #13
 800da10:	e0eb      	b.n	800dbea <find_volume+0x492>
 800da12:	bf00      	nop
 800da14:	2000657c 	.word	0x2000657c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800da18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da1c:	1ad3      	subs	r3, r2, r3
 800da1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800da20:	8952      	ldrh	r2, [r2, #10]
 800da22:	fbb3 f3f2 	udiv	r3, r3, r2
 800da26:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800da28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d101      	bne.n	800da32 <find_volume+0x2da>
 800da2e:	230d      	movs	r3, #13
 800da30:	e0db      	b.n	800dbea <find_volume+0x492>
		fmt = FS_FAT32;
 800da32:	2303      	movs	r3, #3
 800da34:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800da38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da3a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800da3e:	4293      	cmp	r3, r2
 800da40:	d802      	bhi.n	800da48 <find_volume+0x2f0>
 800da42:	2302      	movs	r3, #2
 800da44:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800da48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da4a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800da4e:	4293      	cmp	r3, r2
 800da50:	d802      	bhi.n	800da58 <find_volume+0x300>
 800da52:	2301      	movs	r3, #1
 800da54:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800da58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da5a:	1c9a      	adds	r2, r3, #2
 800da5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da5e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800da60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da62:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800da64:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800da66:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800da68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da6a:	441a      	add	r2, r3
 800da6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da6e:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800da70:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800da72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da74:	441a      	add	r2, r3
 800da76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da78:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800da7a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800da7e:	2b03      	cmp	r3, #3
 800da80:	d11e      	bne.n	800dac0 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800da82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da84:	3338      	adds	r3, #56	@ 0x38
 800da86:	332a      	adds	r3, #42	@ 0x2a
 800da88:	4618      	mov	r0, r3
 800da8a:	f7fe f8e7 	bl	800bc5c <ld_word>
 800da8e:	4603      	mov	r3, r0
 800da90:	2b00      	cmp	r3, #0
 800da92:	d001      	beq.n	800da98 <find_volume+0x340>
 800da94:	230d      	movs	r3, #13
 800da96:	e0a8      	b.n	800dbea <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800da98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da9a:	891b      	ldrh	r3, [r3, #8]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d001      	beq.n	800daa4 <find_volume+0x34c>
 800daa0:	230d      	movs	r3, #13
 800daa2:	e0a2      	b.n	800dbea <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800daa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daa6:	3338      	adds	r3, #56	@ 0x38
 800daa8:	332c      	adds	r3, #44	@ 0x2c
 800daaa:	4618      	mov	r0, r3
 800daac:	f7fe f8ef 	bl	800bc8e <ld_dword>
 800dab0:	4602      	mov	r2, r0
 800dab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dab4:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dab8:	69db      	ldr	r3, [r3, #28]
 800daba:	009b      	lsls	r3, r3, #2
 800dabc:	647b      	str	r3, [r7, #68]	@ 0x44
 800dabe:	e01f      	b.n	800db00 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac2:	891b      	ldrh	r3, [r3, #8]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d101      	bne.n	800dacc <find_volume+0x374>
 800dac8:	230d      	movs	r3, #13
 800daca:	e08e      	b.n	800dbea <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dace:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dad2:	441a      	add	r2, r3
 800dad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad6:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dad8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dadc:	2b02      	cmp	r3, #2
 800dade:	d103      	bne.n	800dae8 <find_volume+0x390>
 800dae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae2:	69db      	ldr	r3, [r3, #28]
 800dae4:	005b      	lsls	r3, r3, #1
 800dae6:	e00a      	b.n	800dafe <find_volume+0x3a6>
 800dae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daea:	69da      	ldr	r2, [r3, #28]
 800daec:	4613      	mov	r3, r2
 800daee:	005b      	lsls	r3, r3, #1
 800daf0:	4413      	add	r3, r2
 800daf2:	085a      	lsrs	r2, r3, #1
 800daf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf6:	69db      	ldr	r3, [r3, #28]
 800daf8:	f003 0301 	and.w	r3, r3, #1
 800dafc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dafe:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800db00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db02:	6a1a      	ldr	r2, [r3, #32]
 800db04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db06:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800db0a:	0a5b      	lsrs	r3, r3, #9
 800db0c:	429a      	cmp	r2, r3
 800db0e:	d201      	bcs.n	800db14 <find_volume+0x3bc>
 800db10:	230d      	movs	r3, #13
 800db12:	e06a      	b.n	800dbea <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800db14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db16:	f04f 32ff 	mov.w	r2, #4294967295
 800db1a:	619a      	str	r2, [r3, #24]
 800db1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db1e:	699a      	ldr	r2, [r3, #24]
 800db20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db22:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800db24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db26:	2280      	movs	r2, #128	@ 0x80
 800db28:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800db2a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800db2e:	2b03      	cmp	r3, #3
 800db30:	d149      	bne.n	800dbc6 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800db32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db34:	3338      	adds	r3, #56	@ 0x38
 800db36:	3330      	adds	r3, #48	@ 0x30
 800db38:	4618      	mov	r0, r3
 800db3a:	f7fe f88f 	bl	800bc5c <ld_word>
 800db3e:	4603      	mov	r3, r0
 800db40:	2b01      	cmp	r3, #1
 800db42:	d140      	bne.n	800dbc6 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800db44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db46:	3301      	adds	r3, #1
 800db48:	4619      	mov	r1, r3
 800db4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800db4c:	f7fe fb2c 	bl	800c1a8 <move_window>
 800db50:	4603      	mov	r3, r0
 800db52:	2b00      	cmp	r3, #0
 800db54:	d137      	bne.n	800dbc6 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800db56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db58:	2200      	movs	r2, #0
 800db5a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800db5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db5e:	3338      	adds	r3, #56	@ 0x38
 800db60:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800db64:	4618      	mov	r0, r3
 800db66:	f7fe f879 	bl	800bc5c <ld_word>
 800db6a:	4603      	mov	r3, r0
 800db6c:	461a      	mov	r2, r3
 800db6e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800db72:	429a      	cmp	r2, r3
 800db74:	d127      	bne.n	800dbc6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800db76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db78:	3338      	adds	r3, #56	@ 0x38
 800db7a:	4618      	mov	r0, r3
 800db7c:	f7fe f887 	bl	800bc8e <ld_dword>
 800db80:	4603      	mov	r3, r0
 800db82:	4a1c      	ldr	r2, [pc, #112]	@ (800dbf4 <find_volume+0x49c>)
 800db84:	4293      	cmp	r3, r2
 800db86:	d11e      	bne.n	800dbc6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800db88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db8a:	3338      	adds	r3, #56	@ 0x38
 800db8c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800db90:	4618      	mov	r0, r3
 800db92:	f7fe f87c 	bl	800bc8e <ld_dword>
 800db96:	4603      	mov	r3, r0
 800db98:	4a17      	ldr	r2, [pc, #92]	@ (800dbf8 <find_volume+0x4a0>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d113      	bne.n	800dbc6 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800db9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dba0:	3338      	adds	r3, #56	@ 0x38
 800dba2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800dba6:	4618      	mov	r0, r3
 800dba8:	f7fe f871 	bl	800bc8e <ld_dword>
 800dbac:	4602      	mov	r2, r0
 800dbae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb0:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dbb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb4:	3338      	adds	r3, #56	@ 0x38
 800dbb6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f7fe f867 	bl	800bc8e <ld_dword>
 800dbc0:	4602      	mov	r2, r0
 800dbc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbc4:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800dbc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbc8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800dbcc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800dbce:	4b0b      	ldr	r3, [pc, #44]	@ (800dbfc <find_volume+0x4a4>)
 800dbd0:	881b      	ldrh	r3, [r3, #0]
 800dbd2:	3301      	adds	r3, #1
 800dbd4:	b29a      	uxth	r2, r3
 800dbd6:	4b09      	ldr	r3, [pc, #36]	@ (800dbfc <find_volume+0x4a4>)
 800dbd8:	801a      	strh	r2, [r3, #0]
 800dbda:	4b08      	ldr	r3, [pc, #32]	@ (800dbfc <find_volume+0x4a4>)
 800dbdc:	881a      	ldrh	r2, [r3, #0]
 800dbde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbe0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800dbe2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dbe4:	f7fe fa78 	bl	800c0d8 <clear_lock>
#endif
	return FR_OK;
 800dbe8:	2300      	movs	r3, #0
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3758      	adds	r7, #88	@ 0x58
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	bd80      	pop	{r7, pc}
 800dbf2:	bf00      	nop
 800dbf4:	41615252 	.word	0x41615252
 800dbf8:	61417272 	.word	0x61417272
 800dbfc:	20006580 	.word	0x20006580

0800dc00 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b084      	sub	sp, #16
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
 800dc08:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800dc0a:	2309      	movs	r3, #9
 800dc0c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d02e      	beq.n	800dc72 <validate+0x72>
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d02a      	beq.n	800dc72 <validate+0x72>
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	781b      	ldrb	r3, [r3, #0]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d025      	beq.n	800dc72 <validate+0x72>
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	889a      	ldrh	r2, [r3, #4]
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	88db      	ldrh	r3, [r3, #6]
 800dc30:	429a      	cmp	r2, r3
 800dc32:	d11e      	bne.n	800dc72 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	4618      	mov	r0, r3
 800dc3a:	f7fe f910 	bl	800be5e <lock_fs>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d014      	beq.n	800dc6e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	785b      	ldrb	r3, [r3, #1]
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f7fd ff84 	bl	800bb58 <disk_status>
 800dc50:	4603      	mov	r3, r0
 800dc52:	f003 0301 	and.w	r3, r3, #1
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d102      	bne.n	800dc60 <validate+0x60>
				res = FR_OK;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	73fb      	strb	r3, [r7, #15]
 800dc5e:	e008      	b.n	800dc72 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	2100      	movs	r1, #0
 800dc66:	4618      	mov	r0, r3
 800dc68:	f7fe f90f 	bl	800be8a <unlock_fs>
 800dc6c:	e001      	b.n	800dc72 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800dc6e:	230f      	movs	r3, #15
 800dc70:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800dc72:	7bfb      	ldrb	r3, [r7, #15]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d102      	bne.n	800dc7e <validate+0x7e>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	e000      	b.n	800dc80 <validate+0x80>
 800dc7e:	2300      	movs	r3, #0
 800dc80:	683a      	ldr	r2, [r7, #0]
 800dc82:	6013      	str	r3, [r2, #0]
	return res;
 800dc84:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	3710      	adds	r7, #16
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
	...

0800dc90 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b088      	sub	sp, #32
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	60f8      	str	r0, [r7, #12]
 800dc98:	60b9      	str	r1, [r7, #8]
 800dc9a:	4613      	mov	r3, r2
 800dc9c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800dc9e:	68bb      	ldr	r3, [r7, #8]
 800dca0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800dca2:	f107 0310 	add.w	r3, r7, #16
 800dca6:	4618      	mov	r0, r3
 800dca8:	f7ff fcbb 	bl	800d622 <get_ldnumber>
 800dcac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800dcae:	69fb      	ldr	r3, [r7, #28]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	da01      	bge.n	800dcb8 <f_mount+0x28>
 800dcb4:	230b      	movs	r3, #11
 800dcb6:	e048      	b.n	800dd4a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800dcb8:	4a26      	ldr	r2, [pc, #152]	@ (800dd54 <f_mount+0xc4>)
 800dcba:	69fb      	ldr	r3, [r7, #28]
 800dcbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dcc0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800dcc2:	69bb      	ldr	r3, [r7, #24]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d00f      	beq.n	800dce8 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800dcc8:	69b8      	ldr	r0, [r7, #24]
 800dcca:	f7fe fa05 	bl	800c0d8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800dcce:	69bb      	ldr	r3, [r7, #24]
 800dcd0:	691b      	ldr	r3, [r3, #16]
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	f000 fff9 	bl	800ecca <ff_del_syncobj>
 800dcd8:	4603      	mov	r3, r0
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d101      	bne.n	800dce2 <f_mount+0x52>
 800dcde:	2302      	movs	r3, #2
 800dce0:	e033      	b.n	800dd4a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800dce2:	69bb      	ldr	r3, [r7, #24]
 800dce4:	2200      	movs	r2, #0
 800dce6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d00f      	beq.n	800dd0e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800dcf4:	69fb      	ldr	r3, [r7, #28]
 800dcf6:	b2da      	uxtb	r2, r3
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	3310      	adds	r3, #16
 800dcfc:	4619      	mov	r1, r3
 800dcfe:	4610      	mov	r0, r2
 800dd00:	f000 ffc8 	bl	800ec94 <ff_cre_syncobj>
 800dd04:	4603      	mov	r3, r0
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d101      	bne.n	800dd0e <f_mount+0x7e>
 800dd0a:	2302      	movs	r3, #2
 800dd0c:	e01d      	b.n	800dd4a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800dd0e:	68fa      	ldr	r2, [r7, #12]
 800dd10:	4910      	ldr	r1, [pc, #64]	@ (800dd54 <f_mount+0xc4>)
 800dd12:	69fb      	ldr	r3, [r7, #28]
 800dd14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d002      	beq.n	800dd24 <f_mount+0x94>
 800dd1e:	79fb      	ldrb	r3, [r7, #7]
 800dd20:	2b01      	cmp	r3, #1
 800dd22:	d001      	beq.n	800dd28 <f_mount+0x98>
 800dd24:	2300      	movs	r3, #0
 800dd26:	e010      	b.n	800dd4a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800dd28:	f107 010c 	add.w	r1, r7, #12
 800dd2c:	f107 0308 	add.w	r3, r7, #8
 800dd30:	2200      	movs	r2, #0
 800dd32:	4618      	mov	r0, r3
 800dd34:	f7ff fd10 	bl	800d758 <find_volume>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	7dfa      	ldrb	r2, [r7, #23]
 800dd40:	4611      	mov	r1, r2
 800dd42:	4618      	mov	r0, r3
 800dd44:	f7fe f8a1 	bl	800be8a <unlock_fs>
 800dd48:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	3720      	adds	r7, #32
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
 800dd52:	bf00      	nop
 800dd54:	2000657c 	.word	0x2000657c

0800dd58 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 800dd5e:	af00      	add	r7, sp, #0
 800dd60:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dd64:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800dd68:	6018      	str	r0, [r3, #0]
 800dd6a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dd6e:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800dd72:	6019      	str	r1, [r3, #0]
 800dd74:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dd78:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dd7c:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800dd7e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dd82:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d101      	bne.n	800dd90 <f_open+0x38>
 800dd8c:	2309      	movs	r3, #9
 800dd8e:	e299      	b.n	800e2c4 <f_open+0x56c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800dd90:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dd94:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dd98:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800dd9c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800dda0:	7812      	ldrb	r2, [r2, #0]
 800dda2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800dda6:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800dda8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ddac:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ddb0:	781a      	ldrb	r2, [r3, #0]
 800ddb2:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800ddb6:	f107 0308 	add.w	r3, r7, #8
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7ff fccc 	bl	800d758 <find_volume>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800ddc6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	f040 8265 	bne.w	800e29a <f_open+0x542>
		dj.obj.fs = fs;
 800ddd0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ddd4:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800ddd8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dddc:	f107 0214 	add.w	r2, r7, #20
 800dde0:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800dde2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dde6:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800ddea:	681a      	ldr	r2, [r3, #0]
 800ddec:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800ddf0:	4611      	mov	r1, r2
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f7ff fba4 	bl	800d540 <follow_path>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ddfe:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800de02:	2b00      	cmp	r3, #0
 800de04:	d11c      	bne.n	800de40 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800de06:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800de0a:	b25b      	sxtb	r3, r3
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	da03      	bge.n	800de18 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800de10:	2306      	movs	r3, #6
 800de12:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800de16:	e013      	b.n	800de40 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800de18:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de1c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800de20:	781b      	ldrb	r3, [r3, #0]
 800de22:	2b01      	cmp	r3, #1
 800de24:	bf8c      	ite	hi
 800de26:	2301      	movhi	r3, #1
 800de28:	2300      	movls	r3, #0
 800de2a:	b2db      	uxtb	r3, r3
 800de2c:	461a      	mov	r2, r3
 800de2e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800de32:	4611      	mov	r1, r2
 800de34:	4618      	mov	r0, r3
 800de36:	f7fe f843 	bl	800bec0 <chk_lock>
 800de3a:	4603      	mov	r3, r0
 800de3c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800de40:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de44:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800de48:	781b      	ldrb	r3, [r3, #0]
 800de4a:	f003 031c 	and.w	r3, r3, #28
 800de4e:	2b00      	cmp	r3, #0
 800de50:	f000 80a7 	beq.w	800dfa2 <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 800de54:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d01f      	beq.n	800de9c <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800de5c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800de60:	2b04      	cmp	r3, #4
 800de62:	d10e      	bne.n	800de82 <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800de64:	f7fe f888 	bl	800bf78 <enq_lock>
 800de68:	4603      	mov	r3, r0
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d006      	beq.n	800de7c <f_open+0x124>
 800de6e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800de72:	4618      	mov	r0, r3
 800de74:	f7ff f8b4 	bl	800cfe0 <dir_register>
 800de78:	4603      	mov	r3, r0
 800de7a:	e000      	b.n	800de7e <f_open+0x126>
 800de7c:	2312      	movs	r3, #18
 800de7e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800de82:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de86:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800de8a:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800de8e:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800de92:	7812      	ldrb	r2, [r2, #0]
 800de94:	f042 0208 	orr.w	r2, r2, #8
 800de98:	701a      	strb	r2, [r3, #0]
 800de9a:	e015      	b.n	800dec8 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800de9c:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800dea0:	f003 0311 	and.w	r3, r3, #17
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d003      	beq.n	800deb0 <f_open+0x158>
					res = FR_DENIED;
 800dea8:	2307      	movs	r3, #7
 800deaa:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800deae:	e00b      	b.n	800dec8 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800deb0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800deb4:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800deb8:	781b      	ldrb	r3, [r3, #0]
 800deba:	f003 0304 	and.w	r3, r3, #4
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d002      	beq.n	800dec8 <f_open+0x170>
 800dec2:	2308      	movs	r3, #8
 800dec4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800dec8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800decc:	2b00      	cmp	r3, #0
 800dece:	f040 8088 	bne.w	800dfe2 <f_open+0x28a>
 800ded2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ded6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800deda:	781b      	ldrb	r3, [r3, #0]
 800dedc:	f003 0308 	and.w	r3, r3, #8
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d07e      	beq.n	800dfe2 <f_open+0x28a>
				dw = GET_FATTIME();
 800dee4:	f7fc fde2 	bl	800aaac <get_fattime>
 800dee8:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800deec:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800def0:	330e      	adds	r3, #14
 800def2:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800def6:	4618      	mov	r0, r3
 800def8:	f7fd ff07 	bl	800bd0a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800defc:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800df00:	3316      	adds	r3, #22
 800df02:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800df06:	4618      	mov	r0, r3
 800df08:	f7fd feff 	bl	800bd0a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800df0c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800df10:	330b      	adds	r3, #11
 800df12:	2220      	movs	r2, #32
 800df14:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800df16:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800df1a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800df1e:	4611      	mov	r1, r2
 800df20:	4618      	mov	r0, r3
 800df22:	f7fe fdd6 	bl	800cad2 <ld_clust>
 800df26:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800df2a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800df2e:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 800df32:	2200      	movs	r2, #0
 800df34:	4618      	mov	r0, r3
 800df36:	f7fe fdeb 	bl	800cb10 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800df3a:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800df3e:	331c      	adds	r3, #28
 800df40:	2100      	movs	r1, #0
 800df42:	4618      	mov	r0, r3
 800df44:	f7fd fee1 	bl	800bd0a <st_dword>
					fs->wflag = 1;
 800df48:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800df4c:	2201      	movs	r2, #1
 800df4e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800df50:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800df54:	2b00      	cmp	r3, #0
 800df56:	d044      	beq.n	800dfe2 <f_open+0x28a>
						dw = fs->winsect;
 800df58:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800df5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df5e:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800df62:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800df66:	2200      	movs	r2, #0
 800df68:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 800df6c:	4618      	mov	r0, r3
 800df6e:	f7fe faf8 	bl	800c562 <remove_chain>
 800df72:	4603      	mov	r3, r0
 800df74:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 800df78:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d130      	bne.n	800dfe2 <f_open+0x28a>
							res = move_window(fs, dw);
 800df80:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800df84:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800df88:	4618      	mov	r0, r3
 800df8a:	f7fe f90d 	bl	800c1a8 <move_window>
 800df8e:	4603      	mov	r3, r0
 800df90:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800df94:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800df98:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800df9c:	3a01      	subs	r2, #1
 800df9e:	615a      	str	r2, [r3, #20]
 800dfa0:	e01f      	b.n	800dfe2 <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800dfa2:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d11b      	bne.n	800dfe2 <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800dfaa:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800dfae:	f003 0310 	and.w	r3, r3, #16
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d003      	beq.n	800dfbe <f_open+0x266>
					res = FR_NO_FILE;
 800dfb6:	2304      	movs	r3, #4
 800dfb8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800dfbc:	e011      	b.n	800dfe2 <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800dfbe:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dfc2:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dfc6:	781b      	ldrb	r3, [r3, #0]
 800dfc8:	f003 0302 	and.w	r3, r3, #2
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d008      	beq.n	800dfe2 <f_open+0x28a>
 800dfd0:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800dfd4:	f003 0301 	and.w	r3, r3, #1
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d002      	beq.n	800dfe2 <f_open+0x28a>
						res = FR_DENIED;
 800dfdc:	2307      	movs	r3, #7
 800dfde:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800dfe2:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d148      	bne.n	800e07c <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800dfea:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dfee:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dff2:	781b      	ldrb	r3, [r3, #0]
 800dff4:	f003 0308 	and.w	r3, r3, #8
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d00b      	beq.n	800e014 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800dffc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e000:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e004:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800e008:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800e00c:	7812      	ldrb	r2, [r2, #0]
 800e00e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e012:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e014:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e018:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e01a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e01e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e026:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800e02a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e02e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e036:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e03a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e03e:	781b      	ldrb	r3, [r3, #0]
 800e040:	2b01      	cmp	r3, #1
 800e042:	bf8c      	ite	hi
 800e044:	2301      	movhi	r3, #1
 800e046:	2300      	movls	r3, #0
 800e048:	b2db      	uxtb	r3, r3
 800e04a:	461a      	mov	r2, r3
 800e04c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800e050:	4611      	mov	r1, r2
 800e052:	4618      	mov	r0, r3
 800e054:	f7fd ffb2 	bl	800bfbc <inc_lock>
 800e058:	4602      	mov	r2, r0
 800e05a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e05e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e066:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e06a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	691b      	ldr	r3, [r3, #16]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d102      	bne.n	800e07c <f_open+0x324>
 800e076:	2302      	movs	r3, #2
 800e078:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e07c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e080:	2b00      	cmp	r3, #0
 800e082:	f040 810a 	bne.w	800e29a <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e086:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e08a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800e08e:	4611      	mov	r1, r2
 800e090:	4618      	mov	r0, r3
 800e092:	f7fe fd1e 	bl	800cad2 <ld_clust>
 800e096:	4602      	mov	r2, r0
 800e098:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e09c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e0a4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800e0a8:	331c      	adds	r3, #28
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f7fd fdef 	bl	800bc8e <ld_dword>
 800e0b0:	4602      	mov	r2, r0
 800e0b2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e0b6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e0be:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e0c2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e0cc:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800e0d0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e0d4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e0dc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e0e0:	88da      	ldrh	r2, [r3, #6]
 800e0e2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e0e6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e0ee:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e0f2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800e0fc:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800e100:	7812      	ldrb	r2, [r2, #0]
 800e102:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e104:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e108:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	2200      	movs	r2, #0
 800e110:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e112:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e116:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	2200      	movs	r2, #0
 800e11e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e120:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e124:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	2200      	movs	r2, #0
 800e12c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e12e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e132:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	3330      	adds	r3, #48	@ 0x30
 800e13a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e13e:	2100      	movs	r1, #0
 800e140:	4618      	mov	r0, r3
 800e142:	f7fd fe2f 	bl	800bda4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e146:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e14a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e14e:	781b      	ldrb	r3, [r3, #0]
 800e150:	f003 0320 	and.w	r3, r3, #32
 800e154:	2b00      	cmp	r3, #0
 800e156:	f000 80a0 	beq.w	800e29a <f_open+0x542>
 800e15a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e15e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	68db      	ldr	r3, [r3, #12]
 800e166:	2b00      	cmp	r3, #0
 800e168:	f000 8097 	beq.w	800e29a <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e16c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e170:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	68da      	ldr	r2, [r3, #12]
 800e178:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e17c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e184:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e188:	895b      	ldrh	r3, [r3, #10]
 800e18a:	025b      	lsls	r3, r3, #9
 800e18c:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e190:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e194:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	689b      	ldr	r3, [r3, #8]
 800e19c:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e1a0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e1a4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	68db      	ldr	r3, [r3, #12]
 800e1ac:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800e1b0:	e021      	b.n	800e1f6 <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 800e1b2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e1b6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f7fe f83d 	bl	800c240 <get_fat>
 800e1c6:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800e1ca:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800e1ce:	2b01      	cmp	r3, #1
 800e1d0:	d802      	bhi.n	800e1d8 <f_open+0x480>
 800e1d2:	2302      	movs	r3, #2
 800e1d4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e1d8:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800e1dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1e0:	d102      	bne.n	800e1e8 <f_open+0x490>
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e1e8:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800e1ec:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800e1f0:	1ad3      	subs	r3, r2, r3
 800e1f2:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800e1f6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d105      	bne.n	800e20a <f_open+0x4b2>
 800e1fe:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800e202:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800e206:	429a      	cmp	r2, r3
 800e208:	d8d3      	bhi.n	800e1b2 <f_open+0x45a>
				}
				fp->clust = clst;
 800e20a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e20e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800e218:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e21a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d13b      	bne.n	800e29a <f_open+0x542>
 800e222:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800e226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d035      	beq.n	800e29a <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e22e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e232:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800e236:	4618      	mov	r0, r3
 800e238:	f7fd ffe3 	bl	800c202 <clust2sect>
 800e23c:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 800e240:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800e244:	2b00      	cmp	r3, #0
 800e246:	d103      	bne.n	800e250 <f_open+0x4f8>
						res = FR_INT_ERR;
 800e248:	2302      	movs	r3, #2
 800e24a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800e24e:	e024      	b.n	800e29a <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e250:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800e254:	0a5a      	lsrs	r2, r3, #9
 800e256:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800e25a:	441a      	add	r2, r3
 800e25c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e260:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e268:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e26c:	7858      	ldrb	r0, [r3, #1]
 800e26e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e272:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e27c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e280:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	6a1a      	ldr	r2, [r3, #32]
 800e288:	2301      	movs	r3, #1
 800e28a:	f7fd fca7 	bl	800bbdc <disk_read>
 800e28e:	4603      	mov	r3, r0
 800e290:	2b00      	cmp	r3, #0
 800e292:	d002      	beq.n	800e29a <f_open+0x542>
 800e294:	2301      	movs	r3, #1
 800e296:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e29a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d006      	beq.n	800e2b0 <f_open+0x558>
 800e2a2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e2a6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e2b0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e2b4:	f897 2267 	ldrb.w	r2, [r7, #615]	@ 0x267
 800e2b8:	4611      	mov	r1, r2
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	f7fd fde5 	bl	800be8a <unlock_fs>
 800e2c0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}

0800e2ce <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e2ce:	b580      	push	{r7, lr}
 800e2d0:	b08e      	sub	sp, #56	@ 0x38
 800e2d2:	af00      	add	r7, sp, #0
 800e2d4:	60f8      	str	r0, [r7, #12]
 800e2d6:	60b9      	str	r1, [r7, #8]
 800e2d8:	607a      	str	r2, [r7, #4]
 800e2da:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e2dc:	68bb      	ldr	r3, [r7, #8]
 800e2de:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	f107 0214 	add.w	r2, r7, #20
 800e2ec:	4611      	mov	r1, r2
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f7ff fc86 	bl	800dc00 <validate>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e2fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d107      	bne.n	800e312 <f_read+0x44>
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	7d5b      	ldrb	r3, [r3, #21]
 800e306:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e30a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d009      	beq.n	800e326 <f_read+0x58>
 800e312:	697b      	ldr	r3, [r7, #20]
 800e314:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800e318:	4611      	mov	r1, r2
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7fd fdb5 	bl	800be8a <unlock_fs>
 800e320:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e324:	e13d      	b.n	800e5a2 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	7d1b      	ldrb	r3, [r3, #20]
 800e32a:	f003 0301 	and.w	r3, r3, #1
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d106      	bne.n	800e340 <f_read+0x72>
 800e332:	697b      	ldr	r3, [r7, #20]
 800e334:	2107      	movs	r1, #7
 800e336:	4618      	mov	r0, r3
 800e338:	f7fd fda7 	bl	800be8a <unlock_fs>
 800e33c:	2307      	movs	r3, #7
 800e33e:	e130      	b.n	800e5a2 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	68da      	ldr	r2, [r3, #12]
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	699b      	ldr	r3, [r3, #24]
 800e348:	1ad3      	subs	r3, r2, r3
 800e34a:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e34c:	687a      	ldr	r2, [r7, #4]
 800e34e:	6a3b      	ldr	r3, [r7, #32]
 800e350:	429a      	cmp	r2, r3
 800e352:	f240 811c 	bls.w	800e58e <f_read+0x2c0>
 800e356:	6a3b      	ldr	r3, [r7, #32]
 800e358:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e35a:	e118      	b.n	800e58e <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	699b      	ldr	r3, [r3, #24]
 800e360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e364:	2b00      	cmp	r3, #0
 800e366:	f040 80e4 	bne.w	800e532 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	699b      	ldr	r3, [r3, #24]
 800e36e:	0a5b      	lsrs	r3, r3, #9
 800e370:	697a      	ldr	r2, [r7, #20]
 800e372:	8952      	ldrh	r2, [r2, #10]
 800e374:	3a01      	subs	r2, #1
 800e376:	4013      	ands	r3, r2
 800e378:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e37a:	69fb      	ldr	r3, [r7, #28]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d139      	bne.n	800e3f4 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	699b      	ldr	r3, [r3, #24]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d103      	bne.n	800e390 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	689b      	ldr	r3, [r3, #8]
 800e38c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e38e:	e013      	b.n	800e3b8 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e394:	2b00      	cmp	r3, #0
 800e396:	d007      	beq.n	800e3a8 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	699b      	ldr	r3, [r3, #24]
 800e39c:	4619      	mov	r1, r3
 800e39e:	68f8      	ldr	r0, [r7, #12]
 800e3a0:	f7fe f9dc 	bl	800c75c <clmt_clust>
 800e3a4:	6338      	str	r0, [r7, #48]	@ 0x30
 800e3a6:	e007      	b.n	800e3b8 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e3a8:	68fa      	ldr	r2, [r7, #12]
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	69db      	ldr	r3, [r3, #28]
 800e3ae:	4619      	mov	r1, r3
 800e3b0:	4610      	mov	r0, r2
 800e3b2:	f7fd ff45 	bl	800c240 <get_fat>
 800e3b6:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3ba:	2b01      	cmp	r3, #1
 800e3bc:	d809      	bhi.n	800e3d2 <f_read+0x104>
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	2202      	movs	r2, #2
 800e3c2:	755a      	strb	r2, [r3, #21]
 800e3c4:	697b      	ldr	r3, [r7, #20]
 800e3c6:	2102      	movs	r1, #2
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f7fd fd5e 	bl	800be8a <unlock_fs>
 800e3ce:	2302      	movs	r3, #2
 800e3d0:	e0e7      	b.n	800e5a2 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3d8:	d109      	bne.n	800e3ee <f_read+0x120>
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	2201      	movs	r2, #1
 800e3de:	755a      	strb	r2, [r3, #21]
 800e3e0:	697b      	ldr	r3, [r7, #20]
 800e3e2:	2101      	movs	r1, #1
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f7fd fd50 	bl	800be8a <unlock_fs>
 800e3ea:	2301      	movs	r3, #1
 800e3ec:	e0d9      	b.n	800e5a2 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3f2:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e3f4:	697a      	ldr	r2, [r7, #20]
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	69db      	ldr	r3, [r3, #28]
 800e3fa:	4619      	mov	r1, r3
 800e3fc:	4610      	mov	r0, r2
 800e3fe:	f7fd ff00 	bl	800c202 <clust2sect>
 800e402:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e404:	69bb      	ldr	r3, [r7, #24]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d109      	bne.n	800e41e <f_read+0x150>
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	2202      	movs	r2, #2
 800e40e:	755a      	strb	r2, [r3, #21]
 800e410:	697b      	ldr	r3, [r7, #20]
 800e412:	2102      	movs	r1, #2
 800e414:	4618      	mov	r0, r3
 800e416:	f7fd fd38 	bl	800be8a <unlock_fs>
 800e41a:	2302      	movs	r3, #2
 800e41c:	e0c1      	b.n	800e5a2 <f_read+0x2d4>
			sect += csect;
 800e41e:	69ba      	ldr	r2, [r7, #24]
 800e420:	69fb      	ldr	r3, [r7, #28]
 800e422:	4413      	add	r3, r2
 800e424:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	0a5b      	lsrs	r3, r3, #9
 800e42a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e42c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d03e      	beq.n	800e4b0 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e432:	69fa      	ldr	r2, [r7, #28]
 800e434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e436:	4413      	add	r3, r2
 800e438:	697a      	ldr	r2, [r7, #20]
 800e43a:	8952      	ldrh	r2, [r2, #10]
 800e43c:	4293      	cmp	r3, r2
 800e43e:	d905      	bls.n	800e44c <f_read+0x17e>
					cc = fs->csize - csect;
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	895b      	ldrh	r3, [r3, #10]
 800e444:	461a      	mov	r2, r3
 800e446:	69fb      	ldr	r3, [r7, #28]
 800e448:	1ad3      	subs	r3, r2, r3
 800e44a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e44c:	697b      	ldr	r3, [r7, #20]
 800e44e:	7858      	ldrb	r0, [r3, #1]
 800e450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e452:	69ba      	ldr	r2, [r7, #24]
 800e454:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e456:	f7fd fbc1 	bl	800bbdc <disk_read>
 800e45a:	4603      	mov	r3, r0
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d009      	beq.n	800e474 <f_read+0x1a6>
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	2201      	movs	r2, #1
 800e464:	755a      	strb	r2, [r3, #21]
 800e466:	697b      	ldr	r3, [r7, #20]
 800e468:	2101      	movs	r1, #1
 800e46a:	4618      	mov	r0, r3
 800e46c:	f7fd fd0d 	bl	800be8a <unlock_fs>
 800e470:	2301      	movs	r3, #1
 800e472:	e096      	b.n	800e5a2 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	7d1b      	ldrb	r3, [r3, #20]
 800e478:	b25b      	sxtb	r3, r3
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	da14      	bge.n	800e4a8 <f_read+0x1da>
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	6a1a      	ldr	r2, [r3, #32]
 800e482:	69bb      	ldr	r3, [r7, #24]
 800e484:	1ad3      	subs	r3, r2, r3
 800e486:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e488:	429a      	cmp	r2, r3
 800e48a:	d90d      	bls.n	800e4a8 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	6a1a      	ldr	r2, [r3, #32]
 800e490:	69bb      	ldr	r3, [r7, #24]
 800e492:	1ad3      	subs	r3, r2, r3
 800e494:	025b      	lsls	r3, r3, #9
 800e496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e498:	18d0      	adds	r0, r2, r3
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	3330      	adds	r3, #48	@ 0x30
 800e49e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e4a2:	4619      	mov	r1, r3
 800e4a4:	f7fd fc5d 	bl	800bd62 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e4a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4aa:	025b      	lsls	r3, r3, #9
 800e4ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800e4ae:	e05a      	b.n	800e566 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	6a1b      	ldr	r3, [r3, #32]
 800e4b4:	69ba      	ldr	r2, [r7, #24]
 800e4b6:	429a      	cmp	r2, r3
 800e4b8:	d038      	beq.n	800e52c <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	7d1b      	ldrb	r3, [r3, #20]
 800e4be:	b25b      	sxtb	r3, r3
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	da1d      	bge.n	800e500 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	7858      	ldrb	r0, [r3, #1]
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	6a1a      	ldr	r2, [r3, #32]
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	f7fd fba2 	bl	800bc1c <disk_write>
 800e4d8:	4603      	mov	r3, r0
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d009      	beq.n	800e4f2 <f_read+0x224>
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	2201      	movs	r2, #1
 800e4e2:	755a      	strb	r2, [r3, #21]
 800e4e4:	697b      	ldr	r3, [r7, #20]
 800e4e6:	2101      	movs	r1, #1
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f7fd fcce 	bl	800be8a <unlock_fs>
 800e4ee:	2301      	movs	r3, #1
 800e4f0:	e057      	b.n	800e5a2 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	7d1b      	ldrb	r3, [r3, #20]
 800e4f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e4fa:	b2da      	uxtb	r2, r3
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e500:	697b      	ldr	r3, [r7, #20]
 800e502:	7858      	ldrb	r0, [r3, #1]
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e50a:	2301      	movs	r3, #1
 800e50c:	69ba      	ldr	r2, [r7, #24]
 800e50e:	f7fd fb65 	bl	800bbdc <disk_read>
 800e512:	4603      	mov	r3, r0
 800e514:	2b00      	cmp	r3, #0
 800e516:	d009      	beq.n	800e52c <f_read+0x25e>
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	2201      	movs	r2, #1
 800e51c:	755a      	strb	r2, [r3, #21]
 800e51e:	697b      	ldr	r3, [r7, #20]
 800e520:	2101      	movs	r1, #1
 800e522:	4618      	mov	r0, r3
 800e524:	f7fd fcb1 	bl	800be8a <unlock_fs>
 800e528:	2301      	movs	r3, #1
 800e52a:	e03a      	b.n	800e5a2 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	69ba      	ldr	r2, [r7, #24]
 800e530:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	699b      	ldr	r3, [r3, #24]
 800e536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e53a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e53e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e540:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	429a      	cmp	r2, r3
 800e546:	d901      	bls.n	800e54c <f_read+0x27e>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	699b      	ldr	r3, [r3, #24]
 800e556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e55a:	4413      	add	r3, r2
 800e55c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e55e:	4619      	mov	r1, r3
 800e560:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e562:	f7fd fbfe 	bl	800bd62 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e56a:	4413      	add	r3, r2
 800e56c:	627b      	str	r3, [r7, #36]	@ 0x24
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	699a      	ldr	r2, [r3, #24]
 800e572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e574:	441a      	add	r2, r3
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	619a      	str	r2, [r3, #24]
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	681a      	ldr	r2, [r3, #0]
 800e57e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e580:	441a      	add	r2, r3
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	601a      	str	r2, [r3, #0]
 800e586:	687a      	ldr	r2, [r7, #4]
 800e588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e58a:	1ad3      	subs	r3, r2, r3
 800e58c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2b00      	cmp	r3, #0
 800e592:	f47f aee3 	bne.w	800e35c <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	2100      	movs	r1, #0
 800e59a:	4618      	mov	r0, r3
 800e59c:	f7fd fc75 	bl	800be8a <unlock_fs>
 800e5a0:	2300      	movs	r3, #0
}
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	3738      	adds	r7, #56	@ 0x38
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	bd80      	pop	{r7, pc}

0800e5aa <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e5aa:	b580      	push	{r7, lr}
 800e5ac:	b090      	sub	sp, #64	@ 0x40
 800e5ae:	af00      	add	r7, sp, #0
 800e5b0:	6078      	str	r0, [r7, #4]
 800e5b2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f107 0208 	add.w	r2, r7, #8
 800e5ba:	4611      	mov	r1, r2
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f7ff fb1f 	bl	800dc00 <validate>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e5c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d103      	bne.n	800e5d8 <f_lseek+0x2e>
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	7d5b      	ldrb	r3, [r3, #21]
 800e5d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e5d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d009      	beq.n	800e5f4 <f_lseek+0x4a>
 800e5e0:	68bb      	ldr	r3, [r7, #8]
 800e5e2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800e5e6:	4611      	mov	r1, r2
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	f7fd fc4e 	bl	800be8a <unlock_fs>
 800e5ee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e5f2:	e229      	b.n	800ea48 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	f000 80ea 	beq.w	800e7d2 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e604:	d164      	bne.n	800e6d0 <f_lseek+0x126>
			tbl = fp->cltbl;
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e60a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e60e:	1d1a      	adds	r2, r3, #4
 800e610:	627a      	str	r2, [r7, #36]	@ 0x24
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	617b      	str	r3, [r7, #20]
 800e616:	2302      	movs	r3, #2
 800e618:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	689b      	ldr	r3, [r3, #8]
 800e61e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800e620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e622:	2b00      	cmp	r3, #0
 800e624:	d044      	beq.n	800e6b0 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e628:	613b      	str	r3, [r7, #16]
 800e62a:	2300      	movs	r3, #0
 800e62c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e62e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e630:	3302      	adds	r3, #2
 800e632:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800e634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e636:	60fb      	str	r3, [r7, #12]
 800e638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e63a:	3301      	adds	r3, #1
 800e63c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e642:	4618      	mov	r0, r3
 800e644:	f7fd fdfc 	bl	800c240 <get_fat>
 800e648:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e64c:	2b01      	cmp	r3, #1
 800e64e:	d809      	bhi.n	800e664 <f_lseek+0xba>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	2202      	movs	r2, #2
 800e654:	755a      	strb	r2, [r3, #21]
 800e656:	68bb      	ldr	r3, [r7, #8]
 800e658:	2102      	movs	r1, #2
 800e65a:	4618      	mov	r0, r3
 800e65c:	f7fd fc15 	bl	800be8a <unlock_fs>
 800e660:	2302      	movs	r3, #2
 800e662:	e1f1      	b.n	800ea48 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e66a:	d109      	bne.n	800e680 <f_lseek+0xd6>
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2201      	movs	r2, #1
 800e670:	755a      	strb	r2, [r3, #21]
 800e672:	68bb      	ldr	r3, [r7, #8]
 800e674:	2101      	movs	r1, #1
 800e676:	4618      	mov	r0, r3
 800e678:	f7fd fc07 	bl	800be8a <unlock_fs>
 800e67c:	2301      	movs	r3, #1
 800e67e:	e1e3      	b.n	800ea48 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	3301      	adds	r3, #1
 800e684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e686:	429a      	cmp	r2, r3
 800e688:	d0d4      	beq.n	800e634 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e68a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e68c:	697b      	ldr	r3, [r7, #20]
 800e68e:	429a      	cmp	r2, r3
 800e690:	d809      	bhi.n	800e6a6 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800e692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e694:	1d1a      	adds	r2, r3, #4
 800e696:	627a      	str	r2, [r7, #36]	@ 0x24
 800e698:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e69a:	601a      	str	r2, [r3, #0]
 800e69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e69e:	1d1a      	adds	r2, r3, #4
 800e6a0:	627a      	str	r2, [r7, #36]	@ 0x24
 800e6a2:	693a      	ldr	r2, [r7, #16]
 800e6a4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	69db      	ldr	r3, [r3, #28]
 800e6aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	d3ba      	bcc.n	800e626 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e6b6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e6b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e6ba:	697b      	ldr	r3, [r7, #20]
 800e6bc:	429a      	cmp	r2, r3
 800e6be:	d803      	bhi.n	800e6c8 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800e6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	601a      	str	r2, [r3, #0]
 800e6c6:	e1b6      	b.n	800ea36 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e6c8:	2311      	movs	r3, #17
 800e6ca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e6ce:	e1b2      	b.n	800ea36 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	68db      	ldr	r3, [r3, #12]
 800e6d4:	683a      	ldr	r2, [r7, #0]
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d902      	bls.n	800e6e0 <f_lseek+0x136>
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	68db      	ldr	r3, [r3, #12]
 800e6de:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	683a      	ldr	r2, [r7, #0]
 800e6e4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e6e6:	683b      	ldr	r3, [r7, #0]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	f000 81a4 	beq.w	800ea36 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e6ee:	683b      	ldr	r3, [r7, #0]
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	6878      	ldr	r0, [r7, #4]
 800e6f6:	f7fe f831 	bl	800c75c <clmt_clust>
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e700:	68ba      	ldr	r2, [r7, #8]
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	69db      	ldr	r3, [r3, #28]
 800e706:	4619      	mov	r1, r3
 800e708:	4610      	mov	r0, r2
 800e70a:	f7fd fd7a 	bl	800c202 <clust2sect>
 800e70e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e710:	69bb      	ldr	r3, [r7, #24]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d109      	bne.n	800e72a <f_lseek+0x180>
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	2202      	movs	r2, #2
 800e71a:	755a      	strb	r2, [r3, #21]
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	2102      	movs	r1, #2
 800e720:	4618      	mov	r0, r3
 800e722:	f7fd fbb2 	bl	800be8a <unlock_fs>
 800e726:	2302      	movs	r3, #2
 800e728:	e18e      	b.n	800ea48 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	3b01      	subs	r3, #1
 800e72e:	0a5b      	lsrs	r3, r3, #9
 800e730:	68ba      	ldr	r2, [r7, #8]
 800e732:	8952      	ldrh	r2, [r2, #10]
 800e734:	3a01      	subs	r2, #1
 800e736:	4013      	ands	r3, r2
 800e738:	69ba      	ldr	r2, [r7, #24]
 800e73a:	4413      	add	r3, r2
 800e73c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	699b      	ldr	r3, [r3, #24]
 800e742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e746:	2b00      	cmp	r3, #0
 800e748:	f000 8175 	beq.w	800ea36 <f_lseek+0x48c>
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	6a1b      	ldr	r3, [r3, #32]
 800e750:	69ba      	ldr	r2, [r7, #24]
 800e752:	429a      	cmp	r2, r3
 800e754:	f000 816f 	beq.w	800ea36 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	7d1b      	ldrb	r3, [r3, #20]
 800e75c:	b25b      	sxtb	r3, r3
 800e75e:	2b00      	cmp	r3, #0
 800e760:	da1d      	bge.n	800e79e <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e762:	68bb      	ldr	r3, [r7, #8]
 800e764:	7858      	ldrb	r0, [r3, #1]
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	6a1a      	ldr	r2, [r3, #32]
 800e770:	2301      	movs	r3, #1
 800e772:	f7fd fa53 	bl	800bc1c <disk_write>
 800e776:	4603      	mov	r3, r0
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d009      	beq.n	800e790 <f_lseek+0x1e6>
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2201      	movs	r2, #1
 800e780:	755a      	strb	r2, [r3, #21]
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	2101      	movs	r1, #1
 800e786:	4618      	mov	r0, r3
 800e788:	f7fd fb7f 	bl	800be8a <unlock_fs>
 800e78c:	2301      	movs	r3, #1
 800e78e:	e15b      	b.n	800ea48 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	7d1b      	ldrb	r3, [r3, #20]
 800e794:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e798:	b2da      	uxtb	r2, r3
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e79e:	68bb      	ldr	r3, [r7, #8]
 800e7a0:	7858      	ldrb	r0, [r3, #1]
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e7a8:	2301      	movs	r3, #1
 800e7aa:	69ba      	ldr	r2, [r7, #24]
 800e7ac:	f7fd fa16 	bl	800bbdc <disk_read>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d009      	beq.n	800e7ca <f_lseek+0x220>
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	2201      	movs	r2, #1
 800e7ba:	755a      	strb	r2, [r3, #21]
 800e7bc:	68bb      	ldr	r3, [r7, #8]
 800e7be:	2101      	movs	r1, #1
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f7fd fb62 	bl	800be8a <unlock_fs>
 800e7c6:	2301      	movs	r3, #1
 800e7c8:	e13e      	b.n	800ea48 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	69ba      	ldr	r2, [r7, #24]
 800e7ce:	621a      	str	r2, [r3, #32]
 800e7d0:	e131      	b.n	800ea36 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	68db      	ldr	r3, [r3, #12]
 800e7d6:	683a      	ldr	r2, [r7, #0]
 800e7d8:	429a      	cmp	r2, r3
 800e7da:	d908      	bls.n	800e7ee <f_lseek+0x244>
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	7d1b      	ldrb	r3, [r3, #20]
 800e7e0:	f003 0302 	and.w	r3, r3, #2
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d102      	bne.n	800e7ee <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	68db      	ldr	r3, [r3, #12]
 800e7ec:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	699b      	ldr	r3, [r3, #24]
 800e7f2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e7fc:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	2b00      	cmp	r3, #0
 800e802:	f000 80c0 	beq.w	800e986 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	895b      	ldrh	r3, [r3, #10]
 800e80a:	025b      	lsls	r3, r3, #9
 800e80c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e80e:	6a3b      	ldr	r3, [r7, #32]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d01b      	beq.n	800e84c <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	1e5a      	subs	r2, r3, #1
 800e818:	69fb      	ldr	r3, [r7, #28]
 800e81a:	fbb2 f2f3 	udiv	r2, r2, r3
 800e81e:	6a3b      	ldr	r3, [r7, #32]
 800e820:	1e59      	subs	r1, r3, #1
 800e822:	69fb      	ldr	r3, [r7, #28]
 800e824:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e828:	429a      	cmp	r2, r3
 800e82a:	d30f      	bcc.n	800e84c <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e82c:	6a3b      	ldr	r3, [r7, #32]
 800e82e:	1e5a      	subs	r2, r3, #1
 800e830:	69fb      	ldr	r3, [r7, #28]
 800e832:	425b      	negs	r3, r3
 800e834:	401a      	ands	r2, r3
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	699b      	ldr	r3, [r3, #24]
 800e83e:	683a      	ldr	r2, [r7, #0]
 800e840:	1ad3      	subs	r3, r2, r3
 800e842:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	69db      	ldr	r3, [r3, #28]
 800e848:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e84a:	e02c      	b.n	800e8a6 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	689b      	ldr	r3, [r3, #8]
 800e850:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e854:	2b00      	cmp	r3, #0
 800e856:	d123      	bne.n	800e8a0 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	2100      	movs	r1, #0
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7fd fee5 	bl	800c62c <create_chain>
 800e862:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e866:	2b01      	cmp	r3, #1
 800e868:	d109      	bne.n	800e87e <f_lseek+0x2d4>
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	2202      	movs	r2, #2
 800e86e:	755a      	strb	r2, [r3, #21]
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	2102      	movs	r1, #2
 800e874:	4618      	mov	r0, r3
 800e876:	f7fd fb08 	bl	800be8a <unlock_fs>
 800e87a:	2302      	movs	r3, #2
 800e87c:	e0e4      	b.n	800ea48 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e884:	d109      	bne.n	800e89a <f_lseek+0x2f0>
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	2201      	movs	r2, #1
 800e88a:	755a      	strb	r2, [r3, #21]
 800e88c:	68bb      	ldr	r3, [r7, #8]
 800e88e:	2101      	movs	r1, #1
 800e890:	4618      	mov	r0, r3
 800e892:	f7fd fafa 	bl	800be8a <unlock_fs>
 800e896:	2301      	movs	r3, #1
 800e898:	e0d6      	b.n	800ea48 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e89e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e8a4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e8a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d06c      	beq.n	800e986 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800e8ac:	e044      	b.n	800e938 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800e8ae:	683a      	ldr	r2, [r7, #0]
 800e8b0:	69fb      	ldr	r3, [r7, #28]
 800e8b2:	1ad3      	subs	r3, r2, r3
 800e8b4:	603b      	str	r3, [r7, #0]
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	699a      	ldr	r2, [r3, #24]
 800e8ba:	69fb      	ldr	r3, [r7, #28]
 800e8bc:	441a      	add	r2, r3
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	7d1b      	ldrb	r3, [r3, #20]
 800e8c6:	f003 0302 	and.w	r3, r3, #2
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d00b      	beq.n	800e8e6 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f7fd feaa 	bl	800c62c <create_chain>
 800e8d8:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d108      	bne.n	800e8f2 <f_lseek+0x348>
							ofs = 0; break;
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	603b      	str	r3, [r7, #0]
 800e8e4:	e02c      	b.n	800e940 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f7fd fca8 	bl	800c240 <get_fat>
 800e8f0:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e8f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8f8:	d109      	bne.n	800e90e <f_lseek+0x364>
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	2201      	movs	r2, #1
 800e8fe:	755a      	strb	r2, [r3, #21]
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	2101      	movs	r1, #1
 800e904:	4618      	mov	r0, r3
 800e906:	f7fd fac0 	bl	800be8a <unlock_fs>
 800e90a:	2301      	movs	r3, #1
 800e90c:	e09c      	b.n	800ea48 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e90e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e910:	2b01      	cmp	r3, #1
 800e912:	d904      	bls.n	800e91e <f_lseek+0x374>
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	69db      	ldr	r3, [r3, #28]
 800e918:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e91a:	429a      	cmp	r2, r3
 800e91c:	d309      	bcc.n	800e932 <f_lseek+0x388>
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2202      	movs	r2, #2
 800e922:	755a      	strb	r2, [r3, #21]
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	2102      	movs	r1, #2
 800e928:	4618      	mov	r0, r3
 800e92a:	f7fd faae 	bl	800be8a <unlock_fs>
 800e92e:	2302      	movs	r3, #2
 800e930:	e08a      	b.n	800ea48 <f_lseek+0x49e>
					fp->clust = clst;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e936:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e938:	683a      	ldr	r2, [r7, #0]
 800e93a:	69fb      	ldr	r3, [r7, #28]
 800e93c:	429a      	cmp	r2, r3
 800e93e:	d8b6      	bhi.n	800e8ae <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	699a      	ldr	r2, [r3, #24]
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	441a      	add	r2, r3
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e952:	2b00      	cmp	r3, #0
 800e954:	d017      	beq.n	800e986 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e95a:	4618      	mov	r0, r3
 800e95c:	f7fd fc51 	bl	800c202 <clust2sect>
 800e960:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e964:	2b00      	cmp	r3, #0
 800e966:	d109      	bne.n	800e97c <f_lseek+0x3d2>
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2202      	movs	r2, #2
 800e96c:	755a      	strb	r2, [r3, #21]
 800e96e:	68bb      	ldr	r3, [r7, #8]
 800e970:	2102      	movs	r1, #2
 800e972:	4618      	mov	r0, r3
 800e974:	f7fd fa89 	bl	800be8a <unlock_fs>
 800e978:	2302      	movs	r3, #2
 800e97a:	e065      	b.n	800ea48 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800e97c:	683b      	ldr	r3, [r7, #0]
 800e97e:	0a5b      	lsrs	r3, r3, #9
 800e980:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e982:	4413      	add	r3, r2
 800e984:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	699a      	ldr	r2, [r3, #24]
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	68db      	ldr	r3, [r3, #12]
 800e98e:	429a      	cmp	r2, r3
 800e990:	d90a      	bls.n	800e9a8 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	699a      	ldr	r2, [r3, #24]
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	7d1b      	ldrb	r3, [r3, #20]
 800e99e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9a2:	b2da      	uxtb	r2, r3
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	699b      	ldr	r3, [r3, #24]
 800e9ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d040      	beq.n	800ea36 <f_lseek+0x48c>
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	6a1b      	ldr	r3, [r3, #32]
 800e9b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	d03b      	beq.n	800ea36 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	7d1b      	ldrb	r3, [r3, #20]
 800e9c2:	b25b      	sxtb	r3, r3
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	da1d      	bge.n	800ea04 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e9c8:	68bb      	ldr	r3, [r7, #8]
 800e9ca:	7858      	ldrb	r0, [r3, #1]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	6a1a      	ldr	r2, [r3, #32]
 800e9d6:	2301      	movs	r3, #1
 800e9d8:	f7fd f920 	bl	800bc1c <disk_write>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d009      	beq.n	800e9f6 <f_lseek+0x44c>
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	2201      	movs	r2, #1
 800e9e6:	755a      	strb	r2, [r3, #21]
 800e9e8:	68bb      	ldr	r3, [r7, #8]
 800e9ea:	2101      	movs	r1, #1
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f7fd fa4c 	bl	800be8a <unlock_fs>
 800e9f2:	2301      	movs	r3, #1
 800e9f4:	e028      	b.n	800ea48 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	7d1b      	ldrb	r3, [r3, #20]
 800e9fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e9fe:	b2da      	uxtb	r2, r3
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	7858      	ldrb	r0, [r3, #1]
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ea0e:	2301      	movs	r3, #1
 800ea10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ea12:	f7fd f8e3 	bl	800bbdc <disk_read>
 800ea16:	4603      	mov	r3, r0
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d009      	beq.n	800ea30 <f_lseek+0x486>
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	2201      	movs	r2, #1
 800ea20:	755a      	strb	r2, [r3, #21]
 800ea22:	68bb      	ldr	r3, [r7, #8]
 800ea24:	2101      	movs	r1, #1
 800ea26:	4618      	mov	r0, r3
 800ea28:	f7fd fa2f 	bl	800be8a <unlock_fs>
 800ea2c:	2301      	movs	r3, #1
 800ea2e:	e00b      	b.n	800ea48 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ea34:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ea36:	68bb      	ldr	r3, [r7, #8]
 800ea38:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ea3c:	4611      	mov	r1, r2
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f7fd fa23 	bl	800be8a <unlock_fs>
 800ea44:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3740      	adds	r7, #64	@ 0x40
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	bd80      	pop	{r7, pc}

0800ea50 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ea50:	b480      	push	{r7}
 800ea52:	b087      	sub	sp, #28
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	60f8      	str	r0, [r7, #12]
 800ea58:	60b9      	str	r1, [r7, #8]
 800ea5a:	4613      	mov	r3, r2
 800ea5c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ea5e:	2301      	movs	r3, #1
 800ea60:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ea62:	2300      	movs	r3, #0
 800ea64:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ea66:	4b1f      	ldr	r3, [pc, #124]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800ea68:	7a5b      	ldrb	r3, [r3, #9]
 800ea6a:	b2db      	uxtb	r3, r3
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d131      	bne.n	800ead4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ea70:	4b1c      	ldr	r3, [pc, #112]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800ea72:	7a5b      	ldrb	r3, [r3, #9]
 800ea74:	b2db      	uxtb	r3, r3
 800ea76:	461a      	mov	r2, r3
 800ea78:	4b1a      	ldr	r3, [pc, #104]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800ea7a:	2100      	movs	r1, #0
 800ea7c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ea7e:	4b19      	ldr	r3, [pc, #100]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800ea80:	7a5b      	ldrb	r3, [r3, #9]
 800ea82:	b2db      	uxtb	r3, r3
 800ea84:	4a17      	ldr	r2, [pc, #92]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800ea86:	009b      	lsls	r3, r3, #2
 800ea88:	4413      	add	r3, r2
 800ea8a:	68fa      	ldr	r2, [r7, #12]
 800ea8c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ea8e:	4b15      	ldr	r3, [pc, #84]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800ea90:	7a5b      	ldrb	r3, [r3, #9]
 800ea92:	b2db      	uxtb	r3, r3
 800ea94:	461a      	mov	r2, r3
 800ea96:	4b13      	ldr	r3, [pc, #76]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800ea98:	4413      	add	r3, r2
 800ea9a:	79fa      	ldrb	r2, [r7, #7]
 800ea9c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ea9e:	4b11      	ldr	r3, [pc, #68]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800eaa0:	7a5b      	ldrb	r3, [r3, #9]
 800eaa2:	b2db      	uxtb	r3, r3
 800eaa4:	1c5a      	adds	r2, r3, #1
 800eaa6:	b2d1      	uxtb	r1, r2
 800eaa8:	4a0e      	ldr	r2, [pc, #56]	@ (800eae4 <FATFS_LinkDriverEx+0x94>)
 800eaaa:	7251      	strb	r1, [r2, #9]
 800eaac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800eaae:	7dbb      	ldrb	r3, [r7, #22]
 800eab0:	3330      	adds	r3, #48	@ 0x30
 800eab2:	b2da      	uxtb	r2, r3
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800eab8:	68bb      	ldr	r3, [r7, #8]
 800eaba:	3301      	adds	r3, #1
 800eabc:	223a      	movs	r2, #58	@ 0x3a
 800eabe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800eac0:	68bb      	ldr	r3, [r7, #8]
 800eac2:	3302      	adds	r3, #2
 800eac4:	222f      	movs	r2, #47	@ 0x2f
 800eac6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	3303      	adds	r3, #3
 800eacc:	2200      	movs	r2, #0
 800eace:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ead0:	2300      	movs	r3, #0
 800ead2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ead4:	7dfb      	ldrb	r3, [r7, #23]
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	371c      	adds	r7, #28
 800eada:	46bd      	mov	sp, r7
 800eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae0:	4770      	bx	lr
 800eae2:	bf00      	nop
 800eae4:	200065a4 	.word	0x200065a4

0800eae8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b082      	sub	sp, #8
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]
 800eaf0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	6839      	ldr	r1, [r7, #0]
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f7ff ffaa 	bl	800ea50 <FATFS_LinkDriverEx>
 800eafc:	4603      	mov	r3, r0
}
 800eafe:	4618      	mov	r0, r3
 800eb00:	3708      	adds	r7, #8
 800eb02:	46bd      	mov	sp, r7
 800eb04:	bd80      	pop	{r7, pc}
	...

0800eb08 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800eb08:	b480      	push	{r7}
 800eb0a:	b085      	sub	sp, #20
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	4603      	mov	r3, r0
 800eb10:	6039      	str	r1, [r7, #0]
 800eb12:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800eb14:	88fb      	ldrh	r3, [r7, #6]
 800eb16:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb18:	d802      	bhi.n	800eb20 <ff_convert+0x18>
		c = chr;
 800eb1a:	88fb      	ldrh	r3, [r7, #6]
 800eb1c:	81fb      	strh	r3, [r7, #14]
 800eb1e:	e025      	b.n	800eb6c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d00b      	beq.n	800eb3e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800eb26:	88fb      	ldrh	r3, [r7, #6]
 800eb28:	2bff      	cmp	r3, #255	@ 0xff
 800eb2a:	d805      	bhi.n	800eb38 <ff_convert+0x30>
 800eb2c:	88fb      	ldrh	r3, [r7, #6]
 800eb2e:	3b80      	subs	r3, #128	@ 0x80
 800eb30:	4a12      	ldr	r2, [pc, #72]	@ (800eb7c <ff_convert+0x74>)
 800eb32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb36:	e000      	b.n	800eb3a <ff_convert+0x32>
 800eb38:	2300      	movs	r3, #0
 800eb3a:	81fb      	strh	r3, [r7, #14]
 800eb3c:	e016      	b.n	800eb6c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800eb3e:	2300      	movs	r3, #0
 800eb40:	81fb      	strh	r3, [r7, #14]
 800eb42:	e009      	b.n	800eb58 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800eb44:	89fb      	ldrh	r3, [r7, #14]
 800eb46:	4a0d      	ldr	r2, [pc, #52]	@ (800eb7c <ff_convert+0x74>)
 800eb48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb4c:	88fa      	ldrh	r2, [r7, #6]
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d006      	beq.n	800eb60 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800eb52:	89fb      	ldrh	r3, [r7, #14]
 800eb54:	3301      	adds	r3, #1
 800eb56:	81fb      	strh	r3, [r7, #14]
 800eb58:	89fb      	ldrh	r3, [r7, #14]
 800eb5a:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb5c:	d9f2      	bls.n	800eb44 <ff_convert+0x3c>
 800eb5e:	e000      	b.n	800eb62 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800eb60:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800eb62:	89fb      	ldrh	r3, [r7, #14]
 800eb64:	3380      	adds	r3, #128	@ 0x80
 800eb66:	b29b      	uxth	r3, r3
 800eb68:	b2db      	uxtb	r3, r3
 800eb6a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800eb6c:	89fb      	ldrh	r3, [r7, #14]
}
 800eb6e:	4618      	mov	r0, r3
 800eb70:	3714      	adds	r7, #20
 800eb72:	46bd      	mov	sp, r7
 800eb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb78:	4770      	bx	lr
 800eb7a:	bf00      	nop
 800eb7c:	08022730 	.word	0x08022730

0800eb80 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800eb80:	b480      	push	{r7}
 800eb82:	b087      	sub	sp, #28
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	4603      	mov	r3, r0
 800eb88:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800eb8a:	88fb      	ldrh	r3, [r7, #6]
 800eb8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb90:	d201      	bcs.n	800eb96 <ff_wtoupper+0x16>
 800eb92:	4b3e      	ldr	r3, [pc, #248]	@ (800ec8c <ff_wtoupper+0x10c>)
 800eb94:	e000      	b.n	800eb98 <ff_wtoupper+0x18>
 800eb96:	4b3e      	ldr	r3, [pc, #248]	@ (800ec90 <ff_wtoupper+0x110>)
 800eb98:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800eb9a:	697b      	ldr	r3, [r7, #20]
 800eb9c:	1c9a      	adds	r2, r3, #2
 800eb9e:	617a      	str	r2, [r7, #20]
 800eba0:	881b      	ldrh	r3, [r3, #0]
 800eba2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800eba4:	8a7b      	ldrh	r3, [r7, #18]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d068      	beq.n	800ec7c <ff_wtoupper+0xfc>
 800ebaa:	88fa      	ldrh	r2, [r7, #6]
 800ebac:	8a7b      	ldrh	r3, [r7, #18]
 800ebae:	429a      	cmp	r2, r3
 800ebb0:	d364      	bcc.n	800ec7c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	1c9a      	adds	r2, r3, #2
 800ebb6:	617a      	str	r2, [r7, #20]
 800ebb8:	881b      	ldrh	r3, [r3, #0]
 800ebba:	823b      	strh	r3, [r7, #16]
 800ebbc:	8a3b      	ldrh	r3, [r7, #16]
 800ebbe:	0a1b      	lsrs	r3, r3, #8
 800ebc0:	81fb      	strh	r3, [r7, #14]
 800ebc2:	8a3b      	ldrh	r3, [r7, #16]
 800ebc4:	b2db      	uxtb	r3, r3
 800ebc6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ebc8:	88fa      	ldrh	r2, [r7, #6]
 800ebca:	8a79      	ldrh	r1, [r7, #18]
 800ebcc:	8a3b      	ldrh	r3, [r7, #16]
 800ebce:	440b      	add	r3, r1
 800ebd0:	429a      	cmp	r2, r3
 800ebd2:	da49      	bge.n	800ec68 <ff_wtoupper+0xe8>
			switch (cmd) {
 800ebd4:	89fb      	ldrh	r3, [r7, #14]
 800ebd6:	2b08      	cmp	r3, #8
 800ebd8:	d84f      	bhi.n	800ec7a <ff_wtoupper+0xfa>
 800ebda:	a201      	add	r2, pc, #4	@ (adr r2, 800ebe0 <ff_wtoupper+0x60>)
 800ebdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebe0:	0800ec05 	.word	0x0800ec05
 800ebe4:	0800ec17 	.word	0x0800ec17
 800ebe8:	0800ec2d 	.word	0x0800ec2d
 800ebec:	0800ec35 	.word	0x0800ec35
 800ebf0:	0800ec3d 	.word	0x0800ec3d
 800ebf4:	0800ec45 	.word	0x0800ec45
 800ebf8:	0800ec4d 	.word	0x0800ec4d
 800ebfc:	0800ec55 	.word	0x0800ec55
 800ec00:	0800ec5d 	.word	0x0800ec5d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ec04:	88fa      	ldrh	r2, [r7, #6]
 800ec06:	8a7b      	ldrh	r3, [r7, #18]
 800ec08:	1ad3      	subs	r3, r2, r3
 800ec0a:	005b      	lsls	r3, r3, #1
 800ec0c:	697a      	ldr	r2, [r7, #20]
 800ec0e:	4413      	add	r3, r2
 800ec10:	881b      	ldrh	r3, [r3, #0]
 800ec12:	80fb      	strh	r3, [r7, #6]
 800ec14:	e027      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ec16:	88fa      	ldrh	r2, [r7, #6]
 800ec18:	8a7b      	ldrh	r3, [r7, #18]
 800ec1a:	1ad3      	subs	r3, r2, r3
 800ec1c:	b29b      	uxth	r3, r3
 800ec1e:	f003 0301 	and.w	r3, r3, #1
 800ec22:	b29b      	uxth	r3, r3
 800ec24:	88fa      	ldrh	r2, [r7, #6]
 800ec26:	1ad3      	subs	r3, r2, r3
 800ec28:	80fb      	strh	r3, [r7, #6]
 800ec2a:	e01c      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ec2c:	88fb      	ldrh	r3, [r7, #6]
 800ec2e:	3b10      	subs	r3, #16
 800ec30:	80fb      	strh	r3, [r7, #6]
 800ec32:	e018      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ec34:	88fb      	ldrh	r3, [r7, #6]
 800ec36:	3b20      	subs	r3, #32
 800ec38:	80fb      	strh	r3, [r7, #6]
 800ec3a:	e014      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ec3c:	88fb      	ldrh	r3, [r7, #6]
 800ec3e:	3b30      	subs	r3, #48	@ 0x30
 800ec40:	80fb      	strh	r3, [r7, #6]
 800ec42:	e010      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ec44:	88fb      	ldrh	r3, [r7, #6]
 800ec46:	3b1a      	subs	r3, #26
 800ec48:	80fb      	strh	r3, [r7, #6]
 800ec4a:	e00c      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800ec4c:	88fb      	ldrh	r3, [r7, #6]
 800ec4e:	3308      	adds	r3, #8
 800ec50:	80fb      	strh	r3, [r7, #6]
 800ec52:	e008      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800ec54:	88fb      	ldrh	r3, [r7, #6]
 800ec56:	3b50      	subs	r3, #80	@ 0x50
 800ec58:	80fb      	strh	r3, [r7, #6]
 800ec5a:	e004      	b.n	800ec66 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ec5c:	88fb      	ldrh	r3, [r7, #6]
 800ec5e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800ec62:	80fb      	strh	r3, [r7, #6]
 800ec64:	bf00      	nop
			}
			break;
 800ec66:	e008      	b.n	800ec7a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800ec68:	89fb      	ldrh	r3, [r7, #14]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d195      	bne.n	800eb9a <ff_wtoupper+0x1a>
 800ec6e:	8a3b      	ldrh	r3, [r7, #16]
 800ec70:	005b      	lsls	r3, r3, #1
 800ec72:	697a      	ldr	r2, [r7, #20]
 800ec74:	4413      	add	r3, r2
 800ec76:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800ec78:	e78f      	b.n	800eb9a <ff_wtoupper+0x1a>
			break;
 800ec7a:	bf00      	nop
	}

	return chr;
 800ec7c:	88fb      	ldrh	r3, [r7, #6]
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	371c      	adds	r7, #28
 800ec82:	46bd      	mov	sp, r7
 800ec84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec88:	4770      	bx	lr
 800ec8a:	bf00      	nop
 800ec8c:	08022830 	.word	0x08022830
 800ec90:	08022a24 	.word	0x08022a24

0800ec94 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	6039      	str	r1, [r7, #0]
 800ec9e:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800eca0:	2200      	movs	r2, #0
 800eca2:	2101      	movs	r1, #1
 800eca4:	2001      	movs	r0, #1
 800eca6:	f000 fc74 	bl	800f592 <osSemaphoreNew>
 800ecaa:	4602      	mov	r2, r0
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	bf14      	ite	ne
 800ecb8:	2301      	movne	r3, #1
 800ecba:	2300      	moveq	r3, #0
 800ecbc:	b2db      	uxtb	r3, r3
 800ecbe:	60fb      	str	r3, [r7, #12]

    return ret;
 800ecc0:	68fb      	ldr	r3, [r7, #12]
}
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	3710      	adds	r7, #16
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	bd80      	pop	{r7, pc}

0800ecca <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800ecca:	b580      	push	{r7, lr}
 800eccc:	b082      	sub	sp, #8
 800ecce:	af00      	add	r7, sp, #0
 800ecd0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800ecd2:	6878      	ldr	r0, [r7, #4]
 800ecd4:	f000 fd7c 	bl	800f7d0 <osSemaphoreDelete>
#endif
    return 1;
 800ecd8:	2301      	movs	r3, #1
}
 800ecda:	4618      	mov	r0, r3
 800ecdc:	3708      	adds	r7, #8
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd80      	pop	{r7, pc}

0800ece2 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800ece2:	b580      	push	{r7, lr}
 800ece4:	b084      	sub	sp, #16
 800ece6:	af00      	add	r7, sp, #0
 800ece8:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ecea:	2300      	movs	r3, #0
 800ecec:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800ecee:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ecf2:	6878      	ldr	r0, [r7, #4]
 800ecf4:	f000 fcd6 	bl	800f6a4 <osSemaphoreAcquire>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d101      	bne.n	800ed02 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800ecfe:	2301      	movs	r3, #1
 800ed00:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ed02:	68fb      	ldr	r3, [r7, #12]
}
 800ed04:	4618      	mov	r0, r3
 800ed06:	3710      	adds	r7, #16
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	bd80      	pop	{r7, pc}

0800ed0c <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b082      	sub	sp, #8
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f000 fd17 	bl	800f748 <osSemaphoreRelease>
#endif
}
 800ed1a:	bf00      	nop
 800ed1c:	3708      	adds	r7, #8
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	bd80      	pop	{r7, pc}
	...

0800ed24 <__NVIC_SetPriority>:
{
 800ed24:	b480      	push	{r7}
 800ed26:	b083      	sub	sp, #12
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	6039      	str	r1, [r7, #0]
 800ed2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ed30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	db0a      	blt.n	800ed4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ed38:	683b      	ldr	r3, [r7, #0]
 800ed3a:	b2da      	uxtb	r2, r3
 800ed3c:	490c      	ldr	r1, [pc, #48]	@ (800ed70 <__NVIC_SetPriority+0x4c>)
 800ed3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ed42:	0112      	lsls	r2, r2, #4
 800ed44:	b2d2      	uxtb	r2, r2
 800ed46:	440b      	add	r3, r1
 800ed48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ed4c:	e00a      	b.n	800ed64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	b2da      	uxtb	r2, r3
 800ed52:	4908      	ldr	r1, [pc, #32]	@ (800ed74 <__NVIC_SetPriority+0x50>)
 800ed54:	79fb      	ldrb	r3, [r7, #7]
 800ed56:	f003 030f 	and.w	r3, r3, #15
 800ed5a:	3b04      	subs	r3, #4
 800ed5c:	0112      	lsls	r2, r2, #4
 800ed5e:	b2d2      	uxtb	r2, r2
 800ed60:	440b      	add	r3, r1
 800ed62:	761a      	strb	r2, [r3, #24]
}
 800ed64:	bf00      	nop
 800ed66:	370c      	adds	r7, #12
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6e:	4770      	bx	lr
 800ed70:	e000e100 	.word	0xe000e100
 800ed74:	e000ed00 	.word	0xe000ed00

0800ed78 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ed7c:	4b05      	ldr	r3, [pc, #20]	@ (800ed94 <SysTick_Handler+0x1c>)
 800ed7e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ed80:	f003 f9ce 	bl	8012120 <xTaskGetSchedulerState>
 800ed84:	4603      	mov	r3, r0
 800ed86:	2b01      	cmp	r3, #1
 800ed88:	d001      	beq.n	800ed8e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ed8a:	f004 fb05 	bl	8013398 <xPortSysTickHandler>
  }
}
 800ed8e:	bf00      	nop
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	e000e010 	.word	0xe000e010

0800ed98 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ed9c:	2100      	movs	r1, #0
 800ed9e:	f06f 0004 	mvn.w	r0, #4
 800eda2:	f7ff ffbf 	bl	800ed24 <__NVIC_SetPriority>
#endif
}
 800eda6:	bf00      	nop
 800eda8:	bd80      	pop	{r7, pc}
	...

0800edac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800edac:	b480      	push	{r7}
 800edae:	b083      	sub	sp, #12
 800edb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800edb2:	f3ef 8305 	mrs	r3, IPSR
 800edb6:	603b      	str	r3, [r7, #0]
  return(result);
 800edb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d003      	beq.n	800edc6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800edbe:	f06f 0305 	mvn.w	r3, #5
 800edc2:	607b      	str	r3, [r7, #4]
 800edc4:	e00c      	b.n	800ede0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800edc6:	4b0a      	ldr	r3, [pc, #40]	@ (800edf0 <osKernelInitialize+0x44>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d105      	bne.n	800edda <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800edce:	4b08      	ldr	r3, [pc, #32]	@ (800edf0 <osKernelInitialize+0x44>)
 800edd0:	2201      	movs	r2, #1
 800edd2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800edd4:	2300      	movs	r3, #0
 800edd6:	607b      	str	r3, [r7, #4]
 800edd8:	e002      	b.n	800ede0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800edda:	f04f 33ff 	mov.w	r3, #4294967295
 800edde:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ede0:	687b      	ldr	r3, [r7, #4]
}
 800ede2:	4618      	mov	r0, r3
 800ede4:	370c      	adds	r7, #12
 800ede6:	46bd      	mov	sp, r7
 800ede8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edec:	4770      	bx	lr
 800edee:	bf00      	nop
 800edf0:	200065b0 	.word	0x200065b0

0800edf4 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b082      	sub	sp, #8
 800edf8:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800edfa:	f003 f991 	bl	8012120 <xTaskGetSchedulerState>
 800edfe:	4603      	mov	r3, r0
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d004      	beq.n	800ee0e <osKernelGetState+0x1a>
 800ee04:	2b02      	cmp	r3, #2
 800ee06:	d105      	bne.n	800ee14 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800ee08:	2302      	movs	r3, #2
 800ee0a:	607b      	str	r3, [r7, #4]
      break;
 800ee0c:	e00c      	b.n	800ee28 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800ee0e:	2303      	movs	r3, #3
 800ee10:	607b      	str	r3, [r7, #4]
      break;
 800ee12:	e009      	b.n	800ee28 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800ee14:	4b07      	ldr	r3, [pc, #28]	@ (800ee34 <osKernelGetState+0x40>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	2b01      	cmp	r3, #1
 800ee1a:	d102      	bne.n	800ee22 <osKernelGetState+0x2e>
        state = osKernelReady;
 800ee1c:	2301      	movs	r3, #1
 800ee1e:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800ee20:	e001      	b.n	800ee26 <osKernelGetState+0x32>
        state = osKernelInactive;
 800ee22:	2300      	movs	r3, #0
 800ee24:	607b      	str	r3, [r7, #4]
      break;
 800ee26:	bf00      	nop
  }

  return (state);
 800ee28:	687b      	ldr	r3, [r7, #4]
}
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	3708      	adds	r7, #8
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}
 800ee32:	bf00      	nop
 800ee34:	200065b0 	.word	0x200065b0

0800ee38 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b082      	sub	sp, #8
 800ee3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee3e:	f3ef 8305 	mrs	r3, IPSR
 800ee42:	603b      	str	r3, [r7, #0]
  return(result);
 800ee44:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d003      	beq.n	800ee52 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ee4a:	f06f 0305 	mvn.w	r3, #5
 800ee4e:	607b      	str	r3, [r7, #4]
 800ee50:	e010      	b.n	800ee74 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ee52:	4b0b      	ldr	r3, [pc, #44]	@ (800ee80 <osKernelStart+0x48>)
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	2b01      	cmp	r3, #1
 800ee58:	d109      	bne.n	800ee6e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ee5a:	f7ff ff9d 	bl	800ed98 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ee5e:	4b08      	ldr	r3, [pc, #32]	@ (800ee80 <osKernelStart+0x48>)
 800ee60:	2202      	movs	r2, #2
 800ee62:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ee64:	f002 fc34 	bl	80116d0 <vTaskStartScheduler>
      stat = osOK;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	607b      	str	r3, [r7, #4]
 800ee6c:	e002      	b.n	800ee74 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ee6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ee72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ee74:	687b      	ldr	r3, [r7, #4]
}
 800ee76:	4618      	mov	r0, r3
 800ee78:	3708      	adds	r7, #8
 800ee7a:	46bd      	mov	sp, r7
 800ee7c:	bd80      	pop	{r7, pc}
 800ee7e:	bf00      	nop
 800ee80:	200065b0 	.word	0x200065b0

0800ee84 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b082      	sub	sp, #8
 800ee88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee8a:	f3ef 8305 	mrs	r3, IPSR
 800ee8e:	603b      	str	r3, [r7, #0]
  return(result);
 800ee90:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d003      	beq.n	800ee9e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800ee96:	f002 fd47 	bl	8011928 <xTaskGetTickCountFromISR>
 800ee9a:	6078      	str	r0, [r7, #4]
 800ee9c:	e002      	b.n	800eea4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800ee9e:	f002 fd33 	bl	8011908 <xTaskGetTickCount>
 800eea2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800eea4:	687b      	ldr	r3, [r7, #4]
}
 800eea6:	4618      	mov	r0, r3
 800eea8:	3708      	adds	r7, #8
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	bd80      	pop	{r7, pc}

0800eeae <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800eeae:	b580      	push	{r7, lr}
 800eeb0:	b08e      	sub	sp, #56	@ 0x38
 800eeb2:	af04      	add	r7, sp, #16
 800eeb4:	60f8      	str	r0, [r7, #12]
 800eeb6:	60b9      	str	r1, [r7, #8]
 800eeb8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800eeba:	2300      	movs	r3, #0
 800eebc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eebe:	f3ef 8305 	mrs	r3, IPSR
 800eec2:	617b      	str	r3, [r7, #20]
  return(result);
 800eec4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d17e      	bne.n	800efc8 <osThreadNew+0x11a>
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d07b      	beq.n	800efc8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800eed0:	2380      	movs	r3, #128	@ 0x80
 800eed2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800eed4:	2318      	movs	r3, #24
 800eed6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800eed8:	2300      	movs	r3, #0
 800eeda:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800eedc:	f04f 33ff 	mov.w	r3, #4294967295
 800eee0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d045      	beq.n	800ef74 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d002      	beq.n	800eef6 <osThreadNew+0x48>
        name = attr->name;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	699b      	ldr	r3, [r3, #24]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d002      	beq.n	800ef04 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	699b      	ldr	r3, [r3, #24]
 800ef02:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ef04:	69fb      	ldr	r3, [r7, #28]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d008      	beq.n	800ef1c <osThreadNew+0x6e>
 800ef0a:	69fb      	ldr	r3, [r7, #28]
 800ef0c:	2b38      	cmp	r3, #56	@ 0x38
 800ef0e:	d805      	bhi.n	800ef1c <osThreadNew+0x6e>
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	685b      	ldr	r3, [r3, #4]
 800ef14:	f003 0301 	and.w	r3, r3, #1
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d001      	beq.n	800ef20 <osThreadNew+0x72>
        return (NULL);
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	e054      	b.n	800efca <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	695b      	ldr	r3, [r3, #20]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d003      	beq.n	800ef30 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	695b      	ldr	r3, [r3, #20]
 800ef2c:	089b      	lsrs	r3, r3, #2
 800ef2e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	689b      	ldr	r3, [r3, #8]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d00e      	beq.n	800ef56 <osThreadNew+0xa8>
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	68db      	ldr	r3, [r3, #12]
 800ef3c:	2ba7      	cmp	r3, #167	@ 0xa7
 800ef3e:	d90a      	bls.n	800ef56 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d006      	beq.n	800ef56 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	695b      	ldr	r3, [r3, #20]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d002      	beq.n	800ef56 <osThreadNew+0xa8>
        mem = 1;
 800ef50:	2301      	movs	r3, #1
 800ef52:	61bb      	str	r3, [r7, #24]
 800ef54:	e010      	b.n	800ef78 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	689b      	ldr	r3, [r3, #8]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d10c      	bne.n	800ef78 <osThreadNew+0xca>
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	68db      	ldr	r3, [r3, #12]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d108      	bne.n	800ef78 <osThreadNew+0xca>
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	691b      	ldr	r3, [r3, #16]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d104      	bne.n	800ef78 <osThreadNew+0xca>
          mem = 0;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	61bb      	str	r3, [r7, #24]
 800ef72:	e001      	b.n	800ef78 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ef74:	2300      	movs	r3, #0
 800ef76:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ef78:	69bb      	ldr	r3, [r7, #24]
 800ef7a:	2b01      	cmp	r3, #1
 800ef7c:	d110      	bne.n	800efa0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ef82:	687a      	ldr	r2, [r7, #4]
 800ef84:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ef86:	9202      	str	r2, [sp, #8]
 800ef88:	9301      	str	r3, [sp, #4]
 800ef8a:	69fb      	ldr	r3, [r7, #28]
 800ef8c:	9300      	str	r3, [sp, #0]
 800ef8e:	68bb      	ldr	r3, [r7, #8]
 800ef90:	6a3a      	ldr	r2, [r7, #32]
 800ef92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ef94:	68f8      	ldr	r0, [r7, #12]
 800ef96:	f002 f933 	bl	8011200 <xTaskCreateStatic>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	613b      	str	r3, [r7, #16]
 800ef9e:	e013      	b.n	800efc8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800efa0:	69bb      	ldr	r3, [r7, #24]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d110      	bne.n	800efc8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800efa6:	6a3b      	ldr	r3, [r7, #32]
 800efa8:	b29a      	uxth	r2, r3
 800efaa:	f107 0310 	add.w	r3, r7, #16
 800efae:	9301      	str	r3, [sp, #4]
 800efb0:	69fb      	ldr	r3, [r7, #28]
 800efb2:	9300      	str	r3, [sp, #0]
 800efb4:	68bb      	ldr	r3, [r7, #8]
 800efb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800efb8:	68f8      	ldr	r0, [r7, #12]
 800efba:	f002 f981 	bl	80112c0 <xTaskCreate>
 800efbe:	4603      	mov	r3, r0
 800efc0:	2b01      	cmp	r3, #1
 800efc2:	d001      	beq.n	800efc8 <osThreadNew+0x11a>
            hTask = NULL;
 800efc4:	2300      	movs	r3, #0
 800efc6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800efc8:	693b      	ldr	r3, [r7, #16]
}
 800efca:	4618      	mov	r0, r3
 800efcc:	3728      	adds	r7, #40	@ 0x28
 800efce:	46bd      	mov	sp, r7
 800efd0:	bd80      	pop	{r7, pc}
	...

0800efd4 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b088      	sub	sp, #32
 800efd8:	af02      	add	r7, sp, #8
 800efda:	6078      	str	r0, [r7, #4]
 800efdc:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d002      	beq.n	800efee <osThreadFlagsSet+0x1a>
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	2b00      	cmp	r3, #0
 800efec:	da03      	bge.n	800eff6 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800efee:	f06f 0303 	mvn.w	r3, #3
 800eff2:	60fb      	str	r3, [r7, #12]
 800eff4:	e035      	b.n	800f062 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800eff6:	f04f 33ff 	mov.w	r3, #4294967295
 800effa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800effc:	f3ef 8305 	mrs	r3, IPSR
 800f000:	613b      	str	r3, [r7, #16]
  return(result);
 800f002:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800f004:	2b00      	cmp	r3, #0
 800f006:	d01f      	beq.n	800f048 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800f008:	2300      	movs	r3, #0
 800f00a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800f00c:	f107 0308 	add.w	r3, r7, #8
 800f010:	9300      	str	r3, [sp, #0]
 800f012:	2300      	movs	r3, #0
 800f014:	2201      	movs	r2, #1
 800f016:	6839      	ldr	r1, [r7, #0]
 800f018:	6978      	ldr	r0, [r7, #20]
 800f01a:	f003 fb49 	bl	80126b0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800f01e:	f107 030c 	add.w	r3, r7, #12
 800f022:	2200      	movs	r2, #0
 800f024:	9200      	str	r2, [sp, #0]
 800f026:	2200      	movs	r2, #0
 800f028:	2100      	movs	r1, #0
 800f02a:	6978      	ldr	r0, [r7, #20]
 800f02c:	f003 fb40 	bl	80126b0 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800f030:	68bb      	ldr	r3, [r7, #8]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d015      	beq.n	800f062 <osThreadFlagsSet+0x8e>
 800f036:	4b0d      	ldr	r3, [pc, #52]	@ (800f06c <osThreadFlagsSet+0x98>)
 800f038:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f03c:	601a      	str	r2, [r3, #0]
 800f03e:	f3bf 8f4f 	dsb	sy
 800f042:	f3bf 8f6f 	isb	sy
 800f046:	e00c      	b.n	800f062 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800f048:	2300      	movs	r3, #0
 800f04a:	2201      	movs	r2, #1
 800f04c:	6839      	ldr	r1, [r7, #0]
 800f04e:	6978      	ldr	r0, [r7, #20]
 800f050:	f003 fa6c 	bl	801252c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800f054:	f107 030c 	add.w	r3, r7, #12
 800f058:	2200      	movs	r2, #0
 800f05a:	2100      	movs	r1, #0
 800f05c:	6978      	ldr	r0, [r7, #20]
 800f05e:	f003 fa65 	bl	801252c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800f062:	68fb      	ldr	r3, [r7, #12]
}
 800f064:	4618      	mov	r0, r3
 800f066:	3718      	adds	r7, #24
 800f068:	46bd      	mov	sp, r7
 800f06a:	bd80      	pop	{r7, pc}
 800f06c:	e000ed04 	.word	0xe000ed04

0800f070 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800f070:	b580      	push	{r7, lr}
 800f072:	b08c      	sub	sp, #48	@ 0x30
 800f074:	af00      	add	r7, sp, #0
 800f076:	60f8      	str	r0, [r7, #12]
 800f078:	60b9      	str	r1, [r7, #8]
 800f07a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f07c:	f3ef 8305 	mrs	r3, IPSR
 800f080:	617b      	str	r3, [r7, #20]
  return(result);
 800f082:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800f084:	2b00      	cmp	r3, #0
 800f086:	d003      	beq.n	800f090 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800f088:	f06f 0305 	mvn.w	r3, #5
 800f08c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f08e:	e06b      	b.n	800f168 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	2b00      	cmp	r3, #0
 800f094:	da03      	bge.n	800f09e <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800f096:	f06f 0303 	mvn.w	r3, #3
 800f09a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f09c:	e064      	b.n	800f168 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	f003 0302 	and.w	r3, r3, #2
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d002      	beq.n	800f0ae <osThreadFlagsWait+0x3e>
      clear = 0U;
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f0ac:	e001      	b.n	800f0b2 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800f0ba:	f002 fc25 	bl	8011908 <xTaskGetTickCount>
 800f0be:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800f0c0:	f107 0210 	add.w	r2, r7, #16
 800f0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f0c8:	2000      	movs	r0, #0
 800f0ca:	f003 f9cf 	bl	801246c <xTaskNotifyWait>
 800f0ce:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800f0d0:	69fb      	ldr	r3, [r7, #28]
 800f0d2:	2b01      	cmp	r3, #1
 800f0d4:	d137      	bne.n	800f146 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800f0d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	4013      	ands	r3, r2
 800f0dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800f0de:	693b      	ldr	r3, [r7, #16]
 800f0e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0e2:	4313      	orrs	r3, r2
 800f0e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	f003 0301 	and.w	r3, r3, #1
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d00c      	beq.n	800f10a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800f0f0:	68fa      	ldr	r2, [r7, #12]
 800f0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0f4:	4013      	ands	r3, r2
 800f0f6:	68fa      	ldr	r2, [r7, #12]
 800f0f8:	429a      	cmp	r2, r3
 800f0fa:	d032      	beq.n	800f162 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d10f      	bne.n	800f122 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f102:	f06f 0302 	mvn.w	r3, #2
 800f106:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800f108:	e02e      	b.n	800f168 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800f10a:	68fa      	ldr	r2, [r7, #12]
 800f10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f10e:	4013      	ands	r3, r2
 800f110:	2b00      	cmp	r3, #0
 800f112:	d128      	bne.n	800f166 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d103      	bne.n	800f122 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f11a:	f06f 0302 	mvn.w	r3, #2
 800f11e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800f120:	e022      	b.n	800f168 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800f122:	f002 fbf1 	bl	8011908 <xTaskGetTickCount>
 800f126:	4602      	mov	r2, r0
 800f128:	6a3b      	ldr	r3, [r7, #32]
 800f12a:	1ad3      	subs	r3, r2, r3
 800f12c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800f12e:	69ba      	ldr	r2, [r7, #24]
 800f130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f132:	429a      	cmp	r2, r3
 800f134:	d902      	bls.n	800f13c <osThreadFlagsWait+0xcc>
          tout  = 0;
 800f136:	2300      	movs	r3, #0
 800f138:	627b      	str	r3, [r7, #36]	@ 0x24
 800f13a:	e00e      	b.n	800f15a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800f13c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f13e:	69bb      	ldr	r3, [r7, #24]
 800f140:	1ad3      	subs	r3, r2, r3
 800f142:	627b      	str	r3, [r7, #36]	@ 0x24
 800f144:	e009      	b.n	800f15a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d103      	bne.n	800f154 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800f14c:	f06f 0302 	mvn.w	r3, #2
 800f150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f152:	e002      	b.n	800f15a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800f154:	f06f 0301 	mvn.w	r3, #1
 800f158:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800f15a:	69fb      	ldr	r3, [r7, #28]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d1af      	bne.n	800f0c0 <osThreadFlagsWait+0x50>
 800f160:	e002      	b.n	800f168 <osThreadFlagsWait+0xf8>
            break;
 800f162:	bf00      	nop
 800f164:	e000      	b.n	800f168 <osThreadFlagsWait+0xf8>
            break;
 800f166:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800f168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800f16a:	4618      	mov	r0, r3
 800f16c:	3730      	adds	r7, #48	@ 0x30
 800f16e:	46bd      	mov	sp, r7
 800f170:	bd80      	pop	{r7, pc}

0800f172 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f172:	b580      	push	{r7, lr}
 800f174:	b084      	sub	sp, #16
 800f176:	af00      	add	r7, sp, #0
 800f178:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f17a:	f3ef 8305 	mrs	r3, IPSR
 800f17e:	60bb      	str	r3, [r7, #8]
  return(result);
 800f180:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f182:	2b00      	cmp	r3, #0
 800f184:	d003      	beq.n	800f18e <osDelay+0x1c>
    stat = osErrorISR;
 800f186:	f06f 0305 	mvn.w	r3, #5
 800f18a:	60fb      	str	r3, [r7, #12]
 800f18c:	e007      	b.n	800f19e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f18e:	2300      	movs	r3, #0
 800f190:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d002      	beq.n	800f19e <osDelay+0x2c>
      vTaskDelay(ticks);
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f002 fa63 	bl	8011664 <vTaskDelay>
    }
  }

  return (stat);
 800f19e:	68fb      	ldr	r3, [r7, #12]
}
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	3710      	adds	r7, #16
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	bd80      	pop	{r7, pc}

0800f1a8 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b086      	sub	sp, #24
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1b4:	f3ef 8305 	mrs	r3, IPSR
 800f1b8:	60fb      	str	r3, [r7, #12]
  return(result);
 800f1ba:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d12d      	bne.n	800f21c <osEventFlagsNew+0x74>
    mem = -1;
 800f1c0:	f04f 33ff 	mov.w	r3, #4294967295
 800f1c4:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d015      	beq.n	800f1f8 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	689b      	ldr	r3, [r3, #8]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d006      	beq.n	800f1e2 <osEventFlagsNew+0x3a>
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	68db      	ldr	r3, [r3, #12]
 800f1d8:	2b1f      	cmp	r3, #31
 800f1da:	d902      	bls.n	800f1e2 <osEventFlagsNew+0x3a>
        mem = 1;
 800f1dc:	2301      	movs	r3, #1
 800f1de:	613b      	str	r3, [r7, #16]
 800f1e0:	e00c      	b.n	800f1fc <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	689b      	ldr	r3, [r3, #8]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d108      	bne.n	800f1fc <osEventFlagsNew+0x54>
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	68db      	ldr	r3, [r3, #12]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d104      	bne.n	800f1fc <osEventFlagsNew+0x54>
          mem = 0;
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	613b      	str	r3, [r7, #16]
 800f1f6:	e001      	b.n	800f1fc <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800f1fc:	693b      	ldr	r3, [r7, #16]
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d106      	bne.n	800f210 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	689b      	ldr	r3, [r3, #8]
 800f206:	4618      	mov	r0, r3
 800f208:	f000 fc6c 	bl	800fae4 <xEventGroupCreateStatic>
 800f20c:	6178      	str	r0, [r7, #20]
 800f20e:	e005      	b.n	800f21c <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d102      	bne.n	800f21c <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800f216:	f000 fc9e 	bl	800fb56 <xEventGroupCreate>
 800f21a:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800f21c:	697b      	ldr	r3, [r7, #20]
}
 800f21e:	4618      	mov	r0, r3
 800f220:	3718      	adds	r7, #24
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
	...

0800f228 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800f228:	b580      	push	{r7, lr}
 800f22a:	b086      	sub	sp, #24
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800f236:	693b      	ldr	r3, [r7, #16]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d003      	beq.n	800f244 <osEventFlagsSet+0x1c>
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f242:	d303      	bcc.n	800f24c <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800f244:	f06f 0303 	mvn.w	r3, #3
 800f248:	617b      	str	r3, [r7, #20]
 800f24a:	e028      	b.n	800f29e <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f24c:	f3ef 8305 	mrs	r3, IPSR
 800f250:	60fb      	str	r3, [r7, #12]
  return(result);
 800f252:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f254:	2b00      	cmp	r3, #0
 800f256:	d01d      	beq.n	800f294 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800f258:	2300      	movs	r3, #0
 800f25a:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800f25c:	f107 0308 	add.w	r3, r7, #8
 800f260:	461a      	mov	r2, r3
 800f262:	6839      	ldr	r1, [r7, #0]
 800f264:	6938      	ldr	r0, [r7, #16]
 800f266:	f000 fe1f 	bl	800fea8 <xEventGroupSetBitsFromISR>
 800f26a:	4603      	mov	r3, r0
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d103      	bne.n	800f278 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800f270:	f06f 0302 	mvn.w	r3, #2
 800f274:	617b      	str	r3, [r7, #20]
 800f276:	e012      	b.n	800f29e <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800f278:	683b      	ldr	r3, [r7, #0]
 800f27a:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800f27c:	68bb      	ldr	r3, [r7, #8]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d00d      	beq.n	800f29e <osEventFlagsSet+0x76>
 800f282:	4b09      	ldr	r3, [pc, #36]	@ (800f2a8 <osEventFlagsSet+0x80>)
 800f284:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f288:	601a      	str	r2, [r3, #0]
 800f28a:	f3bf 8f4f 	dsb	sy
 800f28e:	f3bf 8f6f 	isb	sy
 800f292:	e004      	b.n	800f29e <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800f294:	6839      	ldr	r1, [r7, #0]
 800f296:	6938      	ldr	r0, [r7, #16]
 800f298:	f000 fd4a 	bl	800fd30 <xEventGroupSetBits>
 800f29c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800f29e:	697b      	ldr	r3, [r7, #20]
}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	3718      	adds	r7, #24
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	bd80      	pop	{r7, pc}
 800f2a8:	e000ed04 	.word	0xe000ed04

0800f2ac <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b08c      	sub	sp, #48	@ 0x30
 800f2b0:	af02      	add	r7, sp, #8
 800f2b2:	60f8      	str	r0, [r7, #12]
 800f2b4:	60b9      	str	r1, [r7, #8]
 800f2b6:	607a      	str	r2, [r7, #4]
 800f2b8:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800f2be:	69bb      	ldr	r3, [r7, #24]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d003      	beq.n	800f2cc <osEventFlagsWait+0x20>
 800f2c4:	68bb      	ldr	r3, [r7, #8]
 800f2c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f2ca:	d303      	bcc.n	800f2d4 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800f2cc:	f06f 0303 	mvn.w	r3, #3
 800f2d0:	61fb      	str	r3, [r7, #28]
 800f2d2:	e04b      	b.n	800f36c <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2d4:	f3ef 8305 	mrs	r3, IPSR
 800f2d8:	617b      	str	r3, [r7, #20]
  return(result);
 800f2da:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d003      	beq.n	800f2e8 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800f2e0:	f06f 0305 	mvn.w	r3, #5
 800f2e4:	61fb      	str	r3, [r7, #28]
 800f2e6:	e041      	b.n	800f36c <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	f003 0301 	and.w	r3, r3, #1
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d002      	beq.n	800f2f8 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800f2f2:	2301      	movs	r3, #1
 800f2f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f2f6:	e001      	b.n	800f2fc <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	f003 0302 	and.w	r3, r3, #2
 800f302:	2b00      	cmp	r3, #0
 800f304:	d002      	beq.n	800f30c <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 800f306:	2300      	movs	r3, #0
 800f308:	623b      	str	r3, [r7, #32]
 800f30a:	e001      	b.n	800f310 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 800f30c:	2301      	movs	r3, #1
 800f30e:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800f310:	683b      	ldr	r3, [r7, #0]
 800f312:	9300      	str	r3, [sp, #0]
 800f314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f316:	6a3a      	ldr	r2, [r7, #32]
 800f318:	68b9      	ldr	r1, [r7, #8]
 800f31a:	69b8      	ldr	r0, [r7, #24]
 800f31c:	f000 fc36 	bl	800fb8c <xEventGroupWaitBits>
 800f320:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	f003 0301 	and.w	r3, r3, #1
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d010      	beq.n	800f34e <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800f32c:	68ba      	ldr	r2, [r7, #8]
 800f32e:	69fb      	ldr	r3, [r7, #28]
 800f330:	4013      	ands	r3, r2
 800f332:	68ba      	ldr	r2, [r7, #8]
 800f334:	429a      	cmp	r2, r3
 800f336:	d019      	beq.n	800f36c <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d003      	beq.n	800f346 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800f33e:	f06f 0301 	mvn.w	r3, #1
 800f342:	61fb      	str	r3, [r7, #28]
 800f344:	e012      	b.n	800f36c <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800f346:	f06f 0302 	mvn.w	r3, #2
 800f34a:	61fb      	str	r3, [r7, #28]
 800f34c:	e00e      	b.n	800f36c <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800f34e:	68ba      	ldr	r2, [r7, #8]
 800f350:	69fb      	ldr	r3, [r7, #28]
 800f352:	4013      	ands	r3, r2
 800f354:	2b00      	cmp	r3, #0
 800f356:	d109      	bne.n	800f36c <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d003      	beq.n	800f366 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800f35e:	f06f 0301 	mvn.w	r3, #1
 800f362:	61fb      	str	r3, [r7, #28]
 800f364:	e002      	b.n	800f36c <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800f366:	f06f 0302 	mvn.w	r3, #2
 800f36a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800f36c:	69fb      	ldr	r3, [r7, #28]
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3728      	adds	r7, #40	@ 0x28
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}

0800f376 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800f376:	b580      	push	{r7, lr}
 800f378:	b088      	sub	sp, #32
 800f37a:	af00      	add	r7, sp, #0
 800f37c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800f37e:	2300      	movs	r3, #0
 800f380:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f382:	f3ef 8305 	mrs	r3, IPSR
 800f386:	60bb      	str	r3, [r7, #8]
  return(result);
 800f388:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d174      	bne.n	800f478 <osMutexNew+0x102>
    if (attr != NULL) {
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d003      	beq.n	800f39c <osMutexNew+0x26>
      type = attr->attr_bits;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	61bb      	str	r3, [r7, #24]
 800f39a:	e001      	b.n	800f3a0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800f39c:	2300      	movs	r3, #0
 800f39e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800f3a0:	69bb      	ldr	r3, [r7, #24]
 800f3a2:	f003 0301 	and.w	r3, r3, #1
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d002      	beq.n	800f3b0 <osMutexNew+0x3a>
      rmtx = 1U;
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	617b      	str	r3, [r7, #20]
 800f3ae:	e001      	b.n	800f3b4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800f3b4:	69bb      	ldr	r3, [r7, #24]
 800f3b6:	f003 0308 	and.w	r3, r3, #8
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d15c      	bne.n	800f478 <osMutexNew+0x102>
      mem = -1;
 800f3be:	f04f 33ff 	mov.w	r3, #4294967295
 800f3c2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d015      	beq.n	800f3f6 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	689b      	ldr	r3, [r3, #8]
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d006      	beq.n	800f3e0 <osMutexNew+0x6a>
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	68db      	ldr	r3, [r3, #12]
 800f3d6:	2b4f      	cmp	r3, #79	@ 0x4f
 800f3d8:	d902      	bls.n	800f3e0 <osMutexNew+0x6a>
          mem = 1;
 800f3da:	2301      	movs	r3, #1
 800f3dc:	613b      	str	r3, [r7, #16]
 800f3de:	e00c      	b.n	800f3fa <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	689b      	ldr	r3, [r3, #8]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d108      	bne.n	800f3fa <osMutexNew+0x84>
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	68db      	ldr	r3, [r3, #12]
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d104      	bne.n	800f3fa <osMutexNew+0x84>
            mem = 0;
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	613b      	str	r3, [r7, #16]
 800f3f4:	e001      	b.n	800f3fa <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800f3fa:	693b      	ldr	r3, [r7, #16]
 800f3fc:	2b01      	cmp	r3, #1
 800f3fe:	d112      	bne.n	800f426 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800f400:	697b      	ldr	r3, [r7, #20]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d007      	beq.n	800f416 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	689b      	ldr	r3, [r3, #8]
 800f40a:	4619      	mov	r1, r3
 800f40c:	2004      	movs	r0, #4
 800f40e:	f000 ff8a 	bl	8010326 <xQueueCreateMutexStatic>
 800f412:	61f8      	str	r0, [r7, #28]
 800f414:	e016      	b.n	800f444 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	689b      	ldr	r3, [r3, #8]
 800f41a:	4619      	mov	r1, r3
 800f41c:	2001      	movs	r0, #1
 800f41e:	f000 ff82 	bl	8010326 <xQueueCreateMutexStatic>
 800f422:	61f8      	str	r0, [r7, #28]
 800f424:	e00e      	b.n	800f444 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800f426:	693b      	ldr	r3, [r7, #16]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d10b      	bne.n	800f444 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800f42c:	697b      	ldr	r3, [r7, #20]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d004      	beq.n	800f43c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800f432:	2004      	movs	r0, #4
 800f434:	f000 ff5f 	bl	80102f6 <xQueueCreateMutex>
 800f438:	61f8      	str	r0, [r7, #28]
 800f43a:	e003      	b.n	800f444 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800f43c:	2001      	movs	r0, #1
 800f43e:	f000 ff5a 	bl	80102f6 <xQueueCreateMutex>
 800f442:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800f444:	69fb      	ldr	r3, [r7, #28]
 800f446:	2b00      	cmp	r3, #0
 800f448:	d00c      	beq.n	800f464 <osMutexNew+0xee>
        if (attr != NULL) {
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d003      	beq.n	800f458 <osMutexNew+0xe2>
          name = attr->name;
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	60fb      	str	r3, [r7, #12]
 800f456:	e001      	b.n	800f45c <osMutexNew+0xe6>
        } else {
          name = NULL;
 800f458:	2300      	movs	r3, #0
 800f45a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800f45c:	68f9      	ldr	r1, [r7, #12]
 800f45e:	69f8      	ldr	r0, [r7, #28]
 800f460:	f001 fe46 	bl	80110f0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800f464:	69fb      	ldr	r3, [r7, #28]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d006      	beq.n	800f478 <osMutexNew+0x102>
 800f46a:	697b      	ldr	r3, [r7, #20]
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d003      	beq.n	800f478 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800f470:	69fb      	ldr	r3, [r7, #28]
 800f472:	f043 0301 	orr.w	r3, r3, #1
 800f476:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800f478:	69fb      	ldr	r3, [r7, #28]
}
 800f47a:	4618      	mov	r0, r3
 800f47c:	3720      	adds	r7, #32
 800f47e:	46bd      	mov	sp, r7
 800f480:	bd80      	pop	{r7, pc}

0800f482 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800f482:	b580      	push	{r7, lr}
 800f484:	b086      	sub	sp, #24
 800f486:	af00      	add	r7, sp, #0
 800f488:	6078      	str	r0, [r7, #4]
 800f48a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	f023 0301 	bic.w	r3, r3, #1
 800f492:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	f003 0301 	and.w	r3, r3, #1
 800f49a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800f49c:	2300      	movs	r3, #0
 800f49e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4a0:	f3ef 8305 	mrs	r3, IPSR
 800f4a4:	60bb      	str	r3, [r7, #8]
  return(result);
 800f4a6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d003      	beq.n	800f4b4 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800f4ac:	f06f 0305 	mvn.w	r3, #5
 800f4b0:	617b      	str	r3, [r7, #20]
 800f4b2:	e02c      	b.n	800f50e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800f4b4:	693b      	ldr	r3, [r7, #16]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d103      	bne.n	800f4c2 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800f4ba:	f06f 0303 	mvn.w	r3, #3
 800f4be:	617b      	str	r3, [r7, #20]
 800f4c0:	e025      	b.n	800f50e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d011      	beq.n	800f4ec <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800f4c8:	6839      	ldr	r1, [r7, #0]
 800f4ca:	6938      	ldr	r0, [r7, #16]
 800f4cc:	f000 ff7b 	bl	80103c6 <xQueueTakeMutexRecursive>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	2b01      	cmp	r3, #1
 800f4d4:	d01b      	beq.n	800f50e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f4d6:	683b      	ldr	r3, [r7, #0]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d003      	beq.n	800f4e4 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800f4dc:	f06f 0301 	mvn.w	r3, #1
 800f4e0:	617b      	str	r3, [r7, #20]
 800f4e2:	e014      	b.n	800f50e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f4e4:	f06f 0302 	mvn.w	r3, #2
 800f4e8:	617b      	str	r3, [r7, #20]
 800f4ea:	e010      	b.n	800f50e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800f4ec:	6839      	ldr	r1, [r7, #0]
 800f4ee:	6938      	ldr	r0, [r7, #16]
 800f4f0:	f001 fb20 	bl	8010b34 <xQueueSemaphoreTake>
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	2b01      	cmp	r3, #1
 800f4f8:	d009      	beq.n	800f50e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f4fa:	683b      	ldr	r3, [r7, #0]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d003      	beq.n	800f508 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800f500:	f06f 0301 	mvn.w	r3, #1
 800f504:	617b      	str	r3, [r7, #20]
 800f506:	e002      	b.n	800f50e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f508:	f06f 0302 	mvn.w	r3, #2
 800f50c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800f50e:	697b      	ldr	r3, [r7, #20]
}
 800f510:	4618      	mov	r0, r3
 800f512:	3718      	adds	r7, #24
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}

0800f518 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800f518:	b580      	push	{r7, lr}
 800f51a:	b086      	sub	sp, #24
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	f023 0301 	bic.w	r3, r3, #1
 800f526:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	f003 0301 	and.w	r3, r3, #1
 800f52e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800f530:	2300      	movs	r3, #0
 800f532:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f534:	f3ef 8305 	mrs	r3, IPSR
 800f538:	60bb      	str	r3, [r7, #8]
  return(result);
 800f53a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d003      	beq.n	800f548 <osMutexRelease+0x30>
    stat = osErrorISR;
 800f540:	f06f 0305 	mvn.w	r3, #5
 800f544:	617b      	str	r3, [r7, #20]
 800f546:	e01f      	b.n	800f588 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800f548:	693b      	ldr	r3, [r7, #16]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d103      	bne.n	800f556 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800f54e:	f06f 0303 	mvn.w	r3, #3
 800f552:	617b      	str	r3, [r7, #20]
 800f554:	e018      	b.n	800f588 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d009      	beq.n	800f570 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800f55c:	6938      	ldr	r0, [r7, #16]
 800f55e:	f000 fefd 	bl	801035c <xQueueGiveMutexRecursive>
 800f562:	4603      	mov	r3, r0
 800f564:	2b01      	cmp	r3, #1
 800f566:	d00f      	beq.n	800f588 <osMutexRelease+0x70>
        stat = osErrorResource;
 800f568:	f06f 0302 	mvn.w	r3, #2
 800f56c:	617b      	str	r3, [r7, #20]
 800f56e:	e00b      	b.n	800f588 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800f570:	2300      	movs	r3, #0
 800f572:	2200      	movs	r2, #0
 800f574:	2100      	movs	r1, #0
 800f576:	6938      	ldr	r0, [r7, #16]
 800f578:	f000 ffca 	bl	8010510 <xQueueGenericSend>
 800f57c:	4603      	mov	r3, r0
 800f57e:	2b01      	cmp	r3, #1
 800f580:	d002      	beq.n	800f588 <osMutexRelease+0x70>
        stat = osErrorResource;
 800f582:	f06f 0302 	mvn.w	r3, #2
 800f586:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f588:	697b      	ldr	r3, [r7, #20]
}
 800f58a:	4618      	mov	r0, r3
 800f58c:	3718      	adds	r7, #24
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}

0800f592 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800f592:	b580      	push	{r7, lr}
 800f594:	b08a      	sub	sp, #40	@ 0x28
 800f596:	af02      	add	r7, sp, #8
 800f598:	60f8      	str	r0, [r7, #12]
 800f59a:	60b9      	str	r1, [r7, #8]
 800f59c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800f59e:	2300      	movs	r3, #0
 800f5a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f5a2:	f3ef 8305 	mrs	r3, IPSR
 800f5a6:	613b      	str	r3, [r7, #16]
  return(result);
 800f5a8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d175      	bne.n	800f69a <osSemaphoreNew+0x108>
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d072      	beq.n	800f69a <osSemaphoreNew+0x108>
 800f5b4:	68ba      	ldr	r2, [r7, #8]
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	429a      	cmp	r2, r3
 800f5ba:	d86e      	bhi.n	800f69a <osSemaphoreNew+0x108>
    mem = -1;
 800f5bc:	f04f 33ff 	mov.w	r3, #4294967295
 800f5c0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d015      	beq.n	800f5f4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	689b      	ldr	r3, [r3, #8]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d006      	beq.n	800f5de <osSemaphoreNew+0x4c>
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	68db      	ldr	r3, [r3, #12]
 800f5d4:	2b4f      	cmp	r3, #79	@ 0x4f
 800f5d6:	d902      	bls.n	800f5de <osSemaphoreNew+0x4c>
        mem = 1;
 800f5d8:	2301      	movs	r3, #1
 800f5da:	61bb      	str	r3, [r7, #24]
 800f5dc:	e00c      	b.n	800f5f8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	689b      	ldr	r3, [r3, #8]
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d108      	bne.n	800f5f8 <osSemaphoreNew+0x66>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	68db      	ldr	r3, [r3, #12]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d104      	bne.n	800f5f8 <osSemaphoreNew+0x66>
          mem = 0;
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	61bb      	str	r3, [r7, #24]
 800f5f2:	e001      	b.n	800f5f8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800f5f8:	69bb      	ldr	r3, [r7, #24]
 800f5fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5fe:	d04c      	beq.n	800f69a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	2b01      	cmp	r3, #1
 800f604:	d128      	bne.n	800f658 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800f606:	69bb      	ldr	r3, [r7, #24]
 800f608:	2b01      	cmp	r3, #1
 800f60a:	d10a      	bne.n	800f622 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	689b      	ldr	r3, [r3, #8]
 800f610:	2203      	movs	r2, #3
 800f612:	9200      	str	r2, [sp, #0]
 800f614:	2200      	movs	r2, #0
 800f616:	2100      	movs	r1, #0
 800f618:	2001      	movs	r0, #1
 800f61a:	f000 fd77 	bl	801010c <xQueueGenericCreateStatic>
 800f61e:	61f8      	str	r0, [r7, #28]
 800f620:	e005      	b.n	800f62e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800f622:	2203      	movs	r2, #3
 800f624:	2100      	movs	r1, #0
 800f626:	2001      	movs	r0, #1
 800f628:	f000 fded 	bl	8010206 <xQueueGenericCreate>
 800f62c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f62e:	69fb      	ldr	r3, [r7, #28]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d022      	beq.n	800f67a <osSemaphoreNew+0xe8>
 800f634:	68bb      	ldr	r3, [r7, #8]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d01f      	beq.n	800f67a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f63a:	2300      	movs	r3, #0
 800f63c:	2200      	movs	r2, #0
 800f63e:	2100      	movs	r1, #0
 800f640:	69f8      	ldr	r0, [r7, #28]
 800f642:	f000 ff65 	bl	8010510 <xQueueGenericSend>
 800f646:	4603      	mov	r3, r0
 800f648:	2b01      	cmp	r3, #1
 800f64a:	d016      	beq.n	800f67a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800f64c:	69f8      	ldr	r0, [r7, #28]
 800f64e:	f001 fc03 	bl	8010e58 <vQueueDelete>
            hSemaphore = NULL;
 800f652:	2300      	movs	r3, #0
 800f654:	61fb      	str	r3, [r7, #28]
 800f656:	e010      	b.n	800f67a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800f658:	69bb      	ldr	r3, [r7, #24]
 800f65a:	2b01      	cmp	r3, #1
 800f65c:	d108      	bne.n	800f670 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	689b      	ldr	r3, [r3, #8]
 800f662:	461a      	mov	r2, r3
 800f664:	68b9      	ldr	r1, [r7, #8]
 800f666:	68f8      	ldr	r0, [r7, #12]
 800f668:	f000 fee4 	bl	8010434 <xQueueCreateCountingSemaphoreStatic>
 800f66c:	61f8      	str	r0, [r7, #28]
 800f66e:	e004      	b.n	800f67a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f670:	68b9      	ldr	r1, [r7, #8]
 800f672:	68f8      	ldr	r0, [r7, #12]
 800f674:	f000 ff17 	bl	80104a6 <xQueueCreateCountingSemaphore>
 800f678:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f67a:	69fb      	ldr	r3, [r7, #28]
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d00c      	beq.n	800f69a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d003      	beq.n	800f68e <osSemaphoreNew+0xfc>
          name = attr->name;
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	617b      	str	r3, [r7, #20]
 800f68c:	e001      	b.n	800f692 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800f68e:	2300      	movs	r3, #0
 800f690:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f692:	6979      	ldr	r1, [r7, #20]
 800f694:	69f8      	ldr	r0, [r7, #28]
 800f696:	f001 fd2b 	bl	80110f0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f69a:	69fb      	ldr	r3, [r7, #28]
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3720      	adds	r7, #32
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}

0800f6a4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b086      	sub	sp, #24
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
 800f6ac:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f6b6:	693b      	ldr	r3, [r7, #16]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d103      	bne.n	800f6c4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f6bc:	f06f 0303 	mvn.w	r3, #3
 800f6c0:	617b      	str	r3, [r7, #20]
 800f6c2:	e039      	b.n	800f738 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f6c4:	f3ef 8305 	mrs	r3, IPSR
 800f6c8:	60fb      	str	r3, [r7, #12]
  return(result);
 800f6ca:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d022      	beq.n	800f716 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d003      	beq.n	800f6de <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800f6d6:	f06f 0303 	mvn.w	r3, #3
 800f6da:	617b      	str	r3, [r7, #20]
 800f6dc:	e02c      	b.n	800f738 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f6e2:	f107 0308 	add.w	r3, r7, #8
 800f6e6:	461a      	mov	r2, r3
 800f6e8:	2100      	movs	r1, #0
 800f6ea:	6938      	ldr	r0, [r7, #16]
 800f6ec:	f001 fb32 	bl	8010d54 <xQueueReceiveFromISR>
 800f6f0:	4603      	mov	r3, r0
 800f6f2:	2b01      	cmp	r3, #1
 800f6f4:	d003      	beq.n	800f6fe <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800f6f6:	f06f 0302 	mvn.w	r3, #2
 800f6fa:	617b      	str	r3, [r7, #20]
 800f6fc:	e01c      	b.n	800f738 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d019      	beq.n	800f738 <osSemaphoreAcquire+0x94>
 800f704:	4b0f      	ldr	r3, [pc, #60]	@ (800f744 <osSemaphoreAcquire+0xa0>)
 800f706:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f70a:	601a      	str	r2, [r3, #0]
 800f70c:	f3bf 8f4f 	dsb	sy
 800f710:	f3bf 8f6f 	isb	sy
 800f714:	e010      	b.n	800f738 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f716:	6839      	ldr	r1, [r7, #0]
 800f718:	6938      	ldr	r0, [r7, #16]
 800f71a:	f001 fa0b 	bl	8010b34 <xQueueSemaphoreTake>
 800f71e:	4603      	mov	r3, r0
 800f720:	2b01      	cmp	r3, #1
 800f722:	d009      	beq.n	800f738 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d003      	beq.n	800f732 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800f72a:	f06f 0301 	mvn.w	r3, #1
 800f72e:	617b      	str	r3, [r7, #20]
 800f730:	e002      	b.n	800f738 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800f732:	f06f 0302 	mvn.w	r3, #2
 800f736:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f738:	697b      	ldr	r3, [r7, #20]
}
 800f73a:	4618      	mov	r0, r3
 800f73c:	3718      	adds	r7, #24
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}
 800f742:	bf00      	nop
 800f744:	e000ed04 	.word	0xe000ed04

0800f748 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f748:	b580      	push	{r7, lr}
 800f74a:	b086      	sub	sp, #24
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f754:	2300      	movs	r3, #0
 800f756:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f758:	693b      	ldr	r3, [r7, #16]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d103      	bne.n	800f766 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f75e:	f06f 0303 	mvn.w	r3, #3
 800f762:	617b      	str	r3, [r7, #20]
 800f764:	e02c      	b.n	800f7c0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f766:	f3ef 8305 	mrs	r3, IPSR
 800f76a:	60fb      	str	r3, [r7, #12]
  return(result);
 800f76c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d01a      	beq.n	800f7a8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800f772:	2300      	movs	r3, #0
 800f774:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f776:	f107 0308 	add.w	r3, r7, #8
 800f77a:	4619      	mov	r1, r3
 800f77c:	6938      	ldr	r0, [r7, #16]
 800f77e:	f001 f867 	bl	8010850 <xQueueGiveFromISR>
 800f782:	4603      	mov	r3, r0
 800f784:	2b01      	cmp	r3, #1
 800f786:	d003      	beq.n	800f790 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800f788:	f06f 0302 	mvn.w	r3, #2
 800f78c:	617b      	str	r3, [r7, #20]
 800f78e:	e017      	b.n	800f7c0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d014      	beq.n	800f7c0 <osSemaphoreRelease+0x78>
 800f796:	4b0d      	ldr	r3, [pc, #52]	@ (800f7cc <osSemaphoreRelease+0x84>)
 800f798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f79c:	601a      	str	r2, [r3, #0]
 800f79e:	f3bf 8f4f 	dsb	sy
 800f7a2:	f3bf 8f6f 	isb	sy
 800f7a6:	e00b      	b.n	800f7c0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	2200      	movs	r2, #0
 800f7ac:	2100      	movs	r1, #0
 800f7ae:	6938      	ldr	r0, [r7, #16]
 800f7b0:	f000 feae 	bl	8010510 <xQueueGenericSend>
 800f7b4:	4603      	mov	r3, r0
 800f7b6:	2b01      	cmp	r3, #1
 800f7b8:	d002      	beq.n	800f7c0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800f7ba:	f06f 0302 	mvn.w	r3, #2
 800f7be:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800f7c0:	697b      	ldr	r3, [r7, #20]
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3718      	adds	r7, #24
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	e000ed04 	.word	0xe000ed04

0800f7d0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b086      	sub	sp, #24
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f7dc:	f3ef 8305 	mrs	r3, IPSR
 800f7e0:	60fb      	str	r3, [r7, #12]
  return(result);
 800f7e2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d003      	beq.n	800f7f0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800f7e8:	f06f 0305 	mvn.w	r3, #5
 800f7ec:	617b      	str	r3, [r7, #20]
 800f7ee:	e00e      	b.n	800f80e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800f7f0:	693b      	ldr	r3, [r7, #16]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d103      	bne.n	800f7fe <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800f7f6:	f06f 0303 	mvn.w	r3, #3
 800f7fa:	617b      	str	r3, [r7, #20]
 800f7fc:	e007      	b.n	800f80e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800f7fe:	6938      	ldr	r0, [r7, #16]
 800f800:	f001 fca0 	bl	8011144 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800f804:	2300      	movs	r3, #0
 800f806:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800f808:	6938      	ldr	r0, [r7, #16]
 800f80a:	f001 fb25 	bl	8010e58 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800f80e:	697b      	ldr	r3, [r7, #20]
}
 800f810:	4618      	mov	r0, r3
 800f812:	3718      	adds	r7, #24
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}

0800f818 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f818:	b580      	push	{r7, lr}
 800f81a:	b08a      	sub	sp, #40	@ 0x28
 800f81c:	af02      	add	r7, sp, #8
 800f81e:	60f8      	str	r0, [r7, #12]
 800f820:	60b9      	str	r1, [r7, #8]
 800f822:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f824:	2300      	movs	r3, #0
 800f826:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f828:	f3ef 8305 	mrs	r3, IPSR
 800f82c:	613b      	str	r3, [r7, #16]
  return(result);
 800f82e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f830:	2b00      	cmp	r3, #0
 800f832:	d15f      	bne.n	800f8f4 <osMessageQueueNew+0xdc>
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d05c      	beq.n	800f8f4 <osMessageQueueNew+0xdc>
 800f83a:	68bb      	ldr	r3, [r7, #8]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d059      	beq.n	800f8f4 <osMessageQueueNew+0xdc>
    mem = -1;
 800f840:	f04f 33ff 	mov.w	r3, #4294967295
 800f844:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d029      	beq.n	800f8a0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	689b      	ldr	r3, [r3, #8]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d012      	beq.n	800f87a <osMessageQueueNew+0x62>
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	68db      	ldr	r3, [r3, #12]
 800f858:	2b4f      	cmp	r3, #79	@ 0x4f
 800f85a:	d90e      	bls.n	800f87a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f860:	2b00      	cmp	r3, #0
 800f862:	d00a      	beq.n	800f87a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	695a      	ldr	r2, [r3, #20]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	68b9      	ldr	r1, [r7, #8]
 800f86c:	fb01 f303 	mul.w	r3, r1, r3
 800f870:	429a      	cmp	r2, r3
 800f872:	d302      	bcc.n	800f87a <osMessageQueueNew+0x62>
        mem = 1;
 800f874:	2301      	movs	r3, #1
 800f876:	61bb      	str	r3, [r7, #24]
 800f878:	e014      	b.n	800f8a4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	689b      	ldr	r3, [r3, #8]
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d110      	bne.n	800f8a4 <osMessageQueueNew+0x8c>
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	68db      	ldr	r3, [r3, #12]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d10c      	bne.n	800f8a4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d108      	bne.n	800f8a4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	695b      	ldr	r3, [r3, #20]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d104      	bne.n	800f8a4 <osMessageQueueNew+0x8c>
          mem = 0;
 800f89a:	2300      	movs	r3, #0
 800f89c:	61bb      	str	r3, [r7, #24]
 800f89e:	e001      	b.n	800f8a4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f8a4:	69bb      	ldr	r3, [r7, #24]
 800f8a6:	2b01      	cmp	r3, #1
 800f8a8:	d10b      	bne.n	800f8c2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	691a      	ldr	r2, [r3, #16]
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	689b      	ldr	r3, [r3, #8]
 800f8b2:	2100      	movs	r1, #0
 800f8b4:	9100      	str	r1, [sp, #0]
 800f8b6:	68b9      	ldr	r1, [r7, #8]
 800f8b8:	68f8      	ldr	r0, [r7, #12]
 800f8ba:	f000 fc27 	bl	801010c <xQueueGenericCreateStatic>
 800f8be:	61f8      	str	r0, [r7, #28]
 800f8c0:	e008      	b.n	800f8d4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f8c2:	69bb      	ldr	r3, [r7, #24]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d105      	bne.n	800f8d4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	68b9      	ldr	r1, [r7, #8]
 800f8cc:	68f8      	ldr	r0, [r7, #12]
 800f8ce:	f000 fc9a 	bl	8010206 <xQueueGenericCreate>
 800f8d2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f8d4:	69fb      	ldr	r3, [r7, #28]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d00c      	beq.n	800f8f4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d003      	beq.n	800f8e8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	617b      	str	r3, [r7, #20]
 800f8e6:	e001      	b.n	800f8ec <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f8ec:	6979      	ldr	r1, [r7, #20]
 800f8ee:	69f8      	ldr	r0, [r7, #28]
 800f8f0:	f001 fbfe 	bl	80110f0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f8f4:	69fb      	ldr	r3, [r7, #28]
}
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	3720      	adds	r7, #32
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	bd80      	pop	{r7, pc}
	...

0800f900 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f900:	b580      	push	{r7, lr}
 800f902:	b088      	sub	sp, #32
 800f904:	af00      	add	r7, sp, #0
 800f906:	60f8      	str	r0, [r7, #12]
 800f908:	60b9      	str	r1, [r7, #8]
 800f90a:	603b      	str	r3, [r7, #0]
 800f90c:	4613      	mov	r3, r2
 800f90e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f914:	2300      	movs	r3, #0
 800f916:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f918:	f3ef 8305 	mrs	r3, IPSR
 800f91c:	617b      	str	r3, [r7, #20]
  return(result);
 800f91e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f920:	2b00      	cmp	r3, #0
 800f922:	d028      	beq.n	800f976 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f924:	69bb      	ldr	r3, [r7, #24]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d005      	beq.n	800f936 <osMessageQueuePut+0x36>
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d002      	beq.n	800f936 <osMessageQueuePut+0x36>
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	2b00      	cmp	r3, #0
 800f934:	d003      	beq.n	800f93e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f936:	f06f 0303 	mvn.w	r3, #3
 800f93a:	61fb      	str	r3, [r7, #28]
 800f93c:	e038      	b.n	800f9b0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f93e:	2300      	movs	r3, #0
 800f940:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f942:	f107 0210 	add.w	r2, r7, #16
 800f946:	2300      	movs	r3, #0
 800f948:	68b9      	ldr	r1, [r7, #8]
 800f94a:	69b8      	ldr	r0, [r7, #24]
 800f94c:	f000 fee2 	bl	8010714 <xQueueGenericSendFromISR>
 800f950:	4603      	mov	r3, r0
 800f952:	2b01      	cmp	r3, #1
 800f954:	d003      	beq.n	800f95e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f956:	f06f 0302 	mvn.w	r3, #2
 800f95a:	61fb      	str	r3, [r7, #28]
 800f95c:	e028      	b.n	800f9b0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f95e:	693b      	ldr	r3, [r7, #16]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d025      	beq.n	800f9b0 <osMessageQueuePut+0xb0>
 800f964:	4b15      	ldr	r3, [pc, #84]	@ (800f9bc <osMessageQueuePut+0xbc>)
 800f966:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f96a:	601a      	str	r2, [r3, #0]
 800f96c:	f3bf 8f4f 	dsb	sy
 800f970:	f3bf 8f6f 	isb	sy
 800f974:	e01c      	b.n	800f9b0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f976:	69bb      	ldr	r3, [r7, #24]
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d002      	beq.n	800f982 <osMessageQueuePut+0x82>
 800f97c:	68bb      	ldr	r3, [r7, #8]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d103      	bne.n	800f98a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f982:	f06f 0303 	mvn.w	r3, #3
 800f986:	61fb      	str	r3, [r7, #28]
 800f988:	e012      	b.n	800f9b0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f98a:	2300      	movs	r3, #0
 800f98c:	683a      	ldr	r2, [r7, #0]
 800f98e:	68b9      	ldr	r1, [r7, #8]
 800f990:	69b8      	ldr	r0, [r7, #24]
 800f992:	f000 fdbd 	bl	8010510 <xQueueGenericSend>
 800f996:	4603      	mov	r3, r0
 800f998:	2b01      	cmp	r3, #1
 800f99a:	d009      	beq.n	800f9b0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d003      	beq.n	800f9aa <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f9a2:	f06f 0301 	mvn.w	r3, #1
 800f9a6:	61fb      	str	r3, [r7, #28]
 800f9a8:	e002      	b.n	800f9b0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f9aa:	f06f 0302 	mvn.w	r3, #2
 800f9ae:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f9b0:	69fb      	ldr	r3, [r7, #28]
}
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	3720      	adds	r7, #32
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	bd80      	pop	{r7, pc}
 800f9ba:	bf00      	nop
 800f9bc:	e000ed04 	.word	0xe000ed04

0800f9c0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b088      	sub	sp, #32
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	607a      	str	r2, [r7, #4]
 800f9cc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f9d6:	f3ef 8305 	mrs	r3, IPSR
 800f9da:	617b      	str	r3, [r7, #20]
  return(result);
 800f9dc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d028      	beq.n	800fa34 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f9e2:	69bb      	ldr	r3, [r7, #24]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d005      	beq.n	800f9f4 <osMessageQueueGet+0x34>
 800f9e8:	68bb      	ldr	r3, [r7, #8]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d002      	beq.n	800f9f4 <osMessageQueueGet+0x34>
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d003      	beq.n	800f9fc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f9f4:	f06f 0303 	mvn.w	r3, #3
 800f9f8:	61fb      	str	r3, [r7, #28]
 800f9fa:	e037      	b.n	800fa6c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800fa00:	f107 0310 	add.w	r3, r7, #16
 800fa04:	461a      	mov	r2, r3
 800fa06:	68b9      	ldr	r1, [r7, #8]
 800fa08:	69b8      	ldr	r0, [r7, #24]
 800fa0a:	f001 f9a3 	bl	8010d54 <xQueueReceiveFromISR>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	2b01      	cmp	r3, #1
 800fa12:	d003      	beq.n	800fa1c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800fa14:	f06f 0302 	mvn.w	r3, #2
 800fa18:	61fb      	str	r3, [r7, #28]
 800fa1a:	e027      	b.n	800fa6c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800fa1c:	693b      	ldr	r3, [r7, #16]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d024      	beq.n	800fa6c <osMessageQueueGet+0xac>
 800fa22:	4b15      	ldr	r3, [pc, #84]	@ (800fa78 <osMessageQueueGet+0xb8>)
 800fa24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa28:	601a      	str	r2, [r3, #0]
 800fa2a:	f3bf 8f4f 	dsb	sy
 800fa2e:	f3bf 8f6f 	isb	sy
 800fa32:	e01b      	b.n	800fa6c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800fa34:	69bb      	ldr	r3, [r7, #24]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d002      	beq.n	800fa40 <osMessageQueueGet+0x80>
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d103      	bne.n	800fa48 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800fa40:	f06f 0303 	mvn.w	r3, #3
 800fa44:	61fb      	str	r3, [r7, #28]
 800fa46:	e011      	b.n	800fa6c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800fa48:	683a      	ldr	r2, [r7, #0]
 800fa4a:	68b9      	ldr	r1, [r7, #8]
 800fa4c:	69b8      	ldr	r0, [r7, #24]
 800fa4e:	f000 ff8f 	bl	8010970 <xQueueReceive>
 800fa52:	4603      	mov	r3, r0
 800fa54:	2b01      	cmp	r3, #1
 800fa56:	d009      	beq.n	800fa6c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d003      	beq.n	800fa66 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800fa5e:	f06f 0301 	mvn.w	r3, #1
 800fa62:	61fb      	str	r3, [r7, #28]
 800fa64:	e002      	b.n	800fa6c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800fa66:	f06f 0302 	mvn.w	r3, #2
 800fa6a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800fa6c:	69fb      	ldr	r3, [r7, #28]
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	3720      	adds	r7, #32
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}
 800fa76:	bf00      	nop
 800fa78:	e000ed04 	.word	0xe000ed04

0800fa7c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800fa7c:	b480      	push	{r7}
 800fa7e:	b085      	sub	sp, #20
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	60f8      	str	r0, [r7, #12]
 800fa84:	60b9      	str	r1, [r7, #8]
 800fa86:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	4a07      	ldr	r2, [pc, #28]	@ (800faa8 <vApplicationGetIdleTaskMemory+0x2c>)
 800fa8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800fa8e:	68bb      	ldr	r3, [r7, #8]
 800fa90:	4a06      	ldr	r2, [pc, #24]	@ (800faac <vApplicationGetIdleTaskMemory+0x30>)
 800fa92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2280      	movs	r2, #128	@ 0x80
 800fa98:	601a      	str	r2, [r3, #0]
}
 800fa9a:	bf00      	nop
 800fa9c:	3714      	adds	r7, #20
 800fa9e:	46bd      	mov	sp, r7
 800faa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa4:	4770      	bx	lr
 800faa6:	bf00      	nop
 800faa8:	200065b4 	.word	0x200065b4
 800faac:	2000665c 	.word	0x2000665c

0800fab0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800fab0:	b480      	push	{r7}
 800fab2:	b085      	sub	sp, #20
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	60f8      	str	r0, [r7, #12]
 800fab8:	60b9      	str	r1, [r7, #8]
 800faba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	4a07      	ldr	r2, [pc, #28]	@ (800fadc <vApplicationGetTimerTaskMemory+0x2c>)
 800fac0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800fac2:	68bb      	ldr	r3, [r7, #8]
 800fac4:	4a06      	ldr	r2, [pc, #24]	@ (800fae0 <vApplicationGetTimerTaskMemory+0x30>)
 800fac6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800face:	601a      	str	r2, [r3, #0]
}
 800fad0:	bf00      	nop
 800fad2:	3714      	adds	r7, #20
 800fad4:	46bd      	mov	sp, r7
 800fad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fada:	4770      	bx	lr
 800fadc:	2000685c 	.word	0x2000685c
 800fae0:	20006904 	.word	0x20006904

0800fae4 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b086      	sub	sp, #24
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d10b      	bne.n	800fb0a <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800faf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faf6:	f383 8811 	msr	BASEPRI, r3
 800fafa:	f3bf 8f6f 	isb	sy
 800fafe:	f3bf 8f4f 	dsb	sy
 800fb02:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fb04:	bf00      	nop
 800fb06:	bf00      	nop
 800fb08:	e7fd      	b.n	800fb06 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800fb0a:	2320      	movs	r3, #32
 800fb0c:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800fb0e:	68bb      	ldr	r3, [r7, #8]
 800fb10:	2b20      	cmp	r3, #32
 800fb12:	d00b      	beq.n	800fb2c <xEventGroupCreateStatic+0x48>
	__asm volatile
 800fb14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb18:	f383 8811 	msr	BASEPRI, r3
 800fb1c:	f3bf 8f6f 	isb	sy
 800fb20:	f3bf 8f4f 	dsb	sy
 800fb24:	60fb      	str	r3, [r7, #12]
}
 800fb26:	bf00      	nop
 800fb28:	bf00      	nop
 800fb2a:	e7fd      	b.n	800fb28 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d00a      	beq.n	800fb4c <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800fb36:	697b      	ldr	r3, [r7, #20]
 800fb38:	2200      	movs	r2, #0
 800fb3a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800fb3c:	697b      	ldr	r3, [r7, #20]
 800fb3e:	3304      	adds	r3, #4
 800fb40:	4618      	mov	r0, r3
 800fb42:	f000 f9c5 	bl	800fed0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800fb46:	697b      	ldr	r3, [r7, #20]
 800fb48:	2201      	movs	r2, #1
 800fb4a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800fb4c:	697b      	ldr	r3, [r7, #20]
	}
 800fb4e:	4618      	mov	r0, r3
 800fb50:	3718      	adds	r7, #24
 800fb52:	46bd      	mov	sp, r7
 800fb54:	bd80      	pop	{r7, pc}

0800fb56 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800fb56:	b580      	push	{r7, lr}
 800fb58:	b082      	sub	sp, #8
 800fb5a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800fb5c:	2020      	movs	r0, #32
 800fb5e:	f003 fcad 	bl	80134bc <pvPortMalloc>
 800fb62:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d00a      	beq.n	800fb80 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	3304      	adds	r3, #4
 800fb74:	4618      	mov	r0, r3
 800fb76:	f000 f9ab 	bl	800fed0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800fb80:	687b      	ldr	r3, [r7, #4]
	}
 800fb82:	4618      	mov	r0, r3
 800fb84:	3708      	adds	r7, #8
 800fb86:	46bd      	mov	sp, r7
 800fb88:	bd80      	pop	{r7, pc}
	...

0800fb8c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b090      	sub	sp, #64	@ 0x40
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	60f8      	str	r0, [r7, #12]
 800fb94:	60b9      	str	r1, [r7, #8]
 800fb96:	607a      	str	r2, [r7, #4]
 800fb98:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800fb9e:	2300      	movs	r3, #0
 800fba0:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800fba2:	2300      	movs	r3, #0
 800fba4:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d10b      	bne.n	800fbc4 <xEventGroupWaitBits+0x38>
	__asm volatile
 800fbac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbb0:	f383 8811 	msr	BASEPRI, r3
 800fbb4:	f3bf 8f6f 	isb	sy
 800fbb8:	f3bf 8f4f 	dsb	sy
 800fbbc:	623b      	str	r3, [r7, #32]
}
 800fbbe:	bf00      	nop
 800fbc0:	bf00      	nop
 800fbc2:	e7fd      	b.n	800fbc0 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fbca:	d30b      	bcc.n	800fbe4 <xEventGroupWaitBits+0x58>
	__asm volatile
 800fbcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbd0:	f383 8811 	msr	BASEPRI, r3
 800fbd4:	f3bf 8f6f 	isb	sy
 800fbd8:	f3bf 8f4f 	dsb	sy
 800fbdc:	61fb      	str	r3, [r7, #28]
}
 800fbde:	bf00      	nop
 800fbe0:	bf00      	nop
 800fbe2:	e7fd      	b.n	800fbe0 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800fbe4:	68bb      	ldr	r3, [r7, #8]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d10b      	bne.n	800fc02 <xEventGroupWaitBits+0x76>
	__asm volatile
 800fbea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbee:	f383 8811 	msr	BASEPRI, r3
 800fbf2:	f3bf 8f6f 	isb	sy
 800fbf6:	f3bf 8f4f 	dsb	sy
 800fbfa:	61bb      	str	r3, [r7, #24]
}
 800fbfc:	bf00      	nop
 800fbfe:	bf00      	nop
 800fc00:	e7fd      	b.n	800fbfe <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fc02:	f002 fa8d 	bl	8012120 <xTaskGetSchedulerState>
 800fc06:	4603      	mov	r3, r0
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d102      	bne.n	800fc12 <xEventGroupWaitBits+0x86>
 800fc0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d101      	bne.n	800fc16 <xEventGroupWaitBits+0x8a>
 800fc12:	2301      	movs	r3, #1
 800fc14:	e000      	b.n	800fc18 <xEventGroupWaitBits+0x8c>
 800fc16:	2300      	movs	r3, #0
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d10b      	bne.n	800fc34 <xEventGroupWaitBits+0xa8>
	__asm volatile
 800fc1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc20:	f383 8811 	msr	BASEPRI, r3
 800fc24:	f3bf 8f6f 	isb	sy
 800fc28:	f3bf 8f4f 	dsb	sy
 800fc2c:	617b      	str	r3, [r7, #20]
}
 800fc2e:	bf00      	nop
 800fc30:	bf00      	nop
 800fc32:	e7fd      	b.n	800fc30 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 800fc34:	f001 fdbc 	bl	80117b0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800fc38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800fc3e:	683a      	ldr	r2, [r7, #0]
 800fc40:	68b9      	ldr	r1, [r7, #8]
 800fc42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fc44:	f000 f90d 	bl	800fe62 <prvTestWaitCondition>
 800fc48:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800fc4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d00e      	beq.n	800fc6e <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800fc50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc52:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800fc54:	2300      	movs	r3, #0
 800fc56:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d028      	beq.n	800fcb0 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800fc5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc60:	681a      	ldr	r2, [r3, #0]
 800fc62:	68bb      	ldr	r3, [r7, #8]
 800fc64:	43db      	mvns	r3, r3
 800fc66:	401a      	ands	r2, r3
 800fc68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc6a:	601a      	str	r2, [r3, #0]
 800fc6c:	e020      	b.n	800fcb0 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800fc6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d104      	bne.n	800fc7e <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800fc74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc76:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 800fc78:	2301      	movs	r3, #1
 800fc7a:	633b      	str	r3, [r7, #48]	@ 0x30
 800fc7c:	e018      	b.n	800fcb0 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d003      	beq.n	800fc8c <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800fc84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fc8a:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d003      	beq.n	800fc9a <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800fc92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc94:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fc98:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800fc9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc9c:	1d18      	adds	r0, r3, #4
 800fc9e:	68ba      	ldr	r2, [r7, #8]
 800fca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fca2:	4313      	orrs	r3, r2
 800fca4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fca6:	4619      	mov	r1, r3
 800fca8:	f001 ff96 	bl	8011bd8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800fcac:	2300      	movs	r3, #0
 800fcae:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800fcb0:	f001 fd8c 	bl	80117cc <xTaskResumeAll>
 800fcb4:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800fcb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d031      	beq.n	800fd20 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 800fcbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d107      	bne.n	800fcd2 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800fcc2:	4b1a      	ldr	r3, [pc, #104]	@ (800fd2c <xEventGroupWaitBits+0x1a0>)
 800fcc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcc8:	601a      	str	r2, [r3, #0]
 800fcca:	f3bf 8f4f 	dsb	sy
 800fcce:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800fcd2:	f002 fb9f 	bl	8012414 <uxTaskResetEventItemValue>
 800fcd6:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800fcd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d11a      	bne.n	800fd18 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800fce2:	f003 fac9 	bl	8013278 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800fce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800fcec:	683a      	ldr	r2, [r7, #0]
 800fcee:	68b9      	ldr	r1, [r7, #8]
 800fcf0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fcf2:	f000 f8b6 	bl	800fe62 <prvTestWaitCondition>
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d009      	beq.n	800fd10 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d006      	beq.n	800fd10 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800fd02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd04:	681a      	ldr	r2, [r3, #0]
 800fd06:	68bb      	ldr	r3, [r7, #8]
 800fd08:	43db      	mvns	r3, r3
 800fd0a:	401a      	ands	r2, r3
 800fd0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd0e:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800fd10:	2301      	movs	r3, #1
 800fd12:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 800fd14:	f003 fae2 	bl	80132dc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800fd18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd1a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800fd1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800fd20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fd22:	4618      	mov	r0, r3
 800fd24:	3740      	adds	r7, #64	@ 0x40
 800fd26:	46bd      	mov	sp, r7
 800fd28:	bd80      	pop	{r7, pc}
 800fd2a:	bf00      	nop
 800fd2c:	e000ed04 	.word	0xe000ed04

0800fd30 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b08e      	sub	sp, #56	@ 0x38
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	6078      	str	r0, [r7, #4]
 800fd38:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800fd42:	2300      	movs	r3, #0
 800fd44:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d10b      	bne.n	800fd64 <xEventGroupSetBits+0x34>
	__asm volatile
 800fd4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd50:	f383 8811 	msr	BASEPRI, r3
 800fd54:	f3bf 8f6f 	isb	sy
 800fd58:	f3bf 8f4f 	dsb	sy
 800fd5c:	613b      	str	r3, [r7, #16]
}
 800fd5e:	bf00      	nop
 800fd60:	bf00      	nop
 800fd62:	e7fd      	b.n	800fd60 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fd6a:	d30b      	bcc.n	800fd84 <xEventGroupSetBits+0x54>
	__asm volatile
 800fd6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd70:	f383 8811 	msr	BASEPRI, r3
 800fd74:	f3bf 8f6f 	isb	sy
 800fd78:	f3bf 8f4f 	dsb	sy
 800fd7c:	60fb      	str	r3, [r7, #12]
}
 800fd7e:	bf00      	nop
 800fd80:	bf00      	nop
 800fd82:	e7fd      	b.n	800fd80 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800fd84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd86:	3304      	adds	r3, #4
 800fd88:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fd8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd8c:	3308      	adds	r3, #8
 800fd8e:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800fd90:	f001 fd0e 	bl	80117b0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800fd94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd96:	68db      	ldr	r3, [r3, #12]
 800fd98:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800fd9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd9c:	681a      	ldr	r2, [r3, #0]
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	431a      	orrs	r2, r3
 800fda2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fda4:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800fda6:	e03c      	b.n	800fe22 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800fda8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdaa:	685b      	ldr	r3, [r3, #4]
 800fdac:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800fdae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800fdb8:	69bb      	ldr	r3, [r7, #24]
 800fdba:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800fdbe:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800fdc0:	69bb      	ldr	r3, [r7, #24]
 800fdc2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800fdc6:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800fdc8:	697b      	ldr	r3, [r7, #20]
 800fdca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d108      	bne.n	800fde4 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800fdd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdd4:	681a      	ldr	r2, [r3, #0]
 800fdd6:	69bb      	ldr	r3, [r7, #24]
 800fdd8:	4013      	ands	r3, r2
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d00b      	beq.n	800fdf6 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800fdde:	2301      	movs	r3, #1
 800fde0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fde2:	e008      	b.n	800fdf6 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800fde4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fde6:	681a      	ldr	r2, [r3, #0]
 800fde8:	69bb      	ldr	r3, [r7, #24]
 800fdea:	4013      	ands	r3, r2
 800fdec:	69ba      	ldr	r2, [r7, #24]
 800fdee:	429a      	cmp	r2, r3
 800fdf0:	d101      	bne.n	800fdf6 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800fdf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d010      	beq.n	800fe1e <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800fdfc:	697b      	ldr	r3, [r7, #20]
 800fdfe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d003      	beq.n	800fe0e <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800fe06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe08:	69bb      	ldr	r3, [r7, #24]
 800fe0a:	4313      	orrs	r3, r2
 800fe0c:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800fe0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800fe16:	4619      	mov	r1, r3
 800fe18:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800fe1a:	f001 ffab 	bl	8011d74 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800fe1e:	69fb      	ldr	r3, [r7, #28]
 800fe20:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800fe22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fe24:	6a3b      	ldr	r3, [r7, #32]
 800fe26:	429a      	cmp	r2, r3
 800fe28:	d1be      	bne.n	800fda8 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800fe2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe2c:	681a      	ldr	r2, [r3, #0]
 800fe2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe30:	43db      	mvns	r3, r3
 800fe32:	401a      	ands	r2, r3
 800fe34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe36:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800fe38:	f001 fcc8 	bl	80117cc <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800fe3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3e:	681b      	ldr	r3, [r3, #0]
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	3738      	adds	r7, #56	@ 0x38
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd80      	pop	{r7, pc}

0800fe48 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b082      	sub	sp, #8
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
 800fe50:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800fe52:	6839      	ldr	r1, [r7, #0]
 800fe54:	6878      	ldr	r0, [r7, #4]
 800fe56:	f7ff ff6b 	bl	800fd30 <xEventGroupSetBits>
}
 800fe5a:	bf00      	nop
 800fe5c:	3708      	adds	r7, #8
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	bd80      	pop	{r7, pc}

0800fe62 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800fe62:	b480      	push	{r7}
 800fe64:	b087      	sub	sp, #28
 800fe66:	af00      	add	r7, sp, #0
 800fe68:	60f8      	str	r0, [r7, #12]
 800fe6a:	60b9      	str	r1, [r7, #8]
 800fe6c:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800fe6e:	2300      	movs	r3, #0
 800fe70:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d107      	bne.n	800fe88 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800fe78:	68fa      	ldr	r2, [r7, #12]
 800fe7a:	68bb      	ldr	r3, [r7, #8]
 800fe7c:	4013      	ands	r3, r2
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d00a      	beq.n	800fe98 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800fe82:	2301      	movs	r3, #1
 800fe84:	617b      	str	r3, [r7, #20]
 800fe86:	e007      	b.n	800fe98 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800fe88:	68fa      	ldr	r2, [r7, #12]
 800fe8a:	68bb      	ldr	r3, [r7, #8]
 800fe8c:	4013      	ands	r3, r2
 800fe8e:	68ba      	ldr	r2, [r7, #8]
 800fe90:	429a      	cmp	r2, r3
 800fe92:	d101      	bne.n	800fe98 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800fe94:	2301      	movs	r3, #1
 800fe96:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800fe98:	697b      	ldr	r3, [r7, #20]
}
 800fe9a:	4618      	mov	r0, r3
 800fe9c:	371c      	adds	r7, #28
 800fe9e:	46bd      	mov	sp, r7
 800fea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea4:	4770      	bx	lr
	...

0800fea8 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b086      	sub	sp, #24
 800feac:	af00      	add	r7, sp, #0
 800feae:	60f8      	str	r0, [r7, #12]
 800feb0:	60b9      	str	r1, [r7, #8]
 800feb2:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	68ba      	ldr	r2, [r7, #8]
 800feb8:	68f9      	ldr	r1, [r7, #12]
 800feba:	4804      	ldr	r0, [pc, #16]	@ (800fecc <xEventGroupSetBitsFromISR+0x24>)
 800febc:	f003 f88c 	bl	8012fd8 <xTimerPendFunctionCallFromISR>
 800fec0:	6178      	str	r0, [r7, #20]

		return xReturn;
 800fec2:	697b      	ldr	r3, [r7, #20]
	}
 800fec4:	4618      	mov	r0, r3
 800fec6:	3718      	adds	r7, #24
 800fec8:	46bd      	mov	sp, r7
 800feca:	bd80      	pop	{r7, pc}
 800fecc:	0800fe49 	.word	0x0800fe49

0800fed0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fed0:	b480      	push	{r7}
 800fed2:	b083      	sub	sp, #12
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	f103 0208 	add.w	r2, r3, #8
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	f04f 32ff 	mov.w	r2, #4294967295
 800fee8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	f103 0208 	add.w	r2, r3, #8
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	f103 0208 	add.w	r2, r3, #8
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	2200      	movs	r2, #0
 800ff02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ff04:	bf00      	nop
 800ff06:	370c      	adds	r7, #12
 800ff08:	46bd      	mov	sp, r7
 800ff0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0e:	4770      	bx	lr

0800ff10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ff10:	b480      	push	{r7}
 800ff12:	b083      	sub	sp, #12
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ff1e:	bf00      	nop
 800ff20:	370c      	adds	r7, #12
 800ff22:	46bd      	mov	sp, r7
 800ff24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff28:	4770      	bx	lr

0800ff2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ff2a:	b480      	push	{r7}
 800ff2c:	b085      	sub	sp, #20
 800ff2e:	af00      	add	r7, sp, #0
 800ff30:	6078      	str	r0, [r7, #4]
 800ff32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	685b      	ldr	r3, [r3, #4]
 800ff38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ff3a:	683b      	ldr	r3, [r7, #0]
 800ff3c:	68fa      	ldr	r2, [r7, #12]
 800ff3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	689a      	ldr	r2, [r3, #8]
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	689b      	ldr	r3, [r3, #8]
 800ff4c:	683a      	ldr	r2, [r7, #0]
 800ff4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	683a      	ldr	r2, [r7, #0]
 800ff54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ff56:	683b      	ldr	r3, [r7, #0]
 800ff58:	687a      	ldr	r2, [r7, #4]
 800ff5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	1c5a      	adds	r2, r3, #1
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	601a      	str	r2, [r3, #0]
}
 800ff66:	bf00      	nop
 800ff68:	3714      	adds	r7, #20
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff70:	4770      	bx	lr

0800ff72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ff72:	b480      	push	{r7}
 800ff74:	b085      	sub	sp, #20
 800ff76:	af00      	add	r7, sp, #0
 800ff78:	6078      	str	r0, [r7, #4]
 800ff7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ff82:	68bb      	ldr	r3, [r7, #8]
 800ff84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff88:	d103      	bne.n	800ff92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	691b      	ldr	r3, [r3, #16]
 800ff8e:	60fb      	str	r3, [r7, #12]
 800ff90:	e00c      	b.n	800ffac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	3308      	adds	r3, #8
 800ff96:	60fb      	str	r3, [r7, #12]
 800ff98:	e002      	b.n	800ffa0 <vListInsert+0x2e>
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	685b      	ldr	r3, [r3, #4]
 800ff9e:	60fb      	str	r3, [r7, #12]
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	685b      	ldr	r3, [r3, #4]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	68ba      	ldr	r2, [r7, #8]
 800ffa8:	429a      	cmp	r2, r3
 800ffaa:	d2f6      	bcs.n	800ff9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	685a      	ldr	r2, [r3, #4]
 800ffb0:	683b      	ldr	r3, [r7, #0]
 800ffb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ffb4:	683b      	ldr	r3, [r7, #0]
 800ffb6:	685b      	ldr	r3, [r3, #4]
 800ffb8:	683a      	ldr	r2, [r7, #0]
 800ffba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ffbc:	683b      	ldr	r3, [r7, #0]
 800ffbe:	68fa      	ldr	r2, [r7, #12]
 800ffc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	683a      	ldr	r2, [r7, #0]
 800ffc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ffc8:	683b      	ldr	r3, [r7, #0]
 800ffca:	687a      	ldr	r2, [r7, #4]
 800ffcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	1c5a      	adds	r2, r3, #1
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	601a      	str	r2, [r3, #0]
}
 800ffd8:	bf00      	nop
 800ffda:	3714      	adds	r7, #20
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe2:	4770      	bx	lr

0800ffe4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b085      	sub	sp, #20
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	691b      	ldr	r3, [r3, #16]
 800fff0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	685b      	ldr	r3, [r3, #4]
 800fff6:	687a      	ldr	r2, [r7, #4]
 800fff8:	6892      	ldr	r2, [r2, #8]
 800fffa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	689b      	ldr	r3, [r3, #8]
 8010000:	687a      	ldr	r2, [r7, #4]
 8010002:	6852      	ldr	r2, [r2, #4]
 8010004:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	685b      	ldr	r3, [r3, #4]
 801000a:	687a      	ldr	r2, [r7, #4]
 801000c:	429a      	cmp	r2, r3
 801000e:	d103      	bne.n	8010018 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	689a      	ldr	r2, [r3, #8]
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	2200      	movs	r2, #0
 801001c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	1e5a      	subs	r2, r3, #1
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	681b      	ldr	r3, [r3, #0]
}
 801002c:	4618      	mov	r0, r3
 801002e:	3714      	adds	r7, #20
 8010030:	46bd      	mov	sp, r7
 8010032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010036:	4770      	bx	lr

08010038 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010038:	b580      	push	{r7, lr}
 801003a:	b084      	sub	sp, #16
 801003c:	af00      	add	r7, sp, #0
 801003e:	6078      	str	r0, [r7, #4]
 8010040:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d10b      	bne.n	8010064 <xQueueGenericReset+0x2c>
	__asm volatile
 801004c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010050:	f383 8811 	msr	BASEPRI, r3
 8010054:	f3bf 8f6f 	isb	sy
 8010058:	f3bf 8f4f 	dsb	sy
 801005c:	60bb      	str	r3, [r7, #8]
}
 801005e:	bf00      	nop
 8010060:	bf00      	nop
 8010062:	e7fd      	b.n	8010060 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010064:	f003 f908 	bl	8013278 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	681a      	ldr	r2, [r3, #0]
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010070:	68f9      	ldr	r1, [r7, #12]
 8010072:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010074:	fb01 f303 	mul.w	r3, r1, r3
 8010078:	441a      	add	r2, r3
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	2200      	movs	r2, #0
 8010082:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	681a      	ldr	r2, [r3, #0]
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	681a      	ldr	r2, [r3, #0]
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010094:	3b01      	subs	r3, #1
 8010096:	68f9      	ldr	r1, [r7, #12]
 8010098:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801009a:	fb01 f303 	mul.w	r3, r1, r3
 801009e:	441a      	add	r2, r3
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	22ff      	movs	r2, #255	@ 0xff
 80100a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	22ff      	movs	r2, #255	@ 0xff
 80100b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d114      	bne.n	80100e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	691b      	ldr	r3, [r3, #16]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d01a      	beq.n	80100f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	3310      	adds	r3, #16
 80100c6:	4618      	mov	r0, r3
 80100c8:	f001 fdf0 	bl	8011cac <xTaskRemoveFromEventList>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d012      	beq.n	80100f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80100d2:	4b0d      	ldr	r3, [pc, #52]	@ (8010108 <xQueueGenericReset+0xd0>)
 80100d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80100d8:	601a      	str	r2, [r3, #0]
 80100da:	f3bf 8f4f 	dsb	sy
 80100de:	f3bf 8f6f 	isb	sy
 80100e2:	e009      	b.n	80100f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	3310      	adds	r3, #16
 80100e8:	4618      	mov	r0, r3
 80100ea:	f7ff fef1 	bl	800fed0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	3324      	adds	r3, #36	@ 0x24
 80100f2:	4618      	mov	r0, r3
 80100f4:	f7ff feec 	bl	800fed0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80100f8:	f003 f8f0 	bl	80132dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80100fc:	2301      	movs	r3, #1
}
 80100fe:	4618      	mov	r0, r3
 8010100:	3710      	adds	r7, #16
 8010102:	46bd      	mov	sp, r7
 8010104:	bd80      	pop	{r7, pc}
 8010106:	bf00      	nop
 8010108:	e000ed04 	.word	0xe000ed04

0801010c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801010c:	b580      	push	{r7, lr}
 801010e:	b08e      	sub	sp, #56	@ 0x38
 8010110:	af02      	add	r7, sp, #8
 8010112:	60f8      	str	r0, [r7, #12]
 8010114:	60b9      	str	r1, [r7, #8]
 8010116:	607a      	str	r2, [r7, #4]
 8010118:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d10b      	bne.n	8010138 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010124:	f383 8811 	msr	BASEPRI, r3
 8010128:	f3bf 8f6f 	isb	sy
 801012c:	f3bf 8f4f 	dsb	sy
 8010130:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010132:	bf00      	nop
 8010134:	bf00      	nop
 8010136:	e7fd      	b.n	8010134 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d10b      	bne.n	8010156 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801013e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010142:	f383 8811 	msr	BASEPRI, r3
 8010146:	f3bf 8f6f 	isb	sy
 801014a:	f3bf 8f4f 	dsb	sy
 801014e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010150:	bf00      	nop
 8010152:	bf00      	nop
 8010154:	e7fd      	b.n	8010152 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d002      	beq.n	8010162 <xQueueGenericCreateStatic+0x56>
 801015c:	68bb      	ldr	r3, [r7, #8]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d001      	beq.n	8010166 <xQueueGenericCreateStatic+0x5a>
 8010162:	2301      	movs	r3, #1
 8010164:	e000      	b.n	8010168 <xQueueGenericCreateStatic+0x5c>
 8010166:	2300      	movs	r3, #0
 8010168:	2b00      	cmp	r3, #0
 801016a:	d10b      	bne.n	8010184 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801016c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010170:	f383 8811 	msr	BASEPRI, r3
 8010174:	f3bf 8f6f 	isb	sy
 8010178:	f3bf 8f4f 	dsb	sy
 801017c:	623b      	str	r3, [r7, #32]
}
 801017e:	bf00      	nop
 8010180:	bf00      	nop
 8010182:	e7fd      	b.n	8010180 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d102      	bne.n	8010190 <xQueueGenericCreateStatic+0x84>
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d101      	bne.n	8010194 <xQueueGenericCreateStatic+0x88>
 8010190:	2301      	movs	r3, #1
 8010192:	e000      	b.n	8010196 <xQueueGenericCreateStatic+0x8a>
 8010194:	2300      	movs	r3, #0
 8010196:	2b00      	cmp	r3, #0
 8010198:	d10b      	bne.n	80101b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801019a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801019e:	f383 8811 	msr	BASEPRI, r3
 80101a2:	f3bf 8f6f 	isb	sy
 80101a6:	f3bf 8f4f 	dsb	sy
 80101aa:	61fb      	str	r3, [r7, #28]
}
 80101ac:	bf00      	nop
 80101ae:	bf00      	nop
 80101b0:	e7fd      	b.n	80101ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80101b2:	2350      	movs	r3, #80	@ 0x50
 80101b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80101b6:	697b      	ldr	r3, [r7, #20]
 80101b8:	2b50      	cmp	r3, #80	@ 0x50
 80101ba:	d00b      	beq.n	80101d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80101bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101c0:	f383 8811 	msr	BASEPRI, r3
 80101c4:	f3bf 8f6f 	isb	sy
 80101c8:	f3bf 8f4f 	dsb	sy
 80101cc:	61bb      	str	r3, [r7, #24]
}
 80101ce:	bf00      	nop
 80101d0:	bf00      	nop
 80101d2:	e7fd      	b.n	80101d0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80101d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80101d6:	683b      	ldr	r3, [r7, #0]
 80101d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80101da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d00d      	beq.n	80101fc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80101e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101e2:	2201      	movs	r2, #1
 80101e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80101e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80101ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101ee:	9300      	str	r3, [sp, #0]
 80101f0:	4613      	mov	r3, r2
 80101f2:	687a      	ldr	r2, [r7, #4]
 80101f4:	68b9      	ldr	r1, [r7, #8]
 80101f6:	68f8      	ldr	r0, [r7, #12]
 80101f8:	f000 f840 	bl	801027c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80101fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80101fe:	4618      	mov	r0, r3
 8010200:	3730      	adds	r7, #48	@ 0x30
 8010202:	46bd      	mov	sp, r7
 8010204:	bd80      	pop	{r7, pc}

08010206 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010206:	b580      	push	{r7, lr}
 8010208:	b08a      	sub	sp, #40	@ 0x28
 801020a:	af02      	add	r7, sp, #8
 801020c:	60f8      	str	r0, [r7, #12]
 801020e:	60b9      	str	r1, [r7, #8]
 8010210:	4613      	mov	r3, r2
 8010212:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d10b      	bne.n	8010232 <xQueueGenericCreate+0x2c>
	__asm volatile
 801021a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801021e:	f383 8811 	msr	BASEPRI, r3
 8010222:	f3bf 8f6f 	isb	sy
 8010226:	f3bf 8f4f 	dsb	sy
 801022a:	613b      	str	r3, [r7, #16]
}
 801022c:	bf00      	nop
 801022e:	bf00      	nop
 8010230:	e7fd      	b.n	801022e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	68ba      	ldr	r2, [r7, #8]
 8010236:	fb02 f303 	mul.w	r3, r2, r3
 801023a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801023c:	69fb      	ldr	r3, [r7, #28]
 801023e:	3350      	adds	r3, #80	@ 0x50
 8010240:	4618      	mov	r0, r3
 8010242:	f003 f93b 	bl	80134bc <pvPortMalloc>
 8010246:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010248:	69bb      	ldr	r3, [r7, #24]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d011      	beq.n	8010272 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801024e:	69bb      	ldr	r3, [r7, #24]
 8010250:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010252:	697b      	ldr	r3, [r7, #20]
 8010254:	3350      	adds	r3, #80	@ 0x50
 8010256:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	2200      	movs	r2, #0
 801025c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010260:	79fa      	ldrb	r2, [r7, #7]
 8010262:	69bb      	ldr	r3, [r7, #24]
 8010264:	9300      	str	r3, [sp, #0]
 8010266:	4613      	mov	r3, r2
 8010268:	697a      	ldr	r2, [r7, #20]
 801026a:	68b9      	ldr	r1, [r7, #8]
 801026c:	68f8      	ldr	r0, [r7, #12]
 801026e:	f000 f805 	bl	801027c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010272:	69bb      	ldr	r3, [r7, #24]
	}
 8010274:	4618      	mov	r0, r3
 8010276:	3720      	adds	r7, #32
 8010278:	46bd      	mov	sp, r7
 801027a:	bd80      	pop	{r7, pc}

0801027c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801027c:	b580      	push	{r7, lr}
 801027e:	b084      	sub	sp, #16
 8010280:	af00      	add	r7, sp, #0
 8010282:	60f8      	str	r0, [r7, #12]
 8010284:	60b9      	str	r1, [r7, #8]
 8010286:	607a      	str	r2, [r7, #4]
 8010288:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801028a:	68bb      	ldr	r3, [r7, #8]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d103      	bne.n	8010298 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010290:	69bb      	ldr	r3, [r7, #24]
 8010292:	69ba      	ldr	r2, [r7, #24]
 8010294:	601a      	str	r2, [r3, #0]
 8010296:	e002      	b.n	801029e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010298:	69bb      	ldr	r3, [r7, #24]
 801029a:	687a      	ldr	r2, [r7, #4]
 801029c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801029e:	69bb      	ldr	r3, [r7, #24]
 80102a0:	68fa      	ldr	r2, [r7, #12]
 80102a2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80102a4:	69bb      	ldr	r3, [r7, #24]
 80102a6:	68ba      	ldr	r2, [r7, #8]
 80102a8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80102aa:	2101      	movs	r1, #1
 80102ac:	69b8      	ldr	r0, [r7, #24]
 80102ae:	f7ff fec3 	bl	8010038 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80102b2:	69bb      	ldr	r3, [r7, #24]
 80102b4:	78fa      	ldrb	r2, [r7, #3]
 80102b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80102ba:	bf00      	nop
 80102bc:	3710      	adds	r7, #16
 80102be:	46bd      	mov	sp, r7
 80102c0:	bd80      	pop	{r7, pc}

080102c2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80102c2:	b580      	push	{r7, lr}
 80102c4:	b082      	sub	sp, #8
 80102c6:	af00      	add	r7, sp, #0
 80102c8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d00e      	beq.n	80102ee <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2200      	movs	r2, #0
 80102d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	2200      	movs	r2, #0
 80102da:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	2200      	movs	r2, #0
 80102e0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80102e2:	2300      	movs	r3, #0
 80102e4:	2200      	movs	r2, #0
 80102e6:	2100      	movs	r1, #0
 80102e8:	6878      	ldr	r0, [r7, #4]
 80102ea:	f000 f911 	bl	8010510 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80102ee:	bf00      	nop
 80102f0:	3708      	adds	r7, #8
 80102f2:	46bd      	mov	sp, r7
 80102f4:	bd80      	pop	{r7, pc}

080102f6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80102f6:	b580      	push	{r7, lr}
 80102f8:	b086      	sub	sp, #24
 80102fa:	af00      	add	r7, sp, #0
 80102fc:	4603      	mov	r3, r0
 80102fe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010300:	2301      	movs	r3, #1
 8010302:	617b      	str	r3, [r7, #20]
 8010304:	2300      	movs	r3, #0
 8010306:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8010308:	79fb      	ldrb	r3, [r7, #7]
 801030a:	461a      	mov	r2, r3
 801030c:	6939      	ldr	r1, [r7, #16]
 801030e:	6978      	ldr	r0, [r7, #20]
 8010310:	f7ff ff79 	bl	8010206 <xQueueGenericCreate>
 8010314:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010316:	68f8      	ldr	r0, [r7, #12]
 8010318:	f7ff ffd3 	bl	80102c2 <prvInitialiseMutex>

		return xNewQueue;
 801031c:	68fb      	ldr	r3, [r7, #12]
	}
 801031e:	4618      	mov	r0, r3
 8010320:	3718      	adds	r7, #24
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}

08010326 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8010326:	b580      	push	{r7, lr}
 8010328:	b088      	sub	sp, #32
 801032a:	af02      	add	r7, sp, #8
 801032c:	4603      	mov	r3, r0
 801032e:	6039      	str	r1, [r7, #0]
 8010330:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010332:	2301      	movs	r3, #1
 8010334:	617b      	str	r3, [r7, #20]
 8010336:	2300      	movs	r3, #0
 8010338:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801033a:	79fb      	ldrb	r3, [r7, #7]
 801033c:	9300      	str	r3, [sp, #0]
 801033e:	683b      	ldr	r3, [r7, #0]
 8010340:	2200      	movs	r2, #0
 8010342:	6939      	ldr	r1, [r7, #16]
 8010344:	6978      	ldr	r0, [r7, #20]
 8010346:	f7ff fee1 	bl	801010c <xQueueGenericCreateStatic>
 801034a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801034c:	68f8      	ldr	r0, [r7, #12]
 801034e:	f7ff ffb8 	bl	80102c2 <prvInitialiseMutex>

		return xNewQueue;
 8010352:	68fb      	ldr	r3, [r7, #12]
	}
 8010354:	4618      	mov	r0, r3
 8010356:	3718      	adds	r7, #24
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}

0801035c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 801035c:	b590      	push	{r4, r7, lr}
 801035e:	b087      	sub	sp, #28
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8010368:	693b      	ldr	r3, [r7, #16]
 801036a:	2b00      	cmp	r3, #0
 801036c:	d10b      	bne.n	8010386 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 801036e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010372:	f383 8811 	msr	BASEPRI, r3
 8010376:	f3bf 8f6f 	isb	sy
 801037a:	f3bf 8f4f 	dsb	sy
 801037e:	60fb      	str	r3, [r7, #12]
}
 8010380:	bf00      	nop
 8010382:	bf00      	nop
 8010384:	e7fd      	b.n	8010382 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8010386:	693b      	ldr	r3, [r7, #16]
 8010388:	689c      	ldr	r4, [r3, #8]
 801038a:	f001 feb9 	bl	8012100 <xTaskGetCurrentTaskHandle>
 801038e:	4603      	mov	r3, r0
 8010390:	429c      	cmp	r4, r3
 8010392:	d111      	bne.n	80103b8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8010394:	693b      	ldr	r3, [r7, #16]
 8010396:	68db      	ldr	r3, [r3, #12]
 8010398:	1e5a      	subs	r2, r3, #1
 801039a:	693b      	ldr	r3, [r7, #16]
 801039c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 801039e:	693b      	ldr	r3, [r7, #16]
 80103a0:	68db      	ldr	r3, [r3, #12]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d105      	bne.n	80103b2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80103a6:	2300      	movs	r3, #0
 80103a8:	2200      	movs	r2, #0
 80103aa:	2100      	movs	r1, #0
 80103ac:	6938      	ldr	r0, [r7, #16]
 80103ae:	f000 f8af 	bl	8010510 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80103b2:	2301      	movs	r3, #1
 80103b4:	617b      	str	r3, [r7, #20]
 80103b6:	e001      	b.n	80103bc <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80103b8:	2300      	movs	r3, #0
 80103ba:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80103bc:	697b      	ldr	r3, [r7, #20]
	}
 80103be:	4618      	mov	r0, r3
 80103c0:	371c      	adds	r7, #28
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd90      	pop	{r4, r7, pc}

080103c6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80103c6:	b590      	push	{r4, r7, lr}
 80103c8:	b087      	sub	sp, #28
 80103ca:	af00      	add	r7, sp, #0
 80103cc:	6078      	str	r0, [r7, #4]
 80103ce:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d10b      	bne.n	80103f2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80103da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103de:	f383 8811 	msr	BASEPRI, r3
 80103e2:	f3bf 8f6f 	isb	sy
 80103e6:	f3bf 8f4f 	dsb	sy
 80103ea:	60fb      	str	r3, [r7, #12]
}
 80103ec:	bf00      	nop
 80103ee:	bf00      	nop
 80103f0:	e7fd      	b.n	80103ee <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80103f2:	693b      	ldr	r3, [r7, #16]
 80103f4:	689c      	ldr	r4, [r3, #8]
 80103f6:	f001 fe83 	bl	8012100 <xTaskGetCurrentTaskHandle>
 80103fa:	4603      	mov	r3, r0
 80103fc:	429c      	cmp	r4, r3
 80103fe:	d107      	bne.n	8010410 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8010400:	693b      	ldr	r3, [r7, #16]
 8010402:	68db      	ldr	r3, [r3, #12]
 8010404:	1c5a      	adds	r2, r3, #1
 8010406:	693b      	ldr	r3, [r7, #16]
 8010408:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801040a:	2301      	movs	r3, #1
 801040c:	617b      	str	r3, [r7, #20]
 801040e:	e00c      	b.n	801042a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8010410:	6839      	ldr	r1, [r7, #0]
 8010412:	6938      	ldr	r0, [r7, #16]
 8010414:	f000 fb8e 	bl	8010b34 <xQueueSemaphoreTake>
 8010418:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801041a:	697b      	ldr	r3, [r7, #20]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d004      	beq.n	801042a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8010420:	693b      	ldr	r3, [r7, #16]
 8010422:	68db      	ldr	r3, [r3, #12]
 8010424:	1c5a      	adds	r2, r3, #1
 8010426:	693b      	ldr	r3, [r7, #16]
 8010428:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801042a:	697b      	ldr	r3, [r7, #20]
	}
 801042c:	4618      	mov	r0, r3
 801042e:	371c      	adds	r7, #28
 8010430:	46bd      	mov	sp, r7
 8010432:	bd90      	pop	{r4, r7, pc}

08010434 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8010434:	b580      	push	{r7, lr}
 8010436:	b08a      	sub	sp, #40	@ 0x28
 8010438:	af02      	add	r7, sp, #8
 801043a:	60f8      	str	r0, [r7, #12]
 801043c:	60b9      	str	r1, [r7, #8]
 801043e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d10b      	bne.n	801045e <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8010446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801044a:	f383 8811 	msr	BASEPRI, r3
 801044e:	f3bf 8f6f 	isb	sy
 8010452:	f3bf 8f4f 	dsb	sy
 8010456:	61bb      	str	r3, [r7, #24]
}
 8010458:	bf00      	nop
 801045a:	bf00      	nop
 801045c:	e7fd      	b.n	801045a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801045e:	68ba      	ldr	r2, [r7, #8]
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	429a      	cmp	r2, r3
 8010464:	d90b      	bls.n	801047e <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8010466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801046a:	f383 8811 	msr	BASEPRI, r3
 801046e:	f3bf 8f6f 	isb	sy
 8010472:	f3bf 8f4f 	dsb	sy
 8010476:	617b      	str	r3, [r7, #20]
}
 8010478:	bf00      	nop
 801047a:	bf00      	nop
 801047c:	e7fd      	b.n	801047a <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801047e:	2302      	movs	r3, #2
 8010480:	9300      	str	r3, [sp, #0]
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	2200      	movs	r2, #0
 8010486:	2100      	movs	r1, #0
 8010488:	68f8      	ldr	r0, [r7, #12]
 801048a:	f7ff fe3f 	bl	801010c <xQueueGenericCreateStatic>
 801048e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8010490:	69fb      	ldr	r3, [r7, #28]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d002      	beq.n	801049c <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010496:	69fb      	ldr	r3, [r7, #28]
 8010498:	68ba      	ldr	r2, [r7, #8]
 801049a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801049c:	69fb      	ldr	r3, [r7, #28]
	}
 801049e:	4618      	mov	r0, r3
 80104a0:	3720      	adds	r7, #32
 80104a2:	46bd      	mov	sp, r7
 80104a4:	bd80      	pop	{r7, pc}

080104a6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80104a6:	b580      	push	{r7, lr}
 80104a8:	b086      	sub	sp, #24
 80104aa:	af00      	add	r7, sp, #0
 80104ac:	6078      	str	r0, [r7, #4]
 80104ae:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d10b      	bne.n	80104ce <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80104b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104ba:	f383 8811 	msr	BASEPRI, r3
 80104be:	f3bf 8f6f 	isb	sy
 80104c2:	f3bf 8f4f 	dsb	sy
 80104c6:	613b      	str	r3, [r7, #16]
}
 80104c8:	bf00      	nop
 80104ca:	bf00      	nop
 80104cc:	e7fd      	b.n	80104ca <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80104ce:	683a      	ldr	r2, [r7, #0]
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d90b      	bls.n	80104ee <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80104d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104da:	f383 8811 	msr	BASEPRI, r3
 80104de:	f3bf 8f6f 	isb	sy
 80104e2:	f3bf 8f4f 	dsb	sy
 80104e6:	60fb      	str	r3, [r7, #12]
}
 80104e8:	bf00      	nop
 80104ea:	bf00      	nop
 80104ec:	e7fd      	b.n	80104ea <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80104ee:	2202      	movs	r2, #2
 80104f0:	2100      	movs	r1, #0
 80104f2:	6878      	ldr	r0, [r7, #4]
 80104f4:	f7ff fe87 	bl	8010206 <xQueueGenericCreate>
 80104f8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80104fa:	697b      	ldr	r3, [r7, #20]
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d002      	beq.n	8010506 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010500:	697b      	ldr	r3, [r7, #20]
 8010502:	683a      	ldr	r2, [r7, #0]
 8010504:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010506:	697b      	ldr	r3, [r7, #20]
	}
 8010508:	4618      	mov	r0, r3
 801050a:	3718      	adds	r7, #24
 801050c:	46bd      	mov	sp, r7
 801050e:	bd80      	pop	{r7, pc}

08010510 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b08e      	sub	sp, #56	@ 0x38
 8010514:	af00      	add	r7, sp, #0
 8010516:	60f8      	str	r0, [r7, #12]
 8010518:	60b9      	str	r1, [r7, #8]
 801051a:	607a      	str	r2, [r7, #4]
 801051c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801051e:	2300      	movs	r3, #0
 8010520:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010528:	2b00      	cmp	r3, #0
 801052a:	d10b      	bne.n	8010544 <xQueueGenericSend+0x34>
	__asm volatile
 801052c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010530:	f383 8811 	msr	BASEPRI, r3
 8010534:	f3bf 8f6f 	isb	sy
 8010538:	f3bf 8f4f 	dsb	sy
 801053c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801053e:	bf00      	nop
 8010540:	bf00      	nop
 8010542:	e7fd      	b.n	8010540 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010544:	68bb      	ldr	r3, [r7, #8]
 8010546:	2b00      	cmp	r3, #0
 8010548:	d103      	bne.n	8010552 <xQueueGenericSend+0x42>
 801054a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801054c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801054e:	2b00      	cmp	r3, #0
 8010550:	d101      	bne.n	8010556 <xQueueGenericSend+0x46>
 8010552:	2301      	movs	r3, #1
 8010554:	e000      	b.n	8010558 <xQueueGenericSend+0x48>
 8010556:	2300      	movs	r3, #0
 8010558:	2b00      	cmp	r3, #0
 801055a:	d10b      	bne.n	8010574 <xQueueGenericSend+0x64>
	__asm volatile
 801055c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010560:	f383 8811 	msr	BASEPRI, r3
 8010564:	f3bf 8f6f 	isb	sy
 8010568:	f3bf 8f4f 	dsb	sy
 801056c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801056e:	bf00      	nop
 8010570:	bf00      	nop
 8010572:	e7fd      	b.n	8010570 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	2b02      	cmp	r3, #2
 8010578:	d103      	bne.n	8010582 <xQueueGenericSend+0x72>
 801057a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801057c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801057e:	2b01      	cmp	r3, #1
 8010580:	d101      	bne.n	8010586 <xQueueGenericSend+0x76>
 8010582:	2301      	movs	r3, #1
 8010584:	e000      	b.n	8010588 <xQueueGenericSend+0x78>
 8010586:	2300      	movs	r3, #0
 8010588:	2b00      	cmp	r3, #0
 801058a:	d10b      	bne.n	80105a4 <xQueueGenericSend+0x94>
	__asm volatile
 801058c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010590:	f383 8811 	msr	BASEPRI, r3
 8010594:	f3bf 8f6f 	isb	sy
 8010598:	f3bf 8f4f 	dsb	sy
 801059c:	623b      	str	r3, [r7, #32]
}
 801059e:	bf00      	nop
 80105a0:	bf00      	nop
 80105a2:	e7fd      	b.n	80105a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80105a4:	f001 fdbc 	bl	8012120 <xTaskGetSchedulerState>
 80105a8:	4603      	mov	r3, r0
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d102      	bne.n	80105b4 <xQueueGenericSend+0xa4>
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d101      	bne.n	80105b8 <xQueueGenericSend+0xa8>
 80105b4:	2301      	movs	r3, #1
 80105b6:	e000      	b.n	80105ba <xQueueGenericSend+0xaa>
 80105b8:	2300      	movs	r3, #0
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d10b      	bne.n	80105d6 <xQueueGenericSend+0xc6>
	__asm volatile
 80105be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105c2:	f383 8811 	msr	BASEPRI, r3
 80105c6:	f3bf 8f6f 	isb	sy
 80105ca:	f3bf 8f4f 	dsb	sy
 80105ce:	61fb      	str	r3, [r7, #28]
}
 80105d0:	bf00      	nop
 80105d2:	bf00      	nop
 80105d4:	e7fd      	b.n	80105d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80105d6:	f002 fe4f 	bl	8013278 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80105da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80105de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105e2:	429a      	cmp	r2, r3
 80105e4:	d302      	bcc.n	80105ec <xQueueGenericSend+0xdc>
 80105e6:	683b      	ldr	r3, [r7, #0]
 80105e8:	2b02      	cmp	r3, #2
 80105ea:	d129      	bne.n	8010640 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80105ec:	683a      	ldr	r2, [r7, #0]
 80105ee:	68b9      	ldr	r1, [r7, #8]
 80105f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80105f2:	f000 fc6d 	bl	8010ed0 <prvCopyDataToQueue>
 80105f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80105f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d010      	beq.n	8010622 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010602:	3324      	adds	r3, #36	@ 0x24
 8010604:	4618      	mov	r0, r3
 8010606:	f001 fb51 	bl	8011cac <xTaskRemoveFromEventList>
 801060a:	4603      	mov	r3, r0
 801060c:	2b00      	cmp	r3, #0
 801060e:	d013      	beq.n	8010638 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010610:	4b3f      	ldr	r3, [pc, #252]	@ (8010710 <xQueueGenericSend+0x200>)
 8010612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010616:	601a      	str	r2, [r3, #0]
 8010618:	f3bf 8f4f 	dsb	sy
 801061c:	f3bf 8f6f 	isb	sy
 8010620:	e00a      	b.n	8010638 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010624:	2b00      	cmp	r3, #0
 8010626:	d007      	beq.n	8010638 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010628:	4b39      	ldr	r3, [pc, #228]	@ (8010710 <xQueueGenericSend+0x200>)
 801062a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801062e:	601a      	str	r2, [r3, #0]
 8010630:	f3bf 8f4f 	dsb	sy
 8010634:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010638:	f002 fe50 	bl	80132dc <vPortExitCritical>
				return pdPASS;
 801063c:	2301      	movs	r3, #1
 801063e:	e063      	b.n	8010708 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	2b00      	cmp	r3, #0
 8010644:	d103      	bne.n	801064e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010646:	f002 fe49 	bl	80132dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801064a:	2300      	movs	r3, #0
 801064c:	e05c      	b.n	8010708 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801064e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010650:	2b00      	cmp	r3, #0
 8010652:	d106      	bne.n	8010662 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010654:	f107 0314 	add.w	r3, r7, #20
 8010658:	4618      	mov	r0, r3
 801065a:	f001 fbef 	bl	8011e3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801065e:	2301      	movs	r3, #1
 8010660:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010662:	f002 fe3b 	bl	80132dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010666:	f001 f8a3 	bl	80117b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801066a:	f002 fe05 	bl	8013278 <vPortEnterCritical>
 801066e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010670:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010674:	b25b      	sxtb	r3, r3
 8010676:	f1b3 3fff 	cmp.w	r3, #4294967295
 801067a:	d103      	bne.n	8010684 <xQueueGenericSend+0x174>
 801067c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801067e:	2200      	movs	r2, #0
 8010680:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010686:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801068a:	b25b      	sxtb	r3, r3
 801068c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010690:	d103      	bne.n	801069a <xQueueGenericSend+0x18a>
 8010692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010694:	2200      	movs	r2, #0
 8010696:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801069a:	f002 fe1f 	bl	80132dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801069e:	1d3a      	adds	r2, r7, #4
 80106a0:	f107 0314 	add.w	r3, r7, #20
 80106a4:	4611      	mov	r1, r2
 80106a6:	4618      	mov	r0, r3
 80106a8:	f001 fbde 	bl	8011e68 <xTaskCheckForTimeOut>
 80106ac:	4603      	mov	r3, r0
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d124      	bne.n	80106fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80106b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80106b4:	f000 fd04 	bl	80110c0 <prvIsQueueFull>
 80106b8:	4603      	mov	r3, r0
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d018      	beq.n	80106f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80106be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106c0:	3310      	adds	r3, #16
 80106c2:	687a      	ldr	r2, [r7, #4]
 80106c4:	4611      	mov	r1, r2
 80106c6:	4618      	mov	r0, r3
 80106c8:	f001 fa60 	bl	8011b8c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80106cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80106ce:	f000 fc8f 	bl	8010ff0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80106d2:	f001 f87b 	bl	80117cc <xTaskResumeAll>
 80106d6:	4603      	mov	r3, r0
 80106d8:	2b00      	cmp	r3, #0
 80106da:	f47f af7c 	bne.w	80105d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80106de:	4b0c      	ldr	r3, [pc, #48]	@ (8010710 <xQueueGenericSend+0x200>)
 80106e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80106e4:	601a      	str	r2, [r3, #0]
 80106e6:	f3bf 8f4f 	dsb	sy
 80106ea:	f3bf 8f6f 	isb	sy
 80106ee:	e772      	b.n	80105d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80106f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80106f2:	f000 fc7d 	bl	8010ff0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80106f6:	f001 f869 	bl	80117cc <xTaskResumeAll>
 80106fa:	e76c      	b.n	80105d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80106fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80106fe:	f000 fc77 	bl	8010ff0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010702:	f001 f863 	bl	80117cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010706:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010708:	4618      	mov	r0, r3
 801070a:	3738      	adds	r7, #56	@ 0x38
 801070c:	46bd      	mov	sp, r7
 801070e:	bd80      	pop	{r7, pc}
 8010710:	e000ed04 	.word	0xe000ed04

08010714 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010714:	b580      	push	{r7, lr}
 8010716:	b090      	sub	sp, #64	@ 0x40
 8010718:	af00      	add	r7, sp, #0
 801071a:	60f8      	str	r0, [r7, #12]
 801071c:	60b9      	str	r1, [r7, #8]
 801071e:	607a      	str	r2, [r7, #4]
 8010720:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8010726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010728:	2b00      	cmp	r3, #0
 801072a:	d10b      	bne.n	8010744 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 801072c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010730:	f383 8811 	msr	BASEPRI, r3
 8010734:	f3bf 8f6f 	isb	sy
 8010738:	f3bf 8f4f 	dsb	sy
 801073c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801073e:	bf00      	nop
 8010740:	bf00      	nop
 8010742:	e7fd      	b.n	8010740 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010744:	68bb      	ldr	r3, [r7, #8]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d103      	bne.n	8010752 <xQueueGenericSendFromISR+0x3e>
 801074a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801074c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801074e:	2b00      	cmp	r3, #0
 8010750:	d101      	bne.n	8010756 <xQueueGenericSendFromISR+0x42>
 8010752:	2301      	movs	r3, #1
 8010754:	e000      	b.n	8010758 <xQueueGenericSendFromISR+0x44>
 8010756:	2300      	movs	r3, #0
 8010758:	2b00      	cmp	r3, #0
 801075a:	d10b      	bne.n	8010774 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 801075c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010760:	f383 8811 	msr	BASEPRI, r3
 8010764:	f3bf 8f6f 	isb	sy
 8010768:	f3bf 8f4f 	dsb	sy
 801076c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801076e:	bf00      	nop
 8010770:	bf00      	nop
 8010772:	e7fd      	b.n	8010770 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	2b02      	cmp	r3, #2
 8010778:	d103      	bne.n	8010782 <xQueueGenericSendFromISR+0x6e>
 801077a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801077c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801077e:	2b01      	cmp	r3, #1
 8010780:	d101      	bne.n	8010786 <xQueueGenericSendFromISR+0x72>
 8010782:	2301      	movs	r3, #1
 8010784:	e000      	b.n	8010788 <xQueueGenericSendFromISR+0x74>
 8010786:	2300      	movs	r3, #0
 8010788:	2b00      	cmp	r3, #0
 801078a:	d10b      	bne.n	80107a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 801078c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010790:	f383 8811 	msr	BASEPRI, r3
 8010794:	f3bf 8f6f 	isb	sy
 8010798:	f3bf 8f4f 	dsb	sy
 801079c:	623b      	str	r3, [r7, #32]
}
 801079e:	bf00      	nop
 80107a0:	bf00      	nop
 80107a2:	e7fd      	b.n	80107a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80107a4:	f002 fe48 	bl	8013438 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80107a8:	f3ef 8211 	mrs	r2, BASEPRI
 80107ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107b0:	f383 8811 	msr	BASEPRI, r3
 80107b4:	f3bf 8f6f 	isb	sy
 80107b8:	f3bf 8f4f 	dsb	sy
 80107bc:	61fa      	str	r2, [r7, #28]
 80107be:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80107c0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80107c2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80107c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80107c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107cc:	429a      	cmp	r2, r3
 80107ce:	d302      	bcc.n	80107d6 <xQueueGenericSendFromISR+0xc2>
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	2b02      	cmp	r3, #2
 80107d4:	d12f      	bne.n	8010836 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80107d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80107dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80107e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80107e6:	683a      	ldr	r2, [r7, #0]
 80107e8:	68b9      	ldr	r1, [r7, #8]
 80107ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80107ec:	f000 fb70 	bl	8010ed0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80107f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80107f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107f8:	d112      	bne.n	8010820 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80107fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d016      	beq.n	8010830 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010804:	3324      	adds	r3, #36	@ 0x24
 8010806:	4618      	mov	r0, r3
 8010808:	f001 fa50 	bl	8011cac <xTaskRemoveFromEventList>
 801080c:	4603      	mov	r3, r0
 801080e:	2b00      	cmp	r3, #0
 8010810:	d00e      	beq.n	8010830 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	2b00      	cmp	r3, #0
 8010816:	d00b      	beq.n	8010830 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	2201      	movs	r2, #1
 801081c:	601a      	str	r2, [r3, #0]
 801081e:	e007      	b.n	8010830 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010820:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010824:	3301      	adds	r3, #1
 8010826:	b2db      	uxtb	r3, r3
 8010828:	b25a      	sxtb	r2, r3
 801082a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801082c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010830:	2301      	movs	r3, #1
 8010832:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8010834:	e001      	b.n	801083a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010836:	2300      	movs	r3, #0
 8010838:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801083a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801083c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801083e:	697b      	ldr	r3, [r7, #20]
 8010840:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010844:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010848:	4618      	mov	r0, r3
 801084a:	3740      	adds	r7, #64	@ 0x40
 801084c:	46bd      	mov	sp, r7
 801084e:	bd80      	pop	{r7, pc}

08010850 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b08e      	sub	sp, #56	@ 0x38
 8010854:	af00      	add	r7, sp, #0
 8010856:	6078      	str	r0, [r7, #4]
 8010858:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801085e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010860:	2b00      	cmp	r3, #0
 8010862:	d10b      	bne.n	801087c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010868:	f383 8811 	msr	BASEPRI, r3
 801086c:	f3bf 8f6f 	isb	sy
 8010870:	f3bf 8f4f 	dsb	sy
 8010874:	623b      	str	r3, [r7, #32]
}
 8010876:	bf00      	nop
 8010878:	bf00      	nop
 801087a:	e7fd      	b.n	8010878 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801087c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801087e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010880:	2b00      	cmp	r3, #0
 8010882:	d00b      	beq.n	801089c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8010884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010888:	f383 8811 	msr	BASEPRI, r3
 801088c:	f3bf 8f6f 	isb	sy
 8010890:	f3bf 8f4f 	dsb	sy
 8010894:	61fb      	str	r3, [r7, #28]
}
 8010896:	bf00      	nop
 8010898:	bf00      	nop
 801089a:	e7fd      	b.n	8010898 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801089c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d103      	bne.n	80108ac <xQueueGiveFromISR+0x5c>
 80108a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108a6:	689b      	ldr	r3, [r3, #8]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d101      	bne.n	80108b0 <xQueueGiveFromISR+0x60>
 80108ac:	2301      	movs	r3, #1
 80108ae:	e000      	b.n	80108b2 <xQueueGiveFromISR+0x62>
 80108b0:	2300      	movs	r3, #0
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d10b      	bne.n	80108ce <xQueueGiveFromISR+0x7e>
	__asm volatile
 80108b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108ba:	f383 8811 	msr	BASEPRI, r3
 80108be:	f3bf 8f6f 	isb	sy
 80108c2:	f3bf 8f4f 	dsb	sy
 80108c6:	61bb      	str	r3, [r7, #24]
}
 80108c8:	bf00      	nop
 80108ca:	bf00      	nop
 80108cc:	e7fd      	b.n	80108ca <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80108ce:	f002 fdb3 	bl	8013438 <vPortValidateInterruptPriority>
	__asm volatile
 80108d2:	f3ef 8211 	mrs	r2, BASEPRI
 80108d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108da:	f383 8811 	msr	BASEPRI, r3
 80108de:	f3bf 8f6f 	isb	sy
 80108e2:	f3bf 8f4f 	dsb	sy
 80108e6:	617a      	str	r2, [r7, #20]
 80108e8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80108ea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80108ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80108ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108f2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80108f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80108fa:	429a      	cmp	r2, r3
 80108fc:	d22b      	bcs.n	8010956 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80108fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010900:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010904:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801090a:	1c5a      	adds	r2, r3, #1
 801090c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801090e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010910:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010918:	d112      	bne.n	8010940 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801091a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801091c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801091e:	2b00      	cmp	r3, #0
 8010920:	d016      	beq.n	8010950 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010924:	3324      	adds	r3, #36	@ 0x24
 8010926:	4618      	mov	r0, r3
 8010928:	f001 f9c0 	bl	8011cac <xTaskRemoveFromEventList>
 801092c:	4603      	mov	r3, r0
 801092e:	2b00      	cmp	r3, #0
 8010930:	d00e      	beq.n	8010950 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010932:	683b      	ldr	r3, [r7, #0]
 8010934:	2b00      	cmp	r3, #0
 8010936:	d00b      	beq.n	8010950 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010938:	683b      	ldr	r3, [r7, #0]
 801093a:	2201      	movs	r2, #1
 801093c:	601a      	str	r2, [r3, #0]
 801093e:	e007      	b.n	8010950 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010940:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010944:	3301      	adds	r3, #1
 8010946:	b2db      	uxtb	r3, r3
 8010948:	b25a      	sxtb	r2, r3
 801094a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801094c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010950:	2301      	movs	r3, #1
 8010952:	637b      	str	r3, [r7, #52]	@ 0x34
 8010954:	e001      	b.n	801095a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010956:	2300      	movs	r3, #0
 8010958:	637b      	str	r3, [r7, #52]	@ 0x34
 801095a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801095c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	f383 8811 	msr	BASEPRI, r3
}
 8010964:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010968:	4618      	mov	r0, r3
 801096a:	3738      	adds	r7, #56	@ 0x38
 801096c:	46bd      	mov	sp, r7
 801096e:	bd80      	pop	{r7, pc}

08010970 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b08c      	sub	sp, #48	@ 0x30
 8010974:	af00      	add	r7, sp, #0
 8010976:	60f8      	str	r0, [r7, #12]
 8010978:	60b9      	str	r1, [r7, #8]
 801097a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801097c:	2300      	movs	r3, #0
 801097e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010986:	2b00      	cmp	r3, #0
 8010988:	d10b      	bne.n	80109a2 <xQueueReceive+0x32>
	__asm volatile
 801098a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801098e:	f383 8811 	msr	BASEPRI, r3
 8010992:	f3bf 8f6f 	isb	sy
 8010996:	f3bf 8f4f 	dsb	sy
 801099a:	623b      	str	r3, [r7, #32]
}
 801099c:	bf00      	nop
 801099e:	bf00      	nop
 80109a0:	e7fd      	b.n	801099e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80109a2:	68bb      	ldr	r3, [r7, #8]
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d103      	bne.n	80109b0 <xQueueReceive+0x40>
 80109a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d101      	bne.n	80109b4 <xQueueReceive+0x44>
 80109b0:	2301      	movs	r3, #1
 80109b2:	e000      	b.n	80109b6 <xQueueReceive+0x46>
 80109b4:	2300      	movs	r3, #0
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d10b      	bne.n	80109d2 <xQueueReceive+0x62>
	__asm volatile
 80109ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109be:	f383 8811 	msr	BASEPRI, r3
 80109c2:	f3bf 8f6f 	isb	sy
 80109c6:	f3bf 8f4f 	dsb	sy
 80109ca:	61fb      	str	r3, [r7, #28]
}
 80109cc:	bf00      	nop
 80109ce:	bf00      	nop
 80109d0:	e7fd      	b.n	80109ce <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80109d2:	f001 fba5 	bl	8012120 <xTaskGetSchedulerState>
 80109d6:	4603      	mov	r3, r0
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d102      	bne.n	80109e2 <xQueueReceive+0x72>
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d101      	bne.n	80109e6 <xQueueReceive+0x76>
 80109e2:	2301      	movs	r3, #1
 80109e4:	e000      	b.n	80109e8 <xQueueReceive+0x78>
 80109e6:	2300      	movs	r3, #0
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d10b      	bne.n	8010a04 <xQueueReceive+0x94>
	__asm volatile
 80109ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109f0:	f383 8811 	msr	BASEPRI, r3
 80109f4:	f3bf 8f6f 	isb	sy
 80109f8:	f3bf 8f4f 	dsb	sy
 80109fc:	61bb      	str	r3, [r7, #24]
}
 80109fe:	bf00      	nop
 8010a00:	bf00      	nop
 8010a02:	e7fd      	b.n	8010a00 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010a04:	f002 fc38 	bl	8013278 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a0c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d01f      	beq.n	8010a54 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010a14:	68b9      	ldr	r1, [r7, #8]
 8010a16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010a18:	f000 fac4 	bl	8010fa4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a1e:	1e5a      	subs	r2, r3, #1
 8010a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a22:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a26:	691b      	ldr	r3, [r3, #16]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d00f      	beq.n	8010a4c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a2e:	3310      	adds	r3, #16
 8010a30:	4618      	mov	r0, r3
 8010a32:	f001 f93b 	bl	8011cac <xTaskRemoveFromEventList>
 8010a36:	4603      	mov	r3, r0
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d007      	beq.n	8010a4c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010a3c:	4b3c      	ldr	r3, [pc, #240]	@ (8010b30 <xQueueReceive+0x1c0>)
 8010a3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a42:	601a      	str	r2, [r3, #0]
 8010a44:	f3bf 8f4f 	dsb	sy
 8010a48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010a4c:	f002 fc46 	bl	80132dc <vPortExitCritical>
				return pdPASS;
 8010a50:	2301      	movs	r3, #1
 8010a52:	e069      	b.n	8010b28 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d103      	bne.n	8010a62 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010a5a:	f002 fc3f 	bl	80132dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010a5e:	2300      	movs	r3, #0
 8010a60:	e062      	b.n	8010b28 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d106      	bne.n	8010a76 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010a68:	f107 0310 	add.w	r3, r7, #16
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f001 f9e5 	bl	8011e3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010a72:	2301      	movs	r3, #1
 8010a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010a76:	f002 fc31 	bl	80132dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010a7a:	f000 fe99 	bl	80117b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010a7e:	f002 fbfb 	bl	8013278 <vPortEnterCritical>
 8010a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010a88:	b25b      	sxtb	r3, r3
 8010a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a8e:	d103      	bne.n	8010a98 <xQueueReceive+0x128>
 8010a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a92:	2200      	movs	r2, #0
 8010a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010a9e:	b25b      	sxtb	r3, r3
 8010aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010aa4:	d103      	bne.n	8010aae <xQueueReceive+0x13e>
 8010aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010aa8:	2200      	movs	r2, #0
 8010aaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010aae:	f002 fc15 	bl	80132dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010ab2:	1d3a      	adds	r2, r7, #4
 8010ab4:	f107 0310 	add.w	r3, r7, #16
 8010ab8:	4611      	mov	r1, r2
 8010aba:	4618      	mov	r0, r3
 8010abc:	f001 f9d4 	bl	8011e68 <xTaskCheckForTimeOut>
 8010ac0:	4603      	mov	r3, r0
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d123      	bne.n	8010b0e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010ac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ac8:	f000 fae4 	bl	8011094 <prvIsQueueEmpty>
 8010acc:	4603      	mov	r3, r0
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d017      	beq.n	8010b02 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ad4:	3324      	adds	r3, #36	@ 0x24
 8010ad6:	687a      	ldr	r2, [r7, #4]
 8010ad8:	4611      	mov	r1, r2
 8010ada:	4618      	mov	r0, r3
 8010adc:	f001 f856 	bl	8011b8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010ae0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ae2:	f000 fa85 	bl	8010ff0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010ae6:	f000 fe71 	bl	80117cc <xTaskResumeAll>
 8010aea:	4603      	mov	r3, r0
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d189      	bne.n	8010a04 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010af0:	4b0f      	ldr	r3, [pc, #60]	@ (8010b30 <xQueueReceive+0x1c0>)
 8010af2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010af6:	601a      	str	r2, [r3, #0]
 8010af8:	f3bf 8f4f 	dsb	sy
 8010afc:	f3bf 8f6f 	isb	sy
 8010b00:	e780      	b.n	8010a04 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b04:	f000 fa74 	bl	8010ff0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010b08:	f000 fe60 	bl	80117cc <xTaskResumeAll>
 8010b0c:	e77a      	b.n	8010a04 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010b0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b10:	f000 fa6e 	bl	8010ff0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010b14:	f000 fe5a 	bl	80117cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010b18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b1a:	f000 fabb 	bl	8011094 <prvIsQueueEmpty>
 8010b1e:	4603      	mov	r3, r0
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	f43f af6f 	beq.w	8010a04 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010b26:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010b28:	4618      	mov	r0, r3
 8010b2a:	3730      	adds	r7, #48	@ 0x30
 8010b2c:	46bd      	mov	sp, r7
 8010b2e:	bd80      	pop	{r7, pc}
 8010b30:	e000ed04 	.word	0xe000ed04

08010b34 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b08e      	sub	sp, #56	@ 0x38
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	6078      	str	r0, [r7, #4]
 8010b3c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010b3e:	2300      	movs	r3, #0
 8010b40:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010b46:	2300      	movs	r3, #0
 8010b48:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d10b      	bne.n	8010b68 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b54:	f383 8811 	msr	BASEPRI, r3
 8010b58:	f3bf 8f6f 	isb	sy
 8010b5c:	f3bf 8f4f 	dsb	sy
 8010b60:	623b      	str	r3, [r7, #32]
}
 8010b62:	bf00      	nop
 8010b64:	bf00      	nop
 8010b66:	e7fd      	b.n	8010b64 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d00b      	beq.n	8010b88 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b74:	f383 8811 	msr	BASEPRI, r3
 8010b78:	f3bf 8f6f 	isb	sy
 8010b7c:	f3bf 8f4f 	dsb	sy
 8010b80:	61fb      	str	r3, [r7, #28]
}
 8010b82:	bf00      	nop
 8010b84:	bf00      	nop
 8010b86:	e7fd      	b.n	8010b84 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010b88:	f001 faca 	bl	8012120 <xTaskGetSchedulerState>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d102      	bne.n	8010b98 <xQueueSemaphoreTake+0x64>
 8010b92:	683b      	ldr	r3, [r7, #0]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d101      	bne.n	8010b9c <xQueueSemaphoreTake+0x68>
 8010b98:	2301      	movs	r3, #1
 8010b9a:	e000      	b.n	8010b9e <xQueueSemaphoreTake+0x6a>
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d10b      	bne.n	8010bba <xQueueSemaphoreTake+0x86>
	__asm volatile
 8010ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ba6:	f383 8811 	msr	BASEPRI, r3
 8010baa:	f3bf 8f6f 	isb	sy
 8010bae:	f3bf 8f4f 	dsb	sy
 8010bb2:	61bb      	str	r3, [r7, #24]
}
 8010bb4:	bf00      	nop
 8010bb6:	bf00      	nop
 8010bb8:	e7fd      	b.n	8010bb6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010bba:	f002 fb5d 	bl	8013278 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010bc2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d024      	beq.n	8010c14 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bcc:	1e5a      	subs	r2, r3, #1
 8010bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bd0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d104      	bne.n	8010be4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010bda:	f001 fc33 	bl	8012444 <pvTaskIncrementMutexHeldCount>
 8010bde:	4602      	mov	r2, r0
 8010be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010be2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010be6:	691b      	ldr	r3, [r3, #16]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d00f      	beq.n	8010c0c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bee:	3310      	adds	r3, #16
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	f001 f85b 	bl	8011cac <xTaskRemoveFromEventList>
 8010bf6:	4603      	mov	r3, r0
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d007      	beq.n	8010c0c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010bfc:	4b54      	ldr	r3, [pc, #336]	@ (8010d50 <xQueueSemaphoreTake+0x21c>)
 8010bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c02:	601a      	str	r2, [r3, #0]
 8010c04:	f3bf 8f4f 	dsb	sy
 8010c08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010c0c:	f002 fb66 	bl	80132dc <vPortExitCritical>
				return pdPASS;
 8010c10:	2301      	movs	r3, #1
 8010c12:	e098      	b.n	8010d46 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d112      	bne.n	8010c40 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d00b      	beq.n	8010c38 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c24:	f383 8811 	msr	BASEPRI, r3
 8010c28:	f3bf 8f6f 	isb	sy
 8010c2c:	f3bf 8f4f 	dsb	sy
 8010c30:	617b      	str	r3, [r7, #20]
}
 8010c32:	bf00      	nop
 8010c34:	bf00      	nop
 8010c36:	e7fd      	b.n	8010c34 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010c38:	f002 fb50 	bl	80132dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	e082      	b.n	8010d46 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d106      	bne.n	8010c54 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010c46:	f107 030c 	add.w	r3, r7, #12
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	f001 f8f6 	bl	8011e3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010c50:	2301      	movs	r3, #1
 8010c52:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010c54:	f002 fb42 	bl	80132dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010c58:	f000 fdaa 	bl	80117b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010c5c:	f002 fb0c 	bl	8013278 <vPortEnterCritical>
 8010c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010c66:	b25b      	sxtb	r3, r3
 8010c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c6c:	d103      	bne.n	8010c76 <xQueueSemaphoreTake+0x142>
 8010c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c70:	2200      	movs	r2, #0
 8010c72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010c7c:	b25b      	sxtb	r3, r3
 8010c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c82:	d103      	bne.n	8010c8c <xQueueSemaphoreTake+0x158>
 8010c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c86:	2200      	movs	r2, #0
 8010c88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010c8c:	f002 fb26 	bl	80132dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010c90:	463a      	mov	r2, r7
 8010c92:	f107 030c 	add.w	r3, r7, #12
 8010c96:	4611      	mov	r1, r2
 8010c98:	4618      	mov	r0, r3
 8010c9a:	f001 f8e5 	bl	8011e68 <xTaskCheckForTimeOut>
 8010c9e:	4603      	mov	r3, r0
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d132      	bne.n	8010d0a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010ca4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010ca6:	f000 f9f5 	bl	8011094 <prvIsQueueEmpty>
 8010caa:	4603      	mov	r3, r0
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d026      	beq.n	8010cfe <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d109      	bne.n	8010ccc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8010cb8:	f002 fade 	bl	8013278 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cbe:	689b      	ldr	r3, [r3, #8]
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	f001 fa4b 	bl	801215c <xTaskPriorityInherit>
 8010cc6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010cc8:	f002 fb08 	bl	80132dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cce:	3324      	adds	r3, #36	@ 0x24
 8010cd0:	683a      	ldr	r2, [r7, #0]
 8010cd2:	4611      	mov	r1, r2
 8010cd4:	4618      	mov	r0, r3
 8010cd6:	f000 ff59 	bl	8011b8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010cda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010cdc:	f000 f988 	bl	8010ff0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010ce0:	f000 fd74 	bl	80117cc <xTaskResumeAll>
 8010ce4:	4603      	mov	r3, r0
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	f47f af67 	bne.w	8010bba <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8010cec:	4b18      	ldr	r3, [pc, #96]	@ (8010d50 <xQueueSemaphoreTake+0x21c>)
 8010cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010cf2:	601a      	str	r2, [r3, #0]
 8010cf4:	f3bf 8f4f 	dsb	sy
 8010cf8:	f3bf 8f6f 	isb	sy
 8010cfc:	e75d      	b.n	8010bba <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010cfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010d00:	f000 f976 	bl	8010ff0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010d04:	f000 fd62 	bl	80117cc <xTaskResumeAll>
 8010d08:	e757      	b.n	8010bba <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010d0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010d0c:	f000 f970 	bl	8010ff0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010d10:	f000 fd5c 	bl	80117cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010d14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010d16:	f000 f9bd 	bl	8011094 <prvIsQueueEmpty>
 8010d1a:	4603      	mov	r3, r0
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	f43f af4c 	beq.w	8010bba <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d00d      	beq.n	8010d44 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010d28:	f002 faa6 	bl	8013278 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010d2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010d2e:	f000 f8b7 	bl	8010ea0 <prvGetDisinheritPriorityAfterTimeout>
 8010d32:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d36:	689b      	ldr	r3, [r3, #8]
 8010d38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	f001 fae6 	bl	801230c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010d40:	f002 facc 	bl	80132dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010d44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010d46:	4618      	mov	r0, r3
 8010d48:	3738      	adds	r7, #56	@ 0x38
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}
 8010d4e:	bf00      	nop
 8010d50:	e000ed04 	.word	0xe000ed04

08010d54 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b08e      	sub	sp, #56	@ 0x38
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	60f8      	str	r0, [r7, #12]
 8010d5c:	60b9      	str	r1, [r7, #8]
 8010d5e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d10b      	bne.n	8010d82 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8010d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d6e:	f383 8811 	msr	BASEPRI, r3
 8010d72:	f3bf 8f6f 	isb	sy
 8010d76:	f3bf 8f4f 	dsb	sy
 8010d7a:	623b      	str	r3, [r7, #32]
}
 8010d7c:	bf00      	nop
 8010d7e:	bf00      	nop
 8010d80:	e7fd      	b.n	8010d7e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010d82:	68bb      	ldr	r3, [r7, #8]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d103      	bne.n	8010d90 <xQueueReceiveFromISR+0x3c>
 8010d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d101      	bne.n	8010d94 <xQueueReceiveFromISR+0x40>
 8010d90:	2301      	movs	r3, #1
 8010d92:	e000      	b.n	8010d96 <xQueueReceiveFromISR+0x42>
 8010d94:	2300      	movs	r3, #0
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d10b      	bne.n	8010db2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8010d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d9e:	f383 8811 	msr	BASEPRI, r3
 8010da2:	f3bf 8f6f 	isb	sy
 8010da6:	f3bf 8f4f 	dsb	sy
 8010daa:	61fb      	str	r3, [r7, #28]
}
 8010dac:	bf00      	nop
 8010dae:	bf00      	nop
 8010db0:	e7fd      	b.n	8010dae <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010db2:	f002 fb41 	bl	8013438 <vPortValidateInterruptPriority>
	__asm volatile
 8010db6:	f3ef 8211 	mrs	r2, BASEPRI
 8010dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dbe:	f383 8811 	msr	BASEPRI, r3
 8010dc2:	f3bf 8f6f 	isb	sy
 8010dc6:	f3bf 8f4f 	dsb	sy
 8010dca:	61ba      	str	r2, [r7, #24]
 8010dcc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010dce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010dd6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d02f      	beq.n	8010e3e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010de0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010de8:	68b9      	ldr	r1, [r7, #8]
 8010dea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010dec:	f000 f8da 	bl	8010fa4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010df2:	1e5a      	subs	r2, r3, #1
 8010df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010df6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010df8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e00:	d112      	bne.n	8010e28 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e04:	691b      	ldr	r3, [r3, #16]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d016      	beq.n	8010e38 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e0c:	3310      	adds	r3, #16
 8010e0e:	4618      	mov	r0, r3
 8010e10:	f000 ff4c 	bl	8011cac <xTaskRemoveFromEventList>
 8010e14:	4603      	mov	r3, r0
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d00e      	beq.n	8010e38 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d00b      	beq.n	8010e38 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	2201      	movs	r2, #1
 8010e24:	601a      	str	r2, [r3, #0]
 8010e26:	e007      	b.n	8010e38 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010e28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e2c:	3301      	adds	r3, #1
 8010e2e:	b2db      	uxtb	r3, r3
 8010e30:	b25a      	sxtb	r2, r3
 8010e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010e38:	2301      	movs	r3, #1
 8010e3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e3c:	e001      	b.n	8010e42 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8010e3e:	2300      	movs	r3, #0
 8010e40:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e44:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010e46:	693b      	ldr	r3, [r7, #16]
 8010e48:	f383 8811 	msr	BASEPRI, r3
}
 8010e4c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010e50:	4618      	mov	r0, r3
 8010e52:	3738      	adds	r7, #56	@ 0x38
 8010e54:	46bd      	mov	sp, r7
 8010e56:	bd80      	pop	{r7, pc}

08010e58 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010e58:	b580      	push	{r7, lr}
 8010e5a:	b084      	sub	sp, #16
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d10b      	bne.n	8010e82 <vQueueDelete+0x2a>
	__asm volatile
 8010e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e6e:	f383 8811 	msr	BASEPRI, r3
 8010e72:	f3bf 8f6f 	isb	sy
 8010e76:	f3bf 8f4f 	dsb	sy
 8010e7a:	60bb      	str	r3, [r7, #8]
}
 8010e7c:	bf00      	nop
 8010e7e:	bf00      	nop
 8010e80:	e7fd      	b.n	8010e7e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010e82:	68f8      	ldr	r0, [r7, #12]
 8010e84:	f000 f95e 	bl	8011144 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d102      	bne.n	8010e98 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8010e92:	68f8      	ldr	r0, [r7, #12]
 8010e94:	f002 fbe0 	bl	8013658 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010e98:	bf00      	nop
 8010e9a:	3710      	adds	r7, #16
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}

08010ea0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010ea0:	b480      	push	{r7}
 8010ea2:	b085      	sub	sp, #20
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d006      	beq.n	8010ebe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8010eba:	60fb      	str	r3, [r7, #12]
 8010ebc:	e001      	b.n	8010ec2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010ec2:	68fb      	ldr	r3, [r7, #12]
	}
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	3714      	adds	r7, #20
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ece:	4770      	bx	lr

08010ed0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b086      	sub	sp, #24
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	60f8      	str	r0, [r7, #12]
 8010ed8:	60b9      	str	r1, [r7, #8]
 8010eda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010edc:	2300      	movs	r3, #0
 8010ede:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ee4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d10d      	bne.n	8010f0a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d14d      	bne.n	8010f92 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	689b      	ldr	r3, [r3, #8]
 8010efa:	4618      	mov	r0, r3
 8010efc:	f001 f996 	bl	801222c <xTaskPriorityDisinherit>
 8010f00:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	2200      	movs	r2, #0
 8010f06:	609a      	str	r2, [r3, #8]
 8010f08:	e043      	b.n	8010f92 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d119      	bne.n	8010f44 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	6858      	ldr	r0, [r3, #4]
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f18:	461a      	mov	r2, r3
 8010f1a:	68b9      	ldr	r1, [r7, #8]
 8010f1c:	f00d fd4b 	bl	801e9b6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	685a      	ldr	r2, [r3, #4]
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f28:	441a      	add	r2, r3
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	685a      	ldr	r2, [r3, #4]
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	689b      	ldr	r3, [r3, #8]
 8010f36:	429a      	cmp	r2, r3
 8010f38:	d32b      	bcc.n	8010f92 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	681a      	ldr	r2, [r3, #0]
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	605a      	str	r2, [r3, #4]
 8010f42:	e026      	b.n	8010f92 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	68d8      	ldr	r0, [r3, #12]
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f4c:	461a      	mov	r2, r3
 8010f4e:	68b9      	ldr	r1, [r7, #8]
 8010f50:	f00d fd31 	bl	801e9b6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	68da      	ldr	r2, [r3, #12]
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f5c:	425b      	negs	r3, r3
 8010f5e:	441a      	add	r2, r3
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	68da      	ldr	r2, [r3, #12]
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	429a      	cmp	r2, r3
 8010f6e:	d207      	bcs.n	8010f80 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	689a      	ldr	r2, [r3, #8]
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f78:	425b      	negs	r3, r3
 8010f7a:	441a      	add	r2, r3
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	2b02      	cmp	r3, #2
 8010f84:	d105      	bne.n	8010f92 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010f86:	693b      	ldr	r3, [r7, #16]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d002      	beq.n	8010f92 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010f8c:	693b      	ldr	r3, [r7, #16]
 8010f8e:	3b01      	subs	r3, #1
 8010f90:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010f92:	693b      	ldr	r3, [r7, #16]
 8010f94:	1c5a      	adds	r2, r3, #1
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010f9a:	697b      	ldr	r3, [r7, #20]
}
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	3718      	adds	r7, #24
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	bd80      	pop	{r7, pc}

08010fa4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	b082      	sub	sp, #8
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]
 8010fac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d018      	beq.n	8010fe8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	68da      	ldr	r2, [r3, #12]
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fbe:	441a      	add	r2, r3
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	68da      	ldr	r2, [r3, #12]
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	689b      	ldr	r3, [r3, #8]
 8010fcc:	429a      	cmp	r2, r3
 8010fce:	d303      	bcc.n	8010fd8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	681a      	ldr	r2, [r3, #0]
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	68d9      	ldr	r1, [r3, #12]
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fe0:	461a      	mov	r2, r3
 8010fe2:	6838      	ldr	r0, [r7, #0]
 8010fe4:	f00d fce7 	bl	801e9b6 <memcpy>
	}
}
 8010fe8:	bf00      	nop
 8010fea:	3708      	adds	r7, #8
 8010fec:	46bd      	mov	sp, r7
 8010fee:	bd80      	pop	{r7, pc}

08010ff0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010ff0:	b580      	push	{r7, lr}
 8010ff2:	b084      	sub	sp, #16
 8010ff4:	af00      	add	r7, sp, #0
 8010ff6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010ff8:	f002 f93e 	bl	8013278 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011002:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011004:	e011      	b.n	801102a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801100a:	2b00      	cmp	r3, #0
 801100c:	d012      	beq.n	8011034 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	3324      	adds	r3, #36	@ 0x24
 8011012:	4618      	mov	r0, r3
 8011014:	f000 fe4a 	bl	8011cac <xTaskRemoveFromEventList>
 8011018:	4603      	mov	r3, r0
 801101a:	2b00      	cmp	r3, #0
 801101c:	d001      	beq.n	8011022 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801101e:	f000 ff87 	bl	8011f30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011022:	7bfb      	ldrb	r3, [r7, #15]
 8011024:	3b01      	subs	r3, #1
 8011026:	b2db      	uxtb	r3, r3
 8011028:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801102a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801102e:	2b00      	cmp	r3, #0
 8011030:	dce9      	bgt.n	8011006 <prvUnlockQueue+0x16>
 8011032:	e000      	b.n	8011036 <prvUnlockQueue+0x46>
					break;
 8011034:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	22ff      	movs	r2, #255	@ 0xff
 801103a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801103e:	f002 f94d 	bl	80132dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011042:	f002 f919 	bl	8013278 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801104c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801104e:	e011      	b.n	8011074 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	691b      	ldr	r3, [r3, #16]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d012      	beq.n	801107e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	3310      	adds	r3, #16
 801105c:	4618      	mov	r0, r3
 801105e:	f000 fe25 	bl	8011cac <xTaskRemoveFromEventList>
 8011062:	4603      	mov	r3, r0
 8011064:	2b00      	cmp	r3, #0
 8011066:	d001      	beq.n	801106c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011068:	f000 ff62 	bl	8011f30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801106c:	7bbb      	ldrb	r3, [r7, #14]
 801106e:	3b01      	subs	r3, #1
 8011070:	b2db      	uxtb	r3, r3
 8011072:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011074:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011078:	2b00      	cmp	r3, #0
 801107a:	dce9      	bgt.n	8011050 <prvUnlockQueue+0x60>
 801107c:	e000      	b.n	8011080 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801107e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	22ff      	movs	r2, #255	@ 0xff
 8011084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011088:	f002 f928 	bl	80132dc <vPortExitCritical>
}
 801108c:	bf00      	nop
 801108e:	3710      	adds	r7, #16
 8011090:	46bd      	mov	sp, r7
 8011092:	bd80      	pop	{r7, pc}

08011094 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b084      	sub	sp, #16
 8011098:	af00      	add	r7, sp, #0
 801109a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801109c:	f002 f8ec 	bl	8013278 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d102      	bne.n	80110ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80110a8:	2301      	movs	r3, #1
 80110aa:	60fb      	str	r3, [r7, #12]
 80110ac:	e001      	b.n	80110b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80110ae:	2300      	movs	r3, #0
 80110b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80110b2:	f002 f913 	bl	80132dc <vPortExitCritical>

	return xReturn;
 80110b6:	68fb      	ldr	r3, [r7, #12]
}
 80110b8:	4618      	mov	r0, r3
 80110ba:	3710      	adds	r7, #16
 80110bc:	46bd      	mov	sp, r7
 80110be:	bd80      	pop	{r7, pc}

080110c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b084      	sub	sp, #16
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80110c8:	f002 f8d6 	bl	8013278 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110d4:	429a      	cmp	r2, r3
 80110d6:	d102      	bne.n	80110de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80110d8:	2301      	movs	r3, #1
 80110da:	60fb      	str	r3, [r7, #12]
 80110dc:	e001      	b.n	80110e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80110de:	2300      	movs	r3, #0
 80110e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80110e2:	f002 f8fb 	bl	80132dc <vPortExitCritical>

	return xReturn;
 80110e6:	68fb      	ldr	r3, [r7, #12]
}
 80110e8:	4618      	mov	r0, r3
 80110ea:	3710      	adds	r7, #16
 80110ec:	46bd      	mov	sp, r7
 80110ee:	bd80      	pop	{r7, pc}

080110f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80110f0:	b480      	push	{r7}
 80110f2:	b085      	sub	sp, #20
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
 80110f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80110fa:	2300      	movs	r3, #0
 80110fc:	60fb      	str	r3, [r7, #12]
 80110fe:	e014      	b.n	801112a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011100:	4a0f      	ldr	r2, [pc, #60]	@ (8011140 <vQueueAddToRegistry+0x50>)
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d10b      	bne.n	8011124 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801110c:	490c      	ldr	r1, [pc, #48]	@ (8011140 <vQueueAddToRegistry+0x50>)
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	683a      	ldr	r2, [r7, #0]
 8011112:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011116:	4a0a      	ldr	r2, [pc, #40]	@ (8011140 <vQueueAddToRegistry+0x50>)
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	00db      	lsls	r3, r3, #3
 801111c:	4413      	add	r3, r2
 801111e:	687a      	ldr	r2, [r7, #4]
 8011120:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011122:	e006      	b.n	8011132 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	3301      	adds	r3, #1
 8011128:	60fb      	str	r3, [r7, #12]
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	2b07      	cmp	r3, #7
 801112e:	d9e7      	bls.n	8011100 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011130:	bf00      	nop
 8011132:	bf00      	nop
 8011134:	3714      	adds	r7, #20
 8011136:	46bd      	mov	sp, r7
 8011138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113c:	4770      	bx	lr
 801113e:	bf00      	nop
 8011140:	20006d04 	.word	0x20006d04

08011144 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8011144:	b480      	push	{r7}
 8011146:	b085      	sub	sp, #20
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801114c:	2300      	movs	r3, #0
 801114e:	60fb      	str	r3, [r7, #12]
 8011150:	e016      	b.n	8011180 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8011152:	4a10      	ldr	r2, [pc, #64]	@ (8011194 <vQueueUnregisterQueue+0x50>)
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	00db      	lsls	r3, r3, #3
 8011158:	4413      	add	r3, r2
 801115a:	685b      	ldr	r3, [r3, #4]
 801115c:	687a      	ldr	r2, [r7, #4]
 801115e:	429a      	cmp	r2, r3
 8011160:	d10b      	bne.n	801117a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8011162:	4a0c      	ldr	r2, [pc, #48]	@ (8011194 <vQueueUnregisterQueue+0x50>)
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	2100      	movs	r1, #0
 8011168:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801116c:	4a09      	ldr	r2, [pc, #36]	@ (8011194 <vQueueUnregisterQueue+0x50>)
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	00db      	lsls	r3, r3, #3
 8011172:	4413      	add	r3, r2
 8011174:	2200      	movs	r2, #0
 8011176:	605a      	str	r2, [r3, #4]
				break;
 8011178:	e006      	b.n	8011188 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	3301      	adds	r3, #1
 801117e:	60fb      	str	r3, [r7, #12]
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	2b07      	cmp	r3, #7
 8011184:	d9e5      	bls.n	8011152 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8011186:	bf00      	nop
 8011188:	bf00      	nop
 801118a:	3714      	adds	r7, #20
 801118c:	46bd      	mov	sp, r7
 801118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011192:	4770      	bx	lr
 8011194:	20006d04 	.word	0x20006d04

08011198 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011198:	b580      	push	{r7, lr}
 801119a:	b086      	sub	sp, #24
 801119c:	af00      	add	r7, sp, #0
 801119e:	60f8      	str	r0, [r7, #12]
 80111a0:	60b9      	str	r1, [r7, #8]
 80111a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80111a8:	f002 f866 	bl	8013278 <vPortEnterCritical>
 80111ac:	697b      	ldr	r3, [r7, #20]
 80111ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80111b2:	b25b      	sxtb	r3, r3
 80111b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111b8:	d103      	bne.n	80111c2 <vQueueWaitForMessageRestricted+0x2a>
 80111ba:	697b      	ldr	r3, [r7, #20]
 80111bc:	2200      	movs	r2, #0
 80111be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80111c2:	697b      	ldr	r3, [r7, #20]
 80111c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80111c8:	b25b      	sxtb	r3, r3
 80111ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111ce:	d103      	bne.n	80111d8 <vQueueWaitForMessageRestricted+0x40>
 80111d0:	697b      	ldr	r3, [r7, #20]
 80111d2:	2200      	movs	r2, #0
 80111d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80111d8:	f002 f880 	bl	80132dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80111dc:	697b      	ldr	r3, [r7, #20]
 80111de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d106      	bne.n	80111f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80111e4:	697b      	ldr	r3, [r7, #20]
 80111e6:	3324      	adds	r3, #36	@ 0x24
 80111e8:	687a      	ldr	r2, [r7, #4]
 80111ea:	68b9      	ldr	r1, [r7, #8]
 80111ec:	4618      	mov	r0, r3
 80111ee:	f000 fd31 	bl	8011c54 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80111f2:	6978      	ldr	r0, [r7, #20]
 80111f4:	f7ff fefc 	bl	8010ff0 <prvUnlockQueue>
	}
 80111f8:	bf00      	nop
 80111fa:	3718      	adds	r7, #24
 80111fc:	46bd      	mov	sp, r7
 80111fe:	bd80      	pop	{r7, pc}

08011200 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011200:	b580      	push	{r7, lr}
 8011202:	b08e      	sub	sp, #56	@ 0x38
 8011204:	af04      	add	r7, sp, #16
 8011206:	60f8      	str	r0, [r7, #12]
 8011208:	60b9      	str	r1, [r7, #8]
 801120a:	607a      	str	r2, [r7, #4]
 801120c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801120e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011210:	2b00      	cmp	r3, #0
 8011212:	d10b      	bne.n	801122c <xTaskCreateStatic+0x2c>
	__asm volatile
 8011214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011218:	f383 8811 	msr	BASEPRI, r3
 801121c:	f3bf 8f6f 	isb	sy
 8011220:	f3bf 8f4f 	dsb	sy
 8011224:	623b      	str	r3, [r7, #32]
}
 8011226:	bf00      	nop
 8011228:	bf00      	nop
 801122a:	e7fd      	b.n	8011228 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801122c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801122e:	2b00      	cmp	r3, #0
 8011230:	d10b      	bne.n	801124a <xTaskCreateStatic+0x4a>
	__asm volatile
 8011232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011236:	f383 8811 	msr	BASEPRI, r3
 801123a:	f3bf 8f6f 	isb	sy
 801123e:	f3bf 8f4f 	dsb	sy
 8011242:	61fb      	str	r3, [r7, #28]
}
 8011244:	bf00      	nop
 8011246:	bf00      	nop
 8011248:	e7fd      	b.n	8011246 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801124a:	23a8      	movs	r3, #168	@ 0xa8
 801124c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801124e:	693b      	ldr	r3, [r7, #16]
 8011250:	2ba8      	cmp	r3, #168	@ 0xa8
 8011252:	d00b      	beq.n	801126c <xTaskCreateStatic+0x6c>
	__asm volatile
 8011254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011258:	f383 8811 	msr	BASEPRI, r3
 801125c:	f3bf 8f6f 	isb	sy
 8011260:	f3bf 8f4f 	dsb	sy
 8011264:	61bb      	str	r3, [r7, #24]
}
 8011266:	bf00      	nop
 8011268:	bf00      	nop
 801126a:	e7fd      	b.n	8011268 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801126c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801126e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011270:	2b00      	cmp	r3, #0
 8011272:	d01e      	beq.n	80112b2 <xTaskCreateStatic+0xb2>
 8011274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011276:	2b00      	cmp	r3, #0
 8011278:	d01b      	beq.n	80112b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801127a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801127c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801127e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011280:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011282:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011286:	2202      	movs	r2, #2
 8011288:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801128c:	2300      	movs	r3, #0
 801128e:	9303      	str	r3, [sp, #12]
 8011290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011292:	9302      	str	r3, [sp, #8]
 8011294:	f107 0314 	add.w	r3, r7, #20
 8011298:	9301      	str	r3, [sp, #4]
 801129a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801129c:	9300      	str	r3, [sp, #0]
 801129e:	683b      	ldr	r3, [r7, #0]
 80112a0:	687a      	ldr	r2, [r7, #4]
 80112a2:	68b9      	ldr	r1, [r7, #8]
 80112a4:	68f8      	ldr	r0, [r7, #12]
 80112a6:	f000 f851 	bl	801134c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80112aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80112ac:	f000 f8f6 	bl	801149c <prvAddNewTaskToReadyList>
 80112b0:	e001      	b.n	80112b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80112b2:	2300      	movs	r3, #0
 80112b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80112b6:	697b      	ldr	r3, [r7, #20]
	}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3728      	adds	r7, #40	@ 0x28
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}

080112c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b08c      	sub	sp, #48	@ 0x30
 80112c4:	af04      	add	r7, sp, #16
 80112c6:	60f8      	str	r0, [r7, #12]
 80112c8:	60b9      	str	r1, [r7, #8]
 80112ca:	603b      	str	r3, [r7, #0]
 80112cc:	4613      	mov	r3, r2
 80112ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80112d0:	88fb      	ldrh	r3, [r7, #6]
 80112d2:	009b      	lsls	r3, r3, #2
 80112d4:	4618      	mov	r0, r3
 80112d6:	f002 f8f1 	bl	80134bc <pvPortMalloc>
 80112da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80112dc:	697b      	ldr	r3, [r7, #20]
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d00e      	beq.n	8011300 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80112e2:	20a8      	movs	r0, #168	@ 0xa8
 80112e4:	f002 f8ea 	bl	80134bc <pvPortMalloc>
 80112e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80112ea:	69fb      	ldr	r3, [r7, #28]
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d003      	beq.n	80112f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80112f0:	69fb      	ldr	r3, [r7, #28]
 80112f2:	697a      	ldr	r2, [r7, #20]
 80112f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80112f6:	e005      	b.n	8011304 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80112f8:	6978      	ldr	r0, [r7, #20]
 80112fa:	f002 f9ad 	bl	8013658 <vPortFree>
 80112fe:	e001      	b.n	8011304 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011300:	2300      	movs	r3, #0
 8011302:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011304:	69fb      	ldr	r3, [r7, #28]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d017      	beq.n	801133a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801130a:	69fb      	ldr	r3, [r7, #28]
 801130c:	2200      	movs	r2, #0
 801130e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011312:	88fa      	ldrh	r2, [r7, #6]
 8011314:	2300      	movs	r3, #0
 8011316:	9303      	str	r3, [sp, #12]
 8011318:	69fb      	ldr	r3, [r7, #28]
 801131a:	9302      	str	r3, [sp, #8]
 801131c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801131e:	9301      	str	r3, [sp, #4]
 8011320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011322:	9300      	str	r3, [sp, #0]
 8011324:	683b      	ldr	r3, [r7, #0]
 8011326:	68b9      	ldr	r1, [r7, #8]
 8011328:	68f8      	ldr	r0, [r7, #12]
 801132a:	f000 f80f 	bl	801134c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801132e:	69f8      	ldr	r0, [r7, #28]
 8011330:	f000 f8b4 	bl	801149c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011334:	2301      	movs	r3, #1
 8011336:	61bb      	str	r3, [r7, #24]
 8011338:	e002      	b.n	8011340 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801133a:	f04f 33ff 	mov.w	r3, #4294967295
 801133e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011340:	69bb      	ldr	r3, [r7, #24]
	}
 8011342:	4618      	mov	r0, r3
 8011344:	3720      	adds	r7, #32
 8011346:	46bd      	mov	sp, r7
 8011348:	bd80      	pop	{r7, pc}
	...

0801134c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b088      	sub	sp, #32
 8011350:	af00      	add	r7, sp, #0
 8011352:	60f8      	str	r0, [r7, #12]
 8011354:	60b9      	str	r1, [r7, #8]
 8011356:	607a      	str	r2, [r7, #4]
 8011358:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801135a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801135c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	009b      	lsls	r3, r3, #2
 8011362:	461a      	mov	r2, r3
 8011364:	21a5      	movs	r1, #165	@ 0xa5
 8011366:	f00d f98f 	bl	801e688 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801136a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801136c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8011374:	3b01      	subs	r3, #1
 8011376:	009b      	lsls	r3, r3, #2
 8011378:	4413      	add	r3, r2
 801137a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801137c:	69bb      	ldr	r3, [r7, #24]
 801137e:	f023 0307 	bic.w	r3, r3, #7
 8011382:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011384:	69bb      	ldr	r3, [r7, #24]
 8011386:	f003 0307 	and.w	r3, r3, #7
 801138a:	2b00      	cmp	r3, #0
 801138c:	d00b      	beq.n	80113a6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801138e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011392:	f383 8811 	msr	BASEPRI, r3
 8011396:	f3bf 8f6f 	isb	sy
 801139a:	f3bf 8f4f 	dsb	sy
 801139e:	617b      	str	r3, [r7, #20]
}
 80113a0:	bf00      	nop
 80113a2:	bf00      	nop
 80113a4:	e7fd      	b.n	80113a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80113a6:	68bb      	ldr	r3, [r7, #8]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d01f      	beq.n	80113ec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80113ac:	2300      	movs	r3, #0
 80113ae:	61fb      	str	r3, [r7, #28]
 80113b0:	e012      	b.n	80113d8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80113b2:	68ba      	ldr	r2, [r7, #8]
 80113b4:	69fb      	ldr	r3, [r7, #28]
 80113b6:	4413      	add	r3, r2
 80113b8:	7819      	ldrb	r1, [r3, #0]
 80113ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113bc:	69fb      	ldr	r3, [r7, #28]
 80113be:	4413      	add	r3, r2
 80113c0:	3334      	adds	r3, #52	@ 0x34
 80113c2:	460a      	mov	r2, r1
 80113c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80113c6:	68ba      	ldr	r2, [r7, #8]
 80113c8:	69fb      	ldr	r3, [r7, #28]
 80113ca:	4413      	add	r3, r2
 80113cc:	781b      	ldrb	r3, [r3, #0]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d006      	beq.n	80113e0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80113d2:	69fb      	ldr	r3, [r7, #28]
 80113d4:	3301      	adds	r3, #1
 80113d6:	61fb      	str	r3, [r7, #28]
 80113d8:	69fb      	ldr	r3, [r7, #28]
 80113da:	2b0f      	cmp	r3, #15
 80113dc:	d9e9      	bls.n	80113b2 <prvInitialiseNewTask+0x66>
 80113de:	e000      	b.n	80113e2 <prvInitialiseNewTask+0x96>
			{
				break;
 80113e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80113e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113e4:	2200      	movs	r2, #0
 80113e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80113ea:	e003      	b.n	80113f4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80113ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113ee:	2200      	movs	r2, #0
 80113f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80113f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113f6:	2b37      	cmp	r3, #55	@ 0x37
 80113f8:	d901      	bls.n	80113fe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80113fa:	2337      	movs	r3, #55	@ 0x37
 80113fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80113fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011400:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011402:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011408:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801140a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801140c:	2200      	movs	r2, #0
 801140e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011412:	3304      	adds	r3, #4
 8011414:	4618      	mov	r0, r3
 8011416:	f7fe fd7b 	bl	800ff10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801141a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801141c:	3318      	adds	r3, #24
 801141e:	4618      	mov	r0, r3
 8011420:	f7fe fd76 	bl	800ff10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011428:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801142a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801142c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011432:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011438:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801143a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801143c:	2200      	movs	r2, #0
 801143e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011444:	2200      	movs	r2, #0
 8011446:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801144a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801144c:	3354      	adds	r3, #84	@ 0x54
 801144e:	224c      	movs	r2, #76	@ 0x4c
 8011450:	2100      	movs	r1, #0
 8011452:	4618      	mov	r0, r3
 8011454:	f00d f918 	bl	801e688 <memset>
 8011458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801145a:	4a0d      	ldr	r2, [pc, #52]	@ (8011490 <prvInitialiseNewTask+0x144>)
 801145c:	659a      	str	r2, [r3, #88]	@ 0x58
 801145e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011460:	4a0c      	ldr	r2, [pc, #48]	@ (8011494 <prvInitialiseNewTask+0x148>)
 8011462:	65da      	str	r2, [r3, #92]	@ 0x5c
 8011464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011466:	4a0c      	ldr	r2, [pc, #48]	@ (8011498 <prvInitialiseNewTask+0x14c>)
 8011468:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801146a:	683a      	ldr	r2, [r7, #0]
 801146c:	68f9      	ldr	r1, [r7, #12]
 801146e:	69b8      	ldr	r0, [r7, #24]
 8011470:	f001 fdd2 	bl	8013018 <pxPortInitialiseStack>
 8011474:	4602      	mov	r2, r0
 8011476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011478:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801147a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801147c:	2b00      	cmp	r3, #0
 801147e:	d002      	beq.n	8011486 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011482:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011484:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011486:	bf00      	nop
 8011488:	3720      	adds	r7, #32
 801148a:	46bd      	mov	sp, r7
 801148c:	bd80      	pop	{r7, pc}
 801148e:	bf00      	nop
 8011490:	20012c5c 	.word	0x20012c5c
 8011494:	20012cc4 	.word	0x20012cc4
 8011498:	20012d2c 	.word	0x20012d2c

0801149c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801149c:	b580      	push	{r7, lr}
 801149e:	b082      	sub	sp, #8
 80114a0:	af00      	add	r7, sp, #0
 80114a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80114a4:	f001 fee8 	bl	8013278 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80114a8:	4b2d      	ldr	r3, [pc, #180]	@ (8011560 <prvAddNewTaskToReadyList+0xc4>)
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	3301      	adds	r3, #1
 80114ae:	4a2c      	ldr	r2, [pc, #176]	@ (8011560 <prvAddNewTaskToReadyList+0xc4>)
 80114b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80114b2:	4b2c      	ldr	r3, [pc, #176]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d109      	bne.n	80114ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80114ba:	4a2a      	ldr	r2, [pc, #168]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80114c0:	4b27      	ldr	r3, [pc, #156]	@ (8011560 <prvAddNewTaskToReadyList+0xc4>)
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	2b01      	cmp	r3, #1
 80114c6:	d110      	bne.n	80114ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80114c8:	f000 fd56 	bl	8011f78 <prvInitialiseTaskLists>
 80114cc:	e00d      	b.n	80114ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80114ce:	4b26      	ldr	r3, [pc, #152]	@ (8011568 <prvAddNewTaskToReadyList+0xcc>)
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d109      	bne.n	80114ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80114d6:	4b23      	ldr	r3, [pc, #140]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114e0:	429a      	cmp	r2, r3
 80114e2:	d802      	bhi.n	80114ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80114e4:	4a1f      	ldr	r2, [pc, #124]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80114ea:	4b20      	ldr	r3, [pc, #128]	@ (801156c <prvAddNewTaskToReadyList+0xd0>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	3301      	adds	r3, #1
 80114f0:	4a1e      	ldr	r2, [pc, #120]	@ (801156c <prvAddNewTaskToReadyList+0xd0>)
 80114f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80114f4:	4b1d      	ldr	r3, [pc, #116]	@ (801156c <prvAddNewTaskToReadyList+0xd0>)
 80114f6:	681a      	ldr	r2, [r3, #0]
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011500:	4b1b      	ldr	r3, [pc, #108]	@ (8011570 <prvAddNewTaskToReadyList+0xd4>)
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	429a      	cmp	r2, r3
 8011506:	d903      	bls.n	8011510 <prvAddNewTaskToReadyList+0x74>
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801150c:	4a18      	ldr	r2, [pc, #96]	@ (8011570 <prvAddNewTaskToReadyList+0xd4>)
 801150e:	6013      	str	r3, [r2, #0]
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011514:	4613      	mov	r3, r2
 8011516:	009b      	lsls	r3, r3, #2
 8011518:	4413      	add	r3, r2
 801151a:	009b      	lsls	r3, r3, #2
 801151c:	4a15      	ldr	r2, [pc, #84]	@ (8011574 <prvAddNewTaskToReadyList+0xd8>)
 801151e:	441a      	add	r2, r3
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	3304      	adds	r3, #4
 8011524:	4619      	mov	r1, r3
 8011526:	4610      	mov	r0, r2
 8011528:	f7fe fcff 	bl	800ff2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801152c:	f001 fed6 	bl	80132dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011530:	4b0d      	ldr	r3, [pc, #52]	@ (8011568 <prvAddNewTaskToReadyList+0xcc>)
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d00e      	beq.n	8011556 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011538:	4b0a      	ldr	r3, [pc, #40]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011542:	429a      	cmp	r2, r3
 8011544:	d207      	bcs.n	8011556 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011546:	4b0c      	ldr	r3, [pc, #48]	@ (8011578 <prvAddNewTaskToReadyList+0xdc>)
 8011548:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801154c:	601a      	str	r2, [r3, #0]
 801154e:	f3bf 8f4f 	dsb	sy
 8011552:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011556:	bf00      	nop
 8011558:	3708      	adds	r7, #8
 801155a:	46bd      	mov	sp, r7
 801155c:	bd80      	pop	{r7, pc}
 801155e:	bf00      	nop
 8011560:	20007218 	.word	0x20007218
 8011564:	20006d44 	.word	0x20006d44
 8011568:	20007224 	.word	0x20007224
 801156c:	20007234 	.word	0x20007234
 8011570:	20007220 	.word	0x20007220
 8011574:	20006d48 	.word	0x20006d48
 8011578:	e000ed04 	.word	0xe000ed04

0801157c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 801157c:	b580      	push	{r7, lr}
 801157e:	b084      	sub	sp, #16
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8011584:	f001 fe78 	bl	8013278 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d102      	bne.n	8011594 <vTaskDelete+0x18>
 801158e:	4b2d      	ldr	r3, [pc, #180]	@ (8011644 <vTaskDelete+0xc8>)
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	e000      	b.n	8011596 <vTaskDelete+0x1a>
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	3304      	adds	r3, #4
 801159c:	4618      	mov	r0, r3
 801159e:	f7fe fd21 	bl	800ffe4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d004      	beq.n	80115b4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	3318      	adds	r3, #24
 80115ae:	4618      	mov	r0, r3
 80115b0:	f7fe fd18 	bl	800ffe4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80115b4:	4b24      	ldr	r3, [pc, #144]	@ (8011648 <vTaskDelete+0xcc>)
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	3301      	adds	r3, #1
 80115ba:	4a23      	ldr	r2, [pc, #140]	@ (8011648 <vTaskDelete+0xcc>)
 80115bc:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80115be:	4b21      	ldr	r3, [pc, #132]	@ (8011644 <vTaskDelete+0xc8>)
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	68fa      	ldr	r2, [r7, #12]
 80115c4:	429a      	cmp	r2, r3
 80115c6:	d10b      	bne.n	80115e0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	3304      	adds	r3, #4
 80115cc:	4619      	mov	r1, r3
 80115ce:	481f      	ldr	r0, [pc, #124]	@ (801164c <vTaskDelete+0xd0>)
 80115d0:	f7fe fcab 	bl	800ff2a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80115d4:	4b1e      	ldr	r3, [pc, #120]	@ (8011650 <vTaskDelete+0xd4>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	3301      	adds	r3, #1
 80115da:	4a1d      	ldr	r2, [pc, #116]	@ (8011650 <vTaskDelete+0xd4>)
 80115dc:	6013      	str	r3, [r2, #0]
 80115de:	e009      	b.n	80115f4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80115e0:	4b1c      	ldr	r3, [pc, #112]	@ (8011654 <vTaskDelete+0xd8>)
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	3b01      	subs	r3, #1
 80115e6:	4a1b      	ldr	r2, [pc, #108]	@ (8011654 <vTaskDelete+0xd8>)
 80115e8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80115ea:	68f8      	ldr	r0, [r7, #12]
 80115ec:	f000 fd32 	bl	8012054 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80115f0:	f000 fd66 	bl	80120c0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80115f4:	f001 fe72 	bl	80132dc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80115f8:	4b17      	ldr	r3, [pc, #92]	@ (8011658 <vTaskDelete+0xdc>)
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d01c      	beq.n	801163a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8011600:	4b10      	ldr	r3, [pc, #64]	@ (8011644 <vTaskDelete+0xc8>)
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	68fa      	ldr	r2, [r7, #12]
 8011606:	429a      	cmp	r2, r3
 8011608:	d117      	bne.n	801163a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 801160a:	4b14      	ldr	r3, [pc, #80]	@ (801165c <vTaskDelete+0xe0>)
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	2b00      	cmp	r3, #0
 8011610:	d00b      	beq.n	801162a <vTaskDelete+0xae>
	__asm volatile
 8011612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011616:	f383 8811 	msr	BASEPRI, r3
 801161a:	f3bf 8f6f 	isb	sy
 801161e:	f3bf 8f4f 	dsb	sy
 8011622:	60bb      	str	r3, [r7, #8]
}
 8011624:	bf00      	nop
 8011626:	bf00      	nop
 8011628:	e7fd      	b.n	8011626 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 801162a:	4b0d      	ldr	r3, [pc, #52]	@ (8011660 <vTaskDelete+0xe4>)
 801162c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011630:	601a      	str	r2, [r3, #0]
 8011632:	f3bf 8f4f 	dsb	sy
 8011636:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801163a:	bf00      	nop
 801163c:	3710      	adds	r7, #16
 801163e:	46bd      	mov	sp, r7
 8011640:	bd80      	pop	{r7, pc}
 8011642:	bf00      	nop
 8011644:	20006d44 	.word	0x20006d44
 8011648:	20007234 	.word	0x20007234
 801164c:	200071ec 	.word	0x200071ec
 8011650:	20007200 	.word	0x20007200
 8011654:	20007218 	.word	0x20007218
 8011658:	20007224 	.word	0x20007224
 801165c:	20007240 	.word	0x20007240
 8011660:	e000ed04 	.word	0xe000ed04

08011664 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011664:	b580      	push	{r7, lr}
 8011666:	b084      	sub	sp, #16
 8011668:	af00      	add	r7, sp, #0
 801166a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801166c:	2300      	movs	r3, #0
 801166e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	2b00      	cmp	r3, #0
 8011674:	d018      	beq.n	80116a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011676:	4b14      	ldr	r3, [pc, #80]	@ (80116c8 <vTaskDelay+0x64>)
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	2b00      	cmp	r3, #0
 801167c:	d00b      	beq.n	8011696 <vTaskDelay+0x32>
	__asm volatile
 801167e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011682:	f383 8811 	msr	BASEPRI, r3
 8011686:	f3bf 8f6f 	isb	sy
 801168a:	f3bf 8f4f 	dsb	sy
 801168e:	60bb      	str	r3, [r7, #8]
}
 8011690:	bf00      	nop
 8011692:	bf00      	nop
 8011694:	e7fd      	b.n	8011692 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011696:	f000 f88b 	bl	80117b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801169a:	2100      	movs	r1, #0
 801169c:	6878      	ldr	r0, [r7, #4]
 801169e:	f001 f8ed 	bl	801287c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80116a2:	f000 f893 	bl	80117cc <xTaskResumeAll>
 80116a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d107      	bne.n	80116be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80116ae:	4b07      	ldr	r3, [pc, #28]	@ (80116cc <vTaskDelay+0x68>)
 80116b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116b4:	601a      	str	r2, [r3, #0]
 80116b6:	f3bf 8f4f 	dsb	sy
 80116ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80116be:	bf00      	nop
 80116c0:	3710      	adds	r7, #16
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd80      	pop	{r7, pc}
 80116c6:	bf00      	nop
 80116c8:	20007240 	.word	0x20007240
 80116cc:	e000ed04 	.word	0xe000ed04

080116d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b08a      	sub	sp, #40	@ 0x28
 80116d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80116d6:	2300      	movs	r3, #0
 80116d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80116da:	2300      	movs	r3, #0
 80116dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80116de:	463a      	mov	r2, r7
 80116e0:	1d39      	adds	r1, r7, #4
 80116e2:	f107 0308 	add.w	r3, r7, #8
 80116e6:	4618      	mov	r0, r3
 80116e8:	f7fe f9c8 	bl	800fa7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80116ec:	6839      	ldr	r1, [r7, #0]
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	68ba      	ldr	r2, [r7, #8]
 80116f2:	9202      	str	r2, [sp, #8]
 80116f4:	9301      	str	r3, [sp, #4]
 80116f6:	2300      	movs	r3, #0
 80116f8:	9300      	str	r3, [sp, #0]
 80116fa:	2300      	movs	r3, #0
 80116fc:	460a      	mov	r2, r1
 80116fe:	4924      	ldr	r1, [pc, #144]	@ (8011790 <vTaskStartScheduler+0xc0>)
 8011700:	4824      	ldr	r0, [pc, #144]	@ (8011794 <vTaskStartScheduler+0xc4>)
 8011702:	f7ff fd7d 	bl	8011200 <xTaskCreateStatic>
 8011706:	4603      	mov	r3, r0
 8011708:	4a23      	ldr	r2, [pc, #140]	@ (8011798 <vTaskStartScheduler+0xc8>)
 801170a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801170c:	4b22      	ldr	r3, [pc, #136]	@ (8011798 <vTaskStartScheduler+0xc8>)
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	2b00      	cmp	r3, #0
 8011712:	d002      	beq.n	801171a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011714:	2301      	movs	r3, #1
 8011716:	617b      	str	r3, [r7, #20]
 8011718:	e001      	b.n	801171e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801171a:	2300      	movs	r3, #0
 801171c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801171e:	697b      	ldr	r3, [r7, #20]
 8011720:	2b01      	cmp	r3, #1
 8011722:	d102      	bne.n	801172a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011724:	f001 f8fe 	bl	8012924 <xTimerCreateTimerTask>
 8011728:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801172a:	697b      	ldr	r3, [r7, #20]
 801172c:	2b01      	cmp	r3, #1
 801172e:	d11b      	bne.n	8011768 <vTaskStartScheduler+0x98>
	__asm volatile
 8011730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011734:	f383 8811 	msr	BASEPRI, r3
 8011738:	f3bf 8f6f 	isb	sy
 801173c:	f3bf 8f4f 	dsb	sy
 8011740:	613b      	str	r3, [r7, #16]
}
 8011742:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011744:	4b15      	ldr	r3, [pc, #84]	@ (801179c <vTaskStartScheduler+0xcc>)
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	3354      	adds	r3, #84	@ 0x54
 801174a:	4a15      	ldr	r2, [pc, #84]	@ (80117a0 <vTaskStartScheduler+0xd0>)
 801174c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801174e:	4b15      	ldr	r3, [pc, #84]	@ (80117a4 <vTaskStartScheduler+0xd4>)
 8011750:	f04f 32ff 	mov.w	r2, #4294967295
 8011754:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011756:	4b14      	ldr	r3, [pc, #80]	@ (80117a8 <vTaskStartScheduler+0xd8>)
 8011758:	2201      	movs	r2, #1
 801175a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801175c:	4b13      	ldr	r3, [pc, #76]	@ (80117ac <vTaskStartScheduler+0xdc>)
 801175e:	2200      	movs	r2, #0
 8011760:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011762:	f001 fce5 	bl	8013130 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011766:	e00f      	b.n	8011788 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011768:	697b      	ldr	r3, [r7, #20]
 801176a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801176e:	d10b      	bne.n	8011788 <vTaskStartScheduler+0xb8>
	__asm volatile
 8011770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011774:	f383 8811 	msr	BASEPRI, r3
 8011778:	f3bf 8f6f 	isb	sy
 801177c:	f3bf 8f4f 	dsb	sy
 8011780:	60fb      	str	r3, [r7, #12]
}
 8011782:	bf00      	nop
 8011784:	bf00      	nop
 8011786:	e7fd      	b.n	8011784 <vTaskStartScheduler+0xb4>
}
 8011788:	bf00      	nop
 801178a:	3718      	adds	r7, #24
 801178c:	46bd      	mov	sp, r7
 801178e:	bd80      	pop	{r7, pc}
 8011790:	0801fa10 	.word	0x0801fa10
 8011794:	08011f49 	.word	0x08011f49
 8011798:	2000723c 	.word	0x2000723c
 801179c:	20006d44 	.word	0x20006d44
 80117a0:	20000044 	.word	0x20000044
 80117a4:	20007238 	.word	0x20007238
 80117a8:	20007224 	.word	0x20007224
 80117ac:	2000721c 	.word	0x2000721c

080117b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80117b0:	b480      	push	{r7}
 80117b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80117b4:	4b04      	ldr	r3, [pc, #16]	@ (80117c8 <vTaskSuspendAll+0x18>)
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	3301      	adds	r3, #1
 80117ba:	4a03      	ldr	r2, [pc, #12]	@ (80117c8 <vTaskSuspendAll+0x18>)
 80117bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80117be:	bf00      	nop
 80117c0:	46bd      	mov	sp, r7
 80117c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c6:	4770      	bx	lr
 80117c8:	20007240 	.word	0x20007240

080117cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80117cc:	b580      	push	{r7, lr}
 80117ce:	b084      	sub	sp, #16
 80117d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80117d2:	2300      	movs	r3, #0
 80117d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80117d6:	2300      	movs	r3, #0
 80117d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80117da:	4b42      	ldr	r3, [pc, #264]	@ (80118e4 <xTaskResumeAll+0x118>)
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d10b      	bne.n	80117fa <xTaskResumeAll+0x2e>
	__asm volatile
 80117e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117e6:	f383 8811 	msr	BASEPRI, r3
 80117ea:	f3bf 8f6f 	isb	sy
 80117ee:	f3bf 8f4f 	dsb	sy
 80117f2:	603b      	str	r3, [r7, #0]
}
 80117f4:	bf00      	nop
 80117f6:	bf00      	nop
 80117f8:	e7fd      	b.n	80117f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80117fa:	f001 fd3d 	bl	8013278 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80117fe:	4b39      	ldr	r3, [pc, #228]	@ (80118e4 <xTaskResumeAll+0x118>)
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	3b01      	subs	r3, #1
 8011804:	4a37      	ldr	r2, [pc, #220]	@ (80118e4 <xTaskResumeAll+0x118>)
 8011806:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011808:	4b36      	ldr	r3, [pc, #216]	@ (80118e4 <xTaskResumeAll+0x118>)
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d162      	bne.n	80118d6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011810:	4b35      	ldr	r3, [pc, #212]	@ (80118e8 <xTaskResumeAll+0x11c>)
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	2b00      	cmp	r3, #0
 8011816:	d05e      	beq.n	80118d6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011818:	e02f      	b.n	801187a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801181a:	4b34      	ldr	r3, [pc, #208]	@ (80118ec <xTaskResumeAll+0x120>)
 801181c:	68db      	ldr	r3, [r3, #12]
 801181e:	68db      	ldr	r3, [r3, #12]
 8011820:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	3318      	adds	r3, #24
 8011826:	4618      	mov	r0, r3
 8011828:	f7fe fbdc 	bl	800ffe4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	3304      	adds	r3, #4
 8011830:	4618      	mov	r0, r3
 8011832:	f7fe fbd7 	bl	800ffe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801183a:	4b2d      	ldr	r3, [pc, #180]	@ (80118f0 <xTaskResumeAll+0x124>)
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	429a      	cmp	r2, r3
 8011840:	d903      	bls.n	801184a <xTaskResumeAll+0x7e>
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011846:	4a2a      	ldr	r2, [pc, #168]	@ (80118f0 <xTaskResumeAll+0x124>)
 8011848:	6013      	str	r3, [r2, #0]
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801184e:	4613      	mov	r3, r2
 8011850:	009b      	lsls	r3, r3, #2
 8011852:	4413      	add	r3, r2
 8011854:	009b      	lsls	r3, r3, #2
 8011856:	4a27      	ldr	r2, [pc, #156]	@ (80118f4 <xTaskResumeAll+0x128>)
 8011858:	441a      	add	r2, r3
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	3304      	adds	r3, #4
 801185e:	4619      	mov	r1, r3
 8011860:	4610      	mov	r0, r2
 8011862:	f7fe fb62 	bl	800ff2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801186a:	4b23      	ldr	r3, [pc, #140]	@ (80118f8 <xTaskResumeAll+0x12c>)
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011870:	429a      	cmp	r2, r3
 8011872:	d302      	bcc.n	801187a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8011874:	4b21      	ldr	r3, [pc, #132]	@ (80118fc <xTaskResumeAll+0x130>)
 8011876:	2201      	movs	r2, #1
 8011878:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801187a:	4b1c      	ldr	r3, [pc, #112]	@ (80118ec <xTaskResumeAll+0x120>)
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d1cb      	bne.n	801181a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d001      	beq.n	801188c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011888:	f000 fc1a 	bl	80120c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801188c:	4b1c      	ldr	r3, [pc, #112]	@ (8011900 <xTaskResumeAll+0x134>)
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d010      	beq.n	80118ba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011898:	f000 f858 	bl	801194c <xTaskIncrementTick>
 801189c:	4603      	mov	r3, r0
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d002      	beq.n	80118a8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80118a2:	4b16      	ldr	r3, [pc, #88]	@ (80118fc <xTaskResumeAll+0x130>)
 80118a4:	2201      	movs	r2, #1
 80118a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	3b01      	subs	r3, #1
 80118ac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d1f1      	bne.n	8011898 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80118b4:	4b12      	ldr	r3, [pc, #72]	@ (8011900 <xTaskResumeAll+0x134>)
 80118b6:	2200      	movs	r2, #0
 80118b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80118ba:	4b10      	ldr	r3, [pc, #64]	@ (80118fc <xTaskResumeAll+0x130>)
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d009      	beq.n	80118d6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80118c2:	2301      	movs	r3, #1
 80118c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80118c6:	4b0f      	ldr	r3, [pc, #60]	@ (8011904 <xTaskResumeAll+0x138>)
 80118c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80118cc:	601a      	str	r2, [r3, #0]
 80118ce:	f3bf 8f4f 	dsb	sy
 80118d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80118d6:	f001 fd01 	bl	80132dc <vPortExitCritical>

	return xAlreadyYielded;
 80118da:	68bb      	ldr	r3, [r7, #8]
}
 80118dc:	4618      	mov	r0, r3
 80118de:	3710      	adds	r7, #16
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}
 80118e4:	20007240 	.word	0x20007240
 80118e8:	20007218 	.word	0x20007218
 80118ec:	200071d8 	.word	0x200071d8
 80118f0:	20007220 	.word	0x20007220
 80118f4:	20006d48 	.word	0x20006d48
 80118f8:	20006d44 	.word	0x20006d44
 80118fc:	2000722c 	.word	0x2000722c
 8011900:	20007228 	.word	0x20007228
 8011904:	e000ed04 	.word	0xe000ed04

08011908 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011908:	b480      	push	{r7}
 801190a:	b083      	sub	sp, #12
 801190c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801190e:	4b05      	ldr	r3, [pc, #20]	@ (8011924 <xTaskGetTickCount+0x1c>)
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011914:	687b      	ldr	r3, [r7, #4]
}
 8011916:	4618      	mov	r0, r3
 8011918:	370c      	adds	r7, #12
 801191a:	46bd      	mov	sp, r7
 801191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011920:	4770      	bx	lr
 8011922:	bf00      	nop
 8011924:	2000721c 	.word	0x2000721c

08011928 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b082      	sub	sp, #8
 801192c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801192e:	f001 fd83 	bl	8013438 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011932:	2300      	movs	r3, #0
 8011934:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011936:	4b04      	ldr	r3, [pc, #16]	@ (8011948 <xTaskGetTickCountFromISR+0x20>)
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801193c:	683b      	ldr	r3, [r7, #0]
}
 801193e:	4618      	mov	r0, r3
 8011940:	3708      	adds	r7, #8
 8011942:	46bd      	mov	sp, r7
 8011944:	bd80      	pop	{r7, pc}
 8011946:	bf00      	nop
 8011948:	2000721c 	.word	0x2000721c

0801194c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801194c:	b580      	push	{r7, lr}
 801194e:	b086      	sub	sp, #24
 8011950:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011952:	2300      	movs	r3, #0
 8011954:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011956:	4b4f      	ldr	r3, [pc, #316]	@ (8011a94 <xTaskIncrementTick+0x148>)
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	2b00      	cmp	r3, #0
 801195c:	f040 8090 	bne.w	8011a80 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011960:	4b4d      	ldr	r3, [pc, #308]	@ (8011a98 <xTaskIncrementTick+0x14c>)
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	3301      	adds	r3, #1
 8011966:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011968:	4a4b      	ldr	r2, [pc, #300]	@ (8011a98 <xTaskIncrementTick+0x14c>)
 801196a:	693b      	ldr	r3, [r7, #16]
 801196c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801196e:	693b      	ldr	r3, [r7, #16]
 8011970:	2b00      	cmp	r3, #0
 8011972:	d121      	bne.n	80119b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011974:	4b49      	ldr	r3, [pc, #292]	@ (8011a9c <xTaskIncrementTick+0x150>)
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d00b      	beq.n	8011996 <xTaskIncrementTick+0x4a>
	__asm volatile
 801197e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011982:	f383 8811 	msr	BASEPRI, r3
 8011986:	f3bf 8f6f 	isb	sy
 801198a:	f3bf 8f4f 	dsb	sy
 801198e:	603b      	str	r3, [r7, #0]
}
 8011990:	bf00      	nop
 8011992:	bf00      	nop
 8011994:	e7fd      	b.n	8011992 <xTaskIncrementTick+0x46>
 8011996:	4b41      	ldr	r3, [pc, #260]	@ (8011a9c <xTaskIncrementTick+0x150>)
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	60fb      	str	r3, [r7, #12]
 801199c:	4b40      	ldr	r3, [pc, #256]	@ (8011aa0 <xTaskIncrementTick+0x154>)
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	4a3e      	ldr	r2, [pc, #248]	@ (8011a9c <xTaskIncrementTick+0x150>)
 80119a2:	6013      	str	r3, [r2, #0]
 80119a4:	4a3e      	ldr	r2, [pc, #248]	@ (8011aa0 <xTaskIncrementTick+0x154>)
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	6013      	str	r3, [r2, #0]
 80119aa:	4b3e      	ldr	r3, [pc, #248]	@ (8011aa4 <xTaskIncrementTick+0x158>)
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	3301      	adds	r3, #1
 80119b0:	4a3c      	ldr	r2, [pc, #240]	@ (8011aa4 <xTaskIncrementTick+0x158>)
 80119b2:	6013      	str	r3, [r2, #0]
 80119b4:	f000 fb84 	bl	80120c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80119b8:	4b3b      	ldr	r3, [pc, #236]	@ (8011aa8 <xTaskIncrementTick+0x15c>)
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	693a      	ldr	r2, [r7, #16]
 80119be:	429a      	cmp	r2, r3
 80119c0:	d349      	bcc.n	8011a56 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80119c2:	4b36      	ldr	r3, [pc, #216]	@ (8011a9c <xTaskIncrementTick+0x150>)
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d104      	bne.n	80119d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80119cc:	4b36      	ldr	r3, [pc, #216]	@ (8011aa8 <xTaskIncrementTick+0x15c>)
 80119ce:	f04f 32ff 	mov.w	r2, #4294967295
 80119d2:	601a      	str	r2, [r3, #0]
					break;
 80119d4:	e03f      	b.n	8011a56 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80119d6:	4b31      	ldr	r3, [pc, #196]	@ (8011a9c <xTaskIncrementTick+0x150>)
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	68db      	ldr	r3, [r3, #12]
 80119dc:	68db      	ldr	r3, [r3, #12]
 80119de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80119e0:	68bb      	ldr	r3, [r7, #8]
 80119e2:	685b      	ldr	r3, [r3, #4]
 80119e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80119e6:	693a      	ldr	r2, [r7, #16]
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	429a      	cmp	r2, r3
 80119ec:	d203      	bcs.n	80119f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80119ee:	4a2e      	ldr	r2, [pc, #184]	@ (8011aa8 <xTaskIncrementTick+0x15c>)
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80119f4:	e02f      	b.n	8011a56 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	3304      	adds	r3, #4
 80119fa:	4618      	mov	r0, r3
 80119fc:	f7fe faf2 	bl	800ffe4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011a00:	68bb      	ldr	r3, [r7, #8]
 8011a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d004      	beq.n	8011a12 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011a08:	68bb      	ldr	r3, [r7, #8]
 8011a0a:	3318      	adds	r3, #24
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	f7fe fae9 	bl	800ffe4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011a12:	68bb      	ldr	r3, [r7, #8]
 8011a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a16:	4b25      	ldr	r3, [pc, #148]	@ (8011aac <xTaskIncrementTick+0x160>)
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	429a      	cmp	r2, r3
 8011a1c:	d903      	bls.n	8011a26 <xTaskIncrementTick+0xda>
 8011a1e:	68bb      	ldr	r3, [r7, #8]
 8011a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a22:	4a22      	ldr	r2, [pc, #136]	@ (8011aac <xTaskIncrementTick+0x160>)
 8011a24:	6013      	str	r3, [r2, #0]
 8011a26:	68bb      	ldr	r3, [r7, #8]
 8011a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a2a:	4613      	mov	r3, r2
 8011a2c:	009b      	lsls	r3, r3, #2
 8011a2e:	4413      	add	r3, r2
 8011a30:	009b      	lsls	r3, r3, #2
 8011a32:	4a1f      	ldr	r2, [pc, #124]	@ (8011ab0 <xTaskIncrementTick+0x164>)
 8011a34:	441a      	add	r2, r3
 8011a36:	68bb      	ldr	r3, [r7, #8]
 8011a38:	3304      	adds	r3, #4
 8011a3a:	4619      	mov	r1, r3
 8011a3c:	4610      	mov	r0, r2
 8011a3e:	f7fe fa74 	bl	800ff2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011a42:	68bb      	ldr	r3, [r7, #8]
 8011a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a46:	4b1b      	ldr	r3, [pc, #108]	@ (8011ab4 <xTaskIncrementTick+0x168>)
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a4c:	429a      	cmp	r2, r3
 8011a4e:	d3b8      	bcc.n	80119c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011a50:	2301      	movs	r3, #1
 8011a52:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011a54:	e7b5      	b.n	80119c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011a56:	4b17      	ldr	r3, [pc, #92]	@ (8011ab4 <xTaskIncrementTick+0x168>)
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a5c:	4914      	ldr	r1, [pc, #80]	@ (8011ab0 <xTaskIncrementTick+0x164>)
 8011a5e:	4613      	mov	r3, r2
 8011a60:	009b      	lsls	r3, r3, #2
 8011a62:	4413      	add	r3, r2
 8011a64:	009b      	lsls	r3, r3, #2
 8011a66:	440b      	add	r3, r1
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	2b01      	cmp	r3, #1
 8011a6c:	d901      	bls.n	8011a72 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011a6e:	2301      	movs	r3, #1
 8011a70:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011a72:	4b11      	ldr	r3, [pc, #68]	@ (8011ab8 <xTaskIncrementTick+0x16c>)
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d007      	beq.n	8011a8a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	617b      	str	r3, [r7, #20]
 8011a7e:	e004      	b.n	8011a8a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011a80:	4b0e      	ldr	r3, [pc, #56]	@ (8011abc <xTaskIncrementTick+0x170>)
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	3301      	adds	r3, #1
 8011a86:	4a0d      	ldr	r2, [pc, #52]	@ (8011abc <xTaskIncrementTick+0x170>)
 8011a88:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011a8a:	697b      	ldr	r3, [r7, #20]
}
 8011a8c:	4618      	mov	r0, r3
 8011a8e:	3718      	adds	r7, #24
 8011a90:	46bd      	mov	sp, r7
 8011a92:	bd80      	pop	{r7, pc}
 8011a94:	20007240 	.word	0x20007240
 8011a98:	2000721c 	.word	0x2000721c
 8011a9c:	200071d0 	.word	0x200071d0
 8011aa0:	200071d4 	.word	0x200071d4
 8011aa4:	20007230 	.word	0x20007230
 8011aa8:	20007238 	.word	0x20007238
 8011aac:	20007220 	.word	0x20007220
 8011ab0:	20006d48 	.word	0x20006d48
 8011ab4:	20006d44 	.word	0x20006d44
 8011ab8:	2000722c 	.word	0x2000722c
 8011abc:	20007228 	.word	0x20007228

08011ac0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011ac0:	b480      	push	{r7}
 8011ac2:	b085      	sub	sp, #20
 8011ac4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8011b74 <vTaskSwitchContext+0xb4>)
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d003      	beq.n	8011ad6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011ace:	4b2a      	ldr	r3, [pc, #168]	@ (8011b78 <vTaskSwitchContext+0xb8>)
 8011ad0:	2201      	movs	r2, #1
 8011ad2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011ad4:	e047      	b.n	8011b66 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8011ad6:	4b28      	ldr	r3, [pc, #160]	@ (8011b78 <vTaskSwitchContext+0xb8>)
 8011ad8:	2200      	movs	r2, #0
 8011ada:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011adc:	4b27      	ldr	r3, [pc, #156]	@ (8011b7c <vTaskSwitchContext+0xbc>)
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	60fb      	str	r3, [r7, #12]
 8011ae2:	e011      	b.n	8011b08 <vTaskSwitchContext+0x48>
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d10b      	bne.n	8011b02 <vTaskSwitchContext+0x42>
	__asm volatile
 8011aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aee:	f383 8811 	msr	BASEPRI, r3
 8011af2:	f3bf 8f6f 	isb	sy
 8011af6:	f3bf 8f4f 	dsb	sy
 8011afa:	607b      	str	r3, [r7, #4]
}
 8011afc:	bf00      	nop
 8011afe:	bf00      	nop
 8011b00:	e7fd      	b.n	8011afe <vTaskSwitchContext+0x3e>
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	3b01      	subs	r3, #1
 8011b06:	60fb      	str	r3, [r7, #12]
 8011b08:	491d      	ldr	r1, [pc, #116]	@ (8011b80 <vTaskSwitchContext+0xc0>)
 8011b0a:	68fa      	ldr	r2, [r7, #12]
 8011b0c:	4613      	mov	r3, r2
 8011b0e:	009b      	lsls	r3, r3, #2
 8011b10:	4413      	add	r3, r2
 8011b12:	009b      	lsls	r3, r3, #2
 8011b14:	440b      	add	r3, r1
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d0e3      	beq.n	8011ae4 <vTaskSwitchContext+0x24>
 8011b1c:	68fa      	ldr	r2, [r7, #12]
 8011b1e:	4613      	mov	r3, r2
 8011b20:	009b      	lsls	r3, r3, #2
 8011b22:	4413      	add	r3, r2
 8011b24:	009b      	lsls	r3, r3, #2
 8011b26:	4a16      	ldr	r2, [pc, #88]	@ (8011b80 <vTaskSwitchContext+0xc0>)
 8011b28:	4413      	add	r3, r2
 8011b2a:	60bb      	str	r3, [r7, #8]
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	685b      	ldr	r3, [r3, #4]
 8011b30:	685a      	ldr	r2, [r3, #4]
 8011b32:	68bb      	ldr	r3, [r7, #8]
 8011b34:	605a      	str	r2, [r3, #4]
 8011b36:	68bb      	ldr	r3, [r7, #8]
 8011b38:	685a      	ldr	r2, [r3, #4]
 8011b3a:	68bb      	ldr	r3, [r7, #8]
 8011b3c:	3308      	adds	r3, #8
 8011b3e:	429a      	cmp	r2, r3
 8011b40:	d104      	bne.n	8011b4c <vTaskSwitchContext+0x8c>
 8011b42:	68bb      	ldr	r3, [r7, #8]
 8011b44:	685b      	ldr	r3, [r3, #4]
 8011b46:	685a      	ldr	r2, [r3, #4]
 8011b48:	68bb      	ldr	r3, [r7, #8]
 8011b4a:	605a      	str	r2, [r3, #4]
 8011b4c:	68bb      	ldr	r3, [r7, #8]
 8011b4e:	685b      	ldr	r3, [r3, #4]
 8011b50:	68db      	ldr	r3, [r3, #12]
 8011b52:	4a0c      	ldr	r2, [pc, #48]	@ (8011b84 <vTaskSwitchContext+0xc4>)
 8011b54:	6013      	str	r3, [r2, #0]
 8011b56:	4a09      	ldr	r2, [pc, #36]	@ (8011b7c <vTaskSwitchContext+0xbc>)
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011b5c:	4b09      	ldr	r3, [pc, #36]	@ (8011b84 <vTaskSwitchContext+0xc4>)
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	3354      	adds	r3, #84	@ 0x54
 8011b62:	4a09      	ldr	r2, [pc, #36]	@ (8011b88 <vTaskSwitchContext+0xc8>)
 8011b64:	6013      	str	r3, [r2, #0]
}
 8011b66:	bf00      	nop
 8011b68:	3714      	adds	r7, #20
 8011b6a:	46bd      	mov	sp, r7
 8011b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b70:	4770      	bx	lr
 8011b72:	bf00      	nop
 8011b74:	20007240 	.word	0x20007240
 8011b78:	2000722c 	.word	0x2000722c
 8011b7c:	20007220 	.word	0x20007220
 8011b80:	20006d48 	.word	0x20006d48
 8011b84:	20006d44 	.word	0x20006d44
 8011b88:	20000044 	.word	0x20000044

08011b8c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011b8c:	b580      	push	{r7, lr}
 8011b8e:	b084      	sub	sp, #16
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
 8011b94:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d10b      	bne.n	8011bb4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ba0:	f383 8811 	msr	BASEPRI, r3
 8011ba4:	f3bf 8f6f 	isb	sy
 8011ba8:	f3bf 8f4f 	dsb	sy
 8011bac:	60fb      	str	r3, [r7, #12]
}
 8011bae:	bf00      	nop
 8011bb0:	bf00      	nop
 8011bb2:	e7fd      	b.n	8011bb0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011bb4:	4b07      	ldr	r3, [pc, #28]	@ (8011bd4 <vTaskPlaceOnEventList+0x48>)
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	3318      	adds	r3, #24
 8011bba:	4619      	mov	r1, r3
 8011bbc:	6878      	ldr	r0, [r7, #4]
 8011bbe:	f7fe f9d8 	bl	800ff72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011bc2:	2101      	movs	r1, #1
 8011bc4:	6838      	ldr	r0, [r7, #0]
 8011bc6:	f000 fe59 	bl	801287c <prvAddCurrentTaskToDelayedList>
}
 8011bca:	bf00      	nop
 8011bcc:	3710      	adds	r7, #16
 8011bce:	46bd      	mov	sp, r7
 8011bd0:	bd80      	pop	{r7, pc}
 8011bd2:	bf00      	nop
 8011bd4:	20006d44 	.word	0x20006d44

08011bd8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b086      	sub	sp, #24
 8011bdc:	af00      	add	r7, sp, #0
 8011bde:	60f8      	str	r0, [r7, #12]
 8011be0:	60b9      	str	r1, [r7, #8]
 8011be2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d10b      	bne.n	8011c02 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8011bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bee:	f383 8811 	msr	BASEPRI, r3
 8011bf2:	f3bf 8f6f 	isb	sy
 8011bf6:	f3bf 8f4f 	dsb	sy
 8011bfa:	617b      	str	r3, [r7, #20]
}
 8011bfc:	bf00      	nop
 8011bfe:	bf00      	nop
 8011c00:	e7fd      	b.n	8011bfe <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8011c02:	4b12      	ldr	r3, [pc, #72]	@ (8011c4c <vTaskPlaceOnUnorderedEventList+0x74>)
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d10b      	bne.n	8011c22 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8011c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c0e:	f383 8811 	msr	BASEPRI, r3
 8011c12:	f3bf 8f6f 	isb	sy
 8011c16:	f3bf 8f4f 	dsb	sy
 8011c1a:	613b      	str	r3, [r7, #16]
}
 8011c1c:	bf00      	nop
 8011c1e:	bf00      	nop
 8011c20:	e7fd      	b.n	8011c1e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8011c22:	4b0b      	ldr	r3, [pc, #44]	@ (8011c50 <vTaskPlaceOnUnorderedEventList+0x78>)
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	68ba      	ldr	r2, [r7, #8]
 8011c28:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8011c2c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011c2e:	4b08      	ldr	r3, [pc, #32]	@ (8011c50 <vTaskPlaceOnUnorderedEventList+0x78>)
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	3318      	adds	r3, #24
 8011c34:	4619      	mov	r1, r3
 8011c36:	68f8      	ldr	r0, [r7, #12]
 8011c38:	f7fe f977 	bl	800ff2a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011c3c:	2101      	movs	r1, #1
 8011c3e:	6878      	ldr	r0, [r7, #4]
 8011c40:	f000 fe1c 	bl	801287c <prvAddCurrentTaskToDelayedList>
}
 8011c44:	bf00      	nop
 8011c46:	3718      	adds	r7, #24
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	bd80      	pop	{r7, pc}
 8011c4c:	20007240 	.word	0x20007240
 8011c50:	20006d44 	.word	0x20006d44

08011c54 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b086      	sub	sp, #24
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	60f8      	str	r0, [r7, #12]
 8011c5c:	60b9      	str	r1, [r7, #8]
 8011c5e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d10b      	bne.n	8011c7e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c6a:	f383 8811 	msr	BASEPRI, r3
 8011c6e:	f3bf 8f6f 	isb	sy
 8011c72:	f3bf 8f4f 	dsb	sy
 8011c76:	617b      	str	r3, [r7, #20]
}
 8011c78:	bf00      	nop
 8011c7a:	bf00      	nop
 8011c7c:	e7fd      	b.n	8011c7a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8011ca8 <vTaskPlaceOnEventListRestricted+0x54>)
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	3318      	adds	r3, #24
 8011c84:	4619      	mov	r1, r3
 8011c86:	68f8      	ldr	r0, [r7, #12]
 8011c88:	f7fe f94f 	bl	800ff2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d002      	beq.n	8011c98 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011c92:	f04f 33ff 	mov.w	r3, #4294967295
 8011c96:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011c98:	6879      	ldr	r1, [r7, #4]
 8011c9a:	68b8      	ldr	r0, [r7, #8]
 8011c9c:	f000 fdee 	bl	801287c <prvAddCurrentTaskToDelayedList>
	}
 8011ca0:	bf00      	nop
 8011ca2:	3718      	adds	r7, #24
 8011ca4:	46bd      	mov	sp, r7
 8011ca6:	bd80      	pop	{r7, pc}
 8011ca8:	20006d44 	.word	0x20006d44

08011cac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b086      	sub	sp, #24
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	68db      	ldr	r3, [r3, #12]
 8011cb8:	68db      	ldr	r3, [r3, #12]
 8011cba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011cbc:	693b      	ldr	r3, [r7, #16]
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d10b      	bne.n	8011cda <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cc6:	f383 8811 	msr	BASEPRI, r3
 8011cca:	f3bf 8f6f 	isb	sy
 8011cce:	f3bf 8f4f 	dsb	sy
 8011cd2:	60fb      	str	r3, [r7, #12]
}
 8011cd4:	bf00      	nop
 8011cd6:	bf00      	nop
 8011cd8:	e7fd      	b.n	8011cd6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011cda:	693b      	ldr	r3, [r7, #16]
 8011cdc:	3318      	adds	r3, #24
 8011cde:	4618      	mov	r0, r3
 8011ce0:	f7fe f980 	bl	800ffe4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8011d5c <xTaskRemoveFromEventList+0xb0>)
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d11d      	bne.n	8011d28 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011cec:	693b      	ldr	r3, [r7, #16]
 8011cee:	3304      	adds	r3, #4
 8011cf0:	4618      	mov	r0, r3
 8011cf2:	f7fe f977 	bl	800ffe4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011cf6:	693b      	ldr	r3, [r7, #16]
 8011cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011cfa:	4b19      	ldr	r3, [pc, #100]	@ (8011d60 <xTaskRemoveFromEventList+0xb4>)
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	429a      	cmp	r2, r3
 8011d00:	d903      	bls.n	8011d0a <xTaskRemoveFromEventList+0x5e>
 8011d02:	693b      	ldr	r3, [r7, #16]
 8011d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d06:	4a16      	ldr	r2, [pc, #88]	@ (8011d60 <xTaskRemoveFromEventList+0xb4>)
 8011d08:	6013      	str	r3, [r2, #0]
 8011d0a:	693b      	ldr	r3, [r7, #16]
 8011d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d0e:	4613      	mov	r3, r2
 8011d10:	009b      	lsls	r3, r3, #2
 8011d12:	4413      	add	r3, r2
 8011d14:	009b      	lsls	r3, r3, #2
 8011d16:	4a13      	ldr	r2, [pc, #76]	@ (8011d64 <xTaskRemoveFromEventList+0xb8>)
 8011d18:	441a      	add	r2, r3
 8011d1a:	693b      	ldr	r3, [r7, #16]
 8011d1c:	3304      	adds	r3, #4
 8011d1e:	4619      	mov	r1, r3
 8011d20:	4610      	mov	r0, r2
 8011d22:	f7fe f902 	bl	800ff2a <vListInsertEnd>
 8011d26:	e005      	b.n	8011d34 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011d28:	693b      	ldr	r3, [r7, #16]
 8011d2a:	3318      	adds	r3, #24
 8011d2c:	4619      	mov	r1, r3
 8011d2e:	480e      	ldr	r0, [pc, #56]	@ (8011d68 <xTaskRemoveFromEventList+0xbc>)
 8011d30:	f7fe f8fb 	bl	800ff2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011d34:	693b      	ldr	r3, [r7, #16]
 8011d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d38:	4b0c      	ldr	r3, [pc, #48]	@ (8011d6c <xTaskRemoveFromEventList+0xc0>)
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d3e:	429a      	cmp	r2, r3
 8011d40:	d905      	bls.n	8011d4e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011d42:	2301      	movs	r3, #1
 8011d44:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011d46:	4b0a      	ldr	r3, [pc, #40]	@ (8011d70 <xTaskRemoveFromEventList+0xc4>)
 8011d48:	2201      	movs	r2, #1
 8011d4a:	601a      	str	r2, [r3, #0]
 8011d4c:	e001      	b.n	8011d52 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8011d4e:	2300      	movs	r3, #0
 8011d50:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011d52:	697b      	ldr	r3, [r7, #20]
}
 8011d54:	4618      	mov	r0, r3
 8011d56:	3718      	adds	r7, #24
 8011d58:	46bd      	mov	sp, r7
 8011d5a:	bd80      	pop	{r7, pc}
 8011d5c:	20007240 	.word	0x20007240
 8011d60:	20007220 	.word	0x20007220
 8011d64:	20006d48 	.word	0x20006d48
 8011d68:	200071d8 	.word	0x200071d8
 8011d6c:	20006d44 	.word	0x20006d44
 8011d70:	2000722c 	.word	0x2000722c

08011d74 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b086      	sub	sp, #24
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	6078      	str	r0, [r7, #4]
 8011d7c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8011d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8011e28 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d10b      	bne.n	8011d9e <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8011d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d8a:	f383 8811 	msr	BASEPRI, r3
 8011d8e:	f3bf 8f6f 	isb	sy
 8011d92:	f3bf 8f4f 	dsb	sy
 8011d96:	613b      	str	r3, [r7, #16]
}
 8011d98:	bf00      	nop
 8011d9a:	bf00      	nop
 8011d9c:	e7fd      	b.n	8011d9a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8011d9e:	683b      	ldr	r3, [r7, #0]
 8011da0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	68db      	ldr	r3, [r3, #12]
 8011dac:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8011dae:	697b      	ldr	r3, [r7, #20]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d10b      	bne.n	8011dcc <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8011db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011db8:	f383 8811 	msr	BASEPRI, r3
 8011dbc:	f3bf 8f6f 	isb	sy
 8011dc0:	f3bf 8f4f 	dsb	sy
 8011dc4:	60fb      	str	r3, [r7, #12]
}
 8011dc6:	bf00      	nop
 8011dc8:	bf00      	nop
 8011dca:	e7fd      	b.n	8011dc8 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8011dcc:	6878      	ldr	r0, [r7, #4]
 8011dce:	f7fe f909 	bl	800ffe4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	3304      	adds	r3, #4
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	f7fe f904 	bl	800ffe4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8011ddc:	697b      	ldr	r3, [r7, #20]
 8011dde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011de0:	4b12      	ldr	r3, [pc, #72]	@ (8011e2c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	429a      	cmp	r2, r3
 8011de6:	d903      	bls.n	8011df0 <vTaskRemoveFromUnorderedEventList+0x7c>
 8011de8:	697b      	ldr	r3, [r7, #20]
 8011dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dec:	4a0f      	ldr	r2, [pc, #60]	@ (8011e2c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8011dee:	6013      	str	r3, [r2, #0]
 8011df0:	697b      	ldr	r3, [r7, #20]
 8011df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011df4:	4613      	mov	r3, r2
 8011df6:	009b      	lsls	r3, r3, #2
 8011df8:	4413      	add	r3, r2
 8011dfa:	009b      	lsls	r3, r3, #2
 8011dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8011e30 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8011dfe:	441a      	add	r2, r3
 8011e00:	697b      	ldr	r3, [r7, #20]
 8011e02:	3304      	adds	r3, #4
 8011e04:	4619      	mov	r1, r3
 8011e06:	4610      	mov	r0, r2
 8011e08:	f7fe f88f 	bl	800ff2a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011e0c:	697b      	ldr	r3, [r7, #20]
 8011e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e10:	4b08      	ldr	r3, [pc, #32]	@ (8011e34 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e16:	429a      	cmp	r2, r3
 8011e18:	d902      	bls.n	8011e20 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8011e1a:	4b07      	ldr	r3, [pc, #28]	@ (8011e38 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8011e1c:	2201      	movs	r2, #1
 8011e1e:	601a      	str	r2, [r3, #0]
	}
}
 8011e20:	bf00      	nop
 8011e22:	3718      	adds	r7, #24
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}
 8011e28:	20007240 	.word	0x20007240
 8011e2c:	20007220 	.word	0x20007220
 8011e30:	20006d48 	.word	0x20006d48
 8011e34:	20006d44 	.word	0x20006d44
 8011e38:	2000722c 	.word	0x2000722c

08011e3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011e3c:	b480      	push	{r7}
 8011e3e:	b083      	sub	sp, #12
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011e44:	4b06      	ldr	r3, [pc, #24]	@ (8011e60 <vTaskInternalSetTimeOutState+0x24>)
 8011e46:	681a      	ldr	r2, [r3, #0]
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011e4c:	4b05      	ldr	r3, [pc, #20]	@ (8011e64 <vTaskInternalSetTimeOutState+0x28>)
 8011e4e:	681a      	ldr	r2, [r3, #0]
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	605a      	str	r2, [r3, #4]
}
 8011e54:	bf00      	nop
 8011e56:	370c      	adds	r7, #12
 8011e58:	46bd      	mov	sp, r7
 8011e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e5e:	4770      	bx	lr
 8011e60:	20007230 	.word	0x20007230
 8011e64:	2000721c 	.word	0x2000721c

08011e68 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b088      	sub	sp, #32
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
 8011e70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d10b      	bne.n	8011e90 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8011e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e7c:	f383 8811 	msr	BASEPRI, r3
 8011e80:	f3bf 8f6f 	isb	sy
 8011e84:	f3bf 8f4f 	dsb	sy
 8011e88:	613b      	str	r3, [r7, #16]
}
 8011e8a:	bf00      	nop
 8011e8c:	bf00      	nop
 8011e8e:	e7fd      	b.n	8011e8c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011e90:	683b      	ldr	r3, [r7, #0]
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d10b      	bne.n	8011eae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8011e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e9a:	f383 8811 	msr	BASEPRI, r3
 8011e9e:	f3bf 8f6f 	isb	sy
 8011ea2:	f3bf 8f4f 	dsb	sy
 8011ea6:	60fb      	str	r3, [r7, #12]
}
 8011ea8:	bf00      	nop
 8011eaa:	bf00      	nop
 8011eac:	e7fd      	b.n	8011eaa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011eae:	f001 f9e3 	bl	8013278 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8011f28 <xTaskCheckForTimeOut+0xc0>)
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	685b      	ldr	r3, [r3, #4]
 8011ebc:	69ba      	ldr	r2, [r7, #24]
 8011ebe:	1ad3      	subs	r3, r2, r3
 8011ec0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011ec2:	683b      	ldr	r3, [r7, #0]
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011eca:	d102      	bne.n	8011ed2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011ecc:	2300      	movs	r3, #0
 8011ece:	61fb      	str	r3, [r7, #28]
 8011ed0:	e023      	b.n	8011f1a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	681a      	ldr	r2, [r3, #0]
 8011ed6:	4b15      	ldr	r3, [pc, #84]	@ (8011f2c <xTaskCheckForTimeOut+0xc4>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	429a      	cmp	r2, r3
 8011edc:	d007      	beq.n	8011eee <xTaskCheckForTimeOut+0x86>
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	685b      	ldr	r3, [r3, #4]
 8011ee2:	69ba      	ldr	r2, [r7, #24]
 8011ee4:	429a      	cmp	r2, r3
 8011ee6:	d302      	bcc.n	8011eee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011ee8:	2301      	movs	r3, #1
 8011eea:	61fb      	str	r3, [r7, #28]
 8011eec:	e015      	b.n	8011f1a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011eee:	683b      	ldr	r3, [r7, #0]
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	697a      	ldr	r2, [r7, #20]
 8011ef4:	429a      	cmp	r2, r3
 8011ef6:	d20b      	bcs.n	8011f10 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011ef8:	683b      	ldr	r3, [r7, #0]
 8011efa:	681a      	ldr	r2, [r3, #0]
 8011efc:	697b      	ldr	r3, [r7, #20]
 8011efe:	1ad2      	subs	r2, r2, r3
 8011f00:	683b      	ldr	r3, [r7, #0]
 8011f02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011f04:	6878      	ldr	r0, [r7, #4]
 8011f06:	f7ff ff99 	bl	8011e3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	61fb      	str	r3, [r7, #28]
 8011f0e:	e004      	b.n	8011f1a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011f10:	683b      	ldr	r3, [r7, #0]
 8011f12:	2200      	movs	r2, #0
 8011f14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011f16:	2301      	movs	r3, #1
 8011f18:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011f1a:	f001 f9df 	bl	80132dc <vPortExitCritical>

	return xReturn;
 8011f1e:	69fb      	ldr	r3, [r7, #28]
}
 8011f20:	4618      	mov	r0, r3
 8011f22:	3720      	adds	r7, #32
 8011f24:	46bd      	mov	sp, r7
 8011f26:	bd80      	pop	{r7, pc}
 8011f28:	2000721c 	.word	0x2000721c
 8011f2c:	20007230 	.word	0x20007230

08011f30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011f30:	b480      	push	{r7}
 8011f32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011f34:	4b03      	ldr	r3, [pc, #12]	@ (8011f44 <vTaskMissedYield+0x14>)
 8011f36:	2201      	movs	r2, #1
 8011f38:	601a      	str	r2, [r3, #0]
}
 8011f3a:	bf00      	nop
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f42:	4770      	bx	lr
 8011f44:	2000722c 	.word	0x2000722c

08011f48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b082      	sub	sp, #8
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011f50:	f000 f852 	bl	8011ff8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011f54:	4b06      	ldr	r3, [pc, #24]	@ (8011f70 <prvIdleTask+0x28>)
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	2b01      	cmp	r3, #1
 8011f5a:	d9f9      	bls.n	8011f50 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011f5c:	4b05      	ldr	r3, [pc, #20]	@ (8011f74 <prvIdleTask+0x2c>)
 8011f5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f62:	601a      	str	r2, [r3, #0]
 8011f64:	f3bf 8f4f 	dsb	sy
 8011f68:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011f6c:	e7f0      	b.n	8011f50 <prvIdleTask+0x8>
 8011f6e:	bf00      	nop
 8011f70:	20006d48 	.word	0x20006d48
 8011f74:	e000ed04 	.word	0xe000ed04

08011f78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	b082      	sub	sp, #8
 8011f7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011f7e:	2300      	movs	r3, #0
 8011f80:	607b      	str	r3, [r7, #4]
 8011f82:	e00c      	b.n	8011f9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011f84:	687a      	ldr	r2, [r7, #4]
 8011f86:	4613      	mov	r3, r2
 8011f88:	009b      	lsls	r3, r3, #2
 8011f8a:	4413      	add	r3, r2
 8011f8c:	009b      	lsls	r3, r3, #2
 8011f8e:	4a12      	ldr	r2, [pc, #72]	@ (8011fd8 <prvInitialiseTaskLists+0x60>)
 8011f90:	4413      	add	r3, r2
 8011f92:	4618      	mov	r0, r3
 8011f94:	f7fd ff9c 	bl	800fed0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	3301      	adds	r3, #1
 8011f9c:	607b      	str	r3, [r7, #4]
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	2b37      	cmp	r3, #55	@ 0x37
 8011fa2:	d9ef      	bls.n	8011f84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011fa4:	480d      	ldr	r0, [pc, #52]	@ (8011fdc <prvInitialiseTaskLists+0x64>)
 8011fa6:	f7fd ff93 	bl	800fed0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011faa:	480d      	ldr	r0, [pc, #52]	@ (8011fe0 <prvInitialiseTaskLists+0x68>)
 8011fac:	f7fd ff90 	bl	800fed0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011fb0:	480c      	ldr	r0, [pc, #48]	@ (8011fe4 <prvInitialiseTaskLists+0x6c>)
 8011fb2:	f7fd ff8d 	bl	800fed0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011fb6:	480c      	ldr	r0, [pc, #48]	@ (8011fe8 <prvInitialiseTaskLists+0x70>)
 8011fb8:	f7fd ff8a 	bl	800fed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011fbc:	480b      	ldr	r0, [pc, #44]	@ (8011fec <prvInitialiseTaskLists+0x74>)
 8011fbe:	f7fd ff87 	bl	800fed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8011ff0 <prvInitialiseTaskLists+0x78>)
 8011fc4:	4a05      	ldr	r2, [pc, #20]	@ (8011fdc <prvInitialiseTaskLists+0x64>)
 8011fc6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8011ff4 <prvInitialiseTaskLists+0x7c>)
 8011fca:	4a05      	ldr	r2, [pc, #20]	@ (8011fe0 <prvInitialiseTaskLists+0x68>)
 8011fcc:	601a      	str	r2, [r3, #0]
}
 8011fce:	bf00      	nop
 8011fd0:	3708      	adds	r7, #8
 8011fd2:	46bd      	mov	sp, r7
 8011fd4:	bd80      	pop	{r7, pc}
 8011fd6:	bf00      	nop
 8011fd8:	20006d48 	.word	0x20006d48
 8011fdc:	200071a8 	.word	0x200071a8
 8011fe0:	200071bc 	.word	0x200071bc
 8011fe4:	200071d8 	.word	0x200071d8
 8011fe8:	200071ec 	.word	0x200071ec
 8011fec:	20007204 	.word	0x20007204
 8011ff0:	200071d0 	.word	0x200071d0
 8011ff4:	200071d4 	.word	0x200071d4

08011ff8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011ff8:	b580      	push	{r7, lr}
 8011ffa:	b082      	sub	sp, #8
 8011ffc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011ffe:	e019      	b.n	8012034 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012000:	f001 f93a 	bl	8013278 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012004:	4b10      	ldr	r3, [pc, #64]	@ (8012048 <prvCheckTasksWaitingTermination+0x50>)
 8012006:	68db      	ldr	r3, [r3, #12]
 8012008:	68db      	ldr	r3, [r3, #12]
 801200a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	3304      	adds	r3, #4
 8012010:	4618      	mov	r0, r3
 8012012:	f7fd ffe7 	bl	800ffe4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012016:	4b0d      	ldr	r3, [pc, #52]	@ (801204c <prvCheckTasksWaitingTermination+0x54>)
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	3b01      	subs	r3, #1
 801201c:	4a0b      	ldr	r2, [pc, #44]	@ (801204c <prvCheckTasksWaitingTermination+0x54>)
 801201e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012020:	4b0b      	ldr	r3, [pc, #44]	@ (8012050 <prvCheckTasksWaitingTermination+0x58>)
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	3b01      	subs	r3, #1
 8012026:	4a0a      	ldr	r2, [pc, #40]	@ (8012050 <prvCheckTasksWaitingTermination+0x58>)
 8012028:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801202a:	f001 f957 	bl	80132dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801202e:	6878      	ldr	r0, [r7, #4]
 8012030:	f000 f810 	bl	8012054 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012034:	4b06      	ldr	r3, [pc, #24]	@ (8012050 <prvCheckTasksWaitingTermination+0x58>)
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	2b00      	cmp	r3, #0
 801203a:	d1e1      	bne.n	8012000 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801203c:	bf00      	nop
 801203e:	bf00      	nop
 8012040:	3708      	adds	r7, #8
 8012042:	46bd      	mov	sp, r7
 8012044:	bd80      	pop	{r7, pc}
 8012046:	bf00      	nop
 8012048:	200071ec 	.word	0x200071ec
 801204c:	20007218 	.word	0x20007218
 8012050:	20007200 	.word	0x20007200

08012054 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012054:	b580      	push	{r7, lr}
 8012056:	b084      	sub	sp, #16
 8012058:	af00      	add	r7, sp, #0
 801205a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	3354      	adds	r3, #84	@ 0x54
 8012060:	4618      	mov	r0, r3
 8012062:	f00c fbed 	bl	801e840 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801206c:	2b00      	cmp	r3, #0
 801206e:	d108      	bne.n	8012082 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012074:	4618      	mov	r0, r3
 8012076:	f001 faef 	bl	8013658 <vPortFree>
				vPortFree( pxTCB );
 801207a:	6878      	ldr	r0, [r7, #4]
 801207c:	f001 faec 	bl	8013658 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012080:	e019      	b.n	80120b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012088:	2b01      	cmp	r3, #1
 801208a:	d103      	bne.n	8012094 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801208c:	6878      	ldr	r0, [r7, #4]
 801208e:	f001 fae3 	bl	8013658 <vPortFree>
	}
 8012092:	e010      	b.n	80120b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801209a:	2b02      	cmp	r3, #2
 801209c:	d00b      	beq.n	80120b6 <prvDeleteTCB+0x62>
	__asm volatile
 801209e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120a2:	f383 8811 	msr	BASEPRI, r3
 80120a6:	f3bf 8f6f 	isb	sy
 80120aa:	f3bf 8f4f 	dsb	sy
 80120ae:	60fb      	str	r3, [r7, #12]
}
 80120b0:	bf00      	nop
 80120b2:	bf00      	nop
 80120b4:	e7fd      	b.n	80120b2 <prvDeleteTCB+0x5e>
	}
 80120b6:	bf00      	nop
 80120b8:	3710      	adds	r7, #16
 80120ba:	46bd      	mov	sp, r7
 80120bc:	bd80      	pop	{r7, pc}
	...

080120c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80120c0:	b480      	push	{r7}
 80120c2:	b083      	sub	sp, #12
 80120c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80120c6:	4b0c      	ldr	r3, [pc, #48]	@ (80120f8 <prvResetNextTaskUnblockTime+0x38>)
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d104      	bne.n	80120da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80120d0:	4b0a      	ldr	r3, [pc, #40]	@ (80120fc <prvResetNextTaskUnblockTime+0x3c>)
 80120d2:	f04f 32ff 	mov.w	r2, #4294967295
 80120d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80120d8:	e008      	b.n	80120ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80120da:	4b07      	ldr	r3, [pc, #28]	@ (80120f8 <prvResetNextTaskUnblockTime+0x38>)
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	68db      	ldr	r3, [r3, #12]
 80120e0:	68db      	ldr	r3, [r3, #12]
 80120e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	685b      	ldr	r3, [r3, #4]
 80120e8:	4a04      	ldr	r2, [pc, #16]	@ (80120fc <prvResetNextTaskUnblockTime+0x3c>)
 80120ea:	6013      	str	r3, [r2, #0]
}
 80120ec:	bf00      	nop
 80120ee:	370c      	adds	r7, #12
 80120f0:	46bd      	mov	sp, r7
 80120f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120f6:	4770      	bx	lr
 80120f8:	200071d0 	.word	0x200071d0
 80120fc:	20007238 	.word	0x20007238

08012100 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8012100:	b480      	push	{r7}
 8012102:	b083      	sub	sp, #12
 8012104:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8012106:	4b05      	ldr	r3, [pc, #20]	@ (801211c <xTaskGetCurrentTaskHandle+0x1c>)
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	607b      	str	r3, [r7, #4]

		return xReturn;
 801210c:	687b      	ldr	r3, [r7, #4]
	}
 801210e:	4618      	mov	r0, r3
 8012110:	370c      	adds	r7, #12
 8012112:	46bd      	mov	sp, r7
 8012114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012118:	4770      	bx	lr
 801211a:	bf00      	nop
 801211c:	20006d44 	.word	0x20006d44

08012120 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012120:	b480      	push	{r7}
 8012122:	b083      	sub	sp, #12
 8012124:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012126:	4b0b      	ldr	r3, [pc, #44]	@ (8012154 <xTaskGetSchedulerState+0x34>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d102      	bne.n	8012134 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801212e:	2301      	movs	r3, #1
 8012130:	607b      	str	r3, [r7, #4]
 8012132:	e008      	b.n	8012146 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012134:	4b08      	ldr	r3, [pc, #32]	@ (8012158 <xTaskGetSchedulerState+0x38>)
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d102      	bne.n	8012142 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801213c:	2302      	movs	r3, #2
 801213e:	607b      	str	r3, [r7, #4]
 8012140:	e001      	b.n	8012146 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012142:	2300      	movs	r3, #0
 8012144:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012146:	687b      	ldr	r3, [r7, #4]
	}
 8012148:	4618      	mov	r0, r3
 801214a:	370c      	adds	r7, #12
 801214c:	46bd      	mov	sp, r7
 801214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012152:	4770      	bx	lr
 8012154:	20007224 	.word	0x20007224
 8012158:	20007240 	.word	0x20007240

0801215c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801215c:	b580      	push	{r7, lr}
 801215e:	b084      	sub	sp, #16
 8012160:	af00      	add	r7, sp, #0
 8012162:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012168:	2300      	movs	r3, #0
 801216a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d051      	beq.n	8012216 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012176:	4b2a      	ldr	r3, [pc, #168]	@ (8012220 <xTaskPriorityInherit+0xc4>)
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801217c:	429a      	cmp	r2, r3
 801217e:	d241      	bcs.n	8012204 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012180:	68bb      	ldr	r3, [r7, #8]
 8012182:	699b      	ldr	r3, [r3, #24]
 8012184:	2b00      	cmp	r3, #0
 8012186:	db06      	blt.n	8012196 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012188:	4b25      	ldr	r3, [pc, #148]	@ (8012220 <xTaskPriorityInherit+0xc4>)
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801218e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012192:	68bb      	ldr	r3, [r7, #8]
 8012194:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012196:	68bb      	ldr	r3, [r7, #8]
 8012198:	6959      	ldr	r1, [r3, #20]
 801219a:	68bb      	ldr	r3, [r7, #8]
 801219c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801219e:	4613      	mov	r3, r2
 80121a0:	009b      	lsls	r3, r3, #2
 80121a2:	4413      	add	r3, r2
 80121a4:	009b      	lsls	r3, r3, #2
 80121a6:	4a1f      	ldr	r2, [pc, #124]	@ (8012224 <xTaskPriorityInherit+0xc8>)
 80121a8:	4413      	add	r3, r2
 80121aa:	4299      	cmp	r1, r3
 80121ac:	d122      	bne.n	80121f4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80121ae:	68bb      	ldr	r3, [r7, #8]
 80121b0:	3304      	adds	r3, #4
 80121b2:	4618      	mov	r0, r3
 80121b4:	f7fd ff16 	bl	800ffe4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80121b8:	4b19      	ldr	r3, [pc, #100]	@ (8012220 <xTaskPriorityInherit+0xc4>)
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121be:	68bb      	ldr	r3, [r7, #8]
 80121c0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80121c2:	68bb      	ldr	r3, [r7, #8]
 80121c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121c6:	4b18      	ldr	r3, [pc, #96]	@ (8012228 <xTaskPriorityInherit+0xcc>)
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	429a      	cmp	r2, r3
 80121cc:	d903      	bls.n	80121d6 <xTaskPriorityInherit+0x7a>
 80121ce:	68bb      	ldr	r3, [r7, #8]
 80121d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121d2:	4a15      	ldr	r2, [pc, #84]	@ (8012228 <xTaskPriorityInherit+0xcc>)
 80121d4:	6013      	str	r3, [r2, #0]
 80121d6:	68bb      	ldr	r3, [r7, #8]
 80121d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121da:	4613      	mov	r3, r2
 80121dc:	009b      	lsls	r3, r3, #2
 80121de:	4413      	add	r3, r2
 80121e0:	009b      	lsls	r3, r3, #2
 80121e2:	4a10      	ldr	r2, [pc, #64]	@ (8012224 <xTaskPriorityInherit+0xc8>)
 80121e4:	441a      	add	r2, r3
 80121e6:	68bb      	ldr	r3, [r7, #8]
 80121e8:	3304      	adds	r3, #4
 80121ea:	4619      	mov	r1, r3
 80121ec:	4610      	mov	r0, r2
 80121ee:	f7fd fe9c 	bl	800ff2a <vListInsertEnd>
 80121f2:	e004      	b.n	80121fe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80121f4:	4b0a      	ldr	r3, [pc, #40]	@ (8012220 <xTaskPriorityInherit+0xc4>)
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121fa:	68bb      	ldr	r3, [r7, #8]
 80121fc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80121fe:	2301      	movs	r3, #1
 8012200:	60fb      	str	r3, [r7, #12]
 8012202:	e008      	b.n	8012216 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012204:	68bb      	ldr	r3, [r7, #8]
 8012206:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012208:	4b05      	ldr	r3, [pc, #20]	@ (8012220 <xTaskPriorityInherit+0xc4>)
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801220e:	429a      	cmp	r2, r3
 8012210:	d201      	bcs.n	8012216 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012212:	2301      	movs	r3, #1
 8012214:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012216:	68fb      	ldr	r3, [r7, #12]
	}
 8012218:	4618      	mov	r0, r3
 801221a:	3710      	adds	r7, #16
 801221c:	46bd      	mov	sp, r7
 801221e:	bd80      	pop	{r7, pc}
 8012220:	20006d44 	.word	0x20006d44
 8012224:	20006d48 	.word	0x20006d48
 8012228:	20007220 	.word	0x20007220

0801222c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801222c:	b580      	push	{r7, lr}
 801222e:	b086      	sub	sp, #24
 8012230:	af00      	add	r7, sp, #0
 8012232:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012238:	2300      	movs	r3, #0
 801223a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d058      	beq.n	80122f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012242:	4b2f      	ldr	r3, [pc, #188]	@ (8012300 <xTaskPriorityDisinherit+0xd4>)
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	693a      	ldr	r2, [r7, #16]
 8012248:	429a      	cmp	r2, r3
 801224a:	d00b      	beq.n	8012264 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801224c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012250:	f383 8811 	msr	BASEPRI, r3
 8012254:	f3bf 8f6f 	isb	sy
 8012258:	f3bf 8f4f 	dsb	sy
 801225c:	60fb      	str	r3, [r7, #12]
}
 801225e:	bf00      	nop
 8012260:	bf00      	nop
 8012262:	e7fd      	b.n	8012260 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012264:	693b      	ldr	r3, [r7, #16]
 8012266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012268:	2b00      	cmp	r3, #0
 801226a:	d10b      	bne.n	8012284 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801226c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012270:	f383 8811 	msr	BASEPRI, r3
 8012274:	f3bf 8f6f 	isb	sy
 8012278:	f3bf 8f4f 	dsb	sy
 801227c:	60bb      	str	r3, [r7, #8]
}
 801227e:	bf00      	nop
 8012280:	bf00      	nop
 8012282:	e7fd      	b.n	8012280 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012284:	693b      	ldr	r3, [r7, #16]
 8012286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012288:	1e5a      	subs	r2, r3, #1
 801228a:	693b      	ldr	r3, [r7, #16]
 801228c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801228e:	693b      	ldr	r3, [r7, #16]
 8012290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012292:	693b      	ldr	r3, [r7, #16]
 8012294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012296:	429a      	cmp	r2, r3
 8012298:	d02c      	beq.n	80122f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801229a:	693b      	ldr	r3, [r7, #16]
 801229c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d128      	bne.n	80122f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80122a2:	693b      	ldr	r3, [r7, #16]
 80122a4:	3304      	adds	r3, #4
 80122a6:	4618      	mov	r0, r3
 80122a8:	f7fd fe9c 	bl	800ffe4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80122ac:	693b      	ldr	r3, [r7, #16]
 80122ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80122b0:	693b      	ldr	r3, [r7, #16]
 80122b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80122b4:	693b      	ldr	r3, [r7, #16]
 80122b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80122bc:	693b      	ldr	r3, [r7, #16]
 80122be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80122c0:	693b      	ldr	r3, [r7, #16]
 80122c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122c4:	4b0f      	ldr	r3, [pc, #60]	@ (8012304 <xTaskPriorityDisinherit+0xd8>)
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	429a      	cmp	r2, r3
 80122ca:	d903      	bls.n	80122d4 <xTaskPriorityDisinherit+0xa8>
 80122cc:	693b      	ldr	r3, [r7, #16]
 80122ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122d0:	4a0c      	ldr	r2, [pc, #48]	@ (8012304 <xTaskPriorityDisinherit+0xd8>)
 80122d2:	6013      	str	r3, [r2, #0]
 80122d4:	693b      	ldr	r3, [r7, #16]
 80122d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122d8:	4613      	mov	r3, r2
 80122da:	009b      	lsls	r3, r3, #2
 80122dc:	4413      	add	r3, r2
 80122de:	009b      	lsls	r3, r3, #2
 80122e0:	4a09      	ldr	r2, [pc, #36]	@ (8012308 <xTaskPriorityDisinherit+0xdc>)
 80122e2:	441a      	add	r2, r3
 80122e4:	693b      	ldr	r3, [r7, #16]
 80122e6:	3304      	adds	r3, #4
 80122e8:	4619      	mov	r1, r3
 80122ea:	4610      	mov	r0, r2
 80122ec:	f7fd fe1d 	bl	800ff2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80122f0:	2301      	movs	r3, #1
 80122f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80122f4:	697b      	ldr	r3, [r7, #20]
	}
 80122f6:	4618      	mov	r0, r3
 80122f8:	3718      	adds	r7, #24
 80122fa:	46bd      	mov	sp, r7
 80122fc:	bd80      	pop	{r7, pc}
 80122fe:	bf00      	nop
 8012300:	20006d44 	.word	0x20006d44
 8012304:	20007220 	.word	0x20007220
 8012308:	20006d48 	.word	0x20006d48

0801230c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801230c:	b580      	push	{r7, lr}
 801230e:	b088      	sub	sp, #32
 8012310:	af00      	add	r7, sp, #0
 8012312:	6078      	str	r0, [r7, #4]
 8012314:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801231a:	2301      	movs	r3, #1
 801231c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d06c      	beq.n	80123fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012324:	69bb      	ldr	r3, [r7, #24]
 8012326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012328:	2b00      	cmp	r3, #0
 801232a:	d10b      	bne.n	8012344 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801232c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012330:	f383 8811 	msr	BASEPRI, r3
 8012334:	f3bf 8f6f 	isb	sy
 8012338:	f3bf 8f4f 	dsb	sy
 801233c:	60fb      	str	r3, [r7, #12]
}
 801233e:	bf00      	nop
 8012340:	bf00      	nop
 8012342:	e7fd      	b.n	8012340 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012344:	69bb      	ldr	r3, [r7, #24]
 8012346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012348:	683a      	ldr	r2, [r7, #0]
 801234a:	429a      	cmp	r2, r3
 801234c:	d902      	bls.n	8012354 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801234e:	683b      	ldr	r3, [r7, #0]
 8012350:	61fb      	str	r3, [r7, #28]
 8012352:	e002      	b.n	801235a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012354:	69bb      	ldr	r3, [r7, #24]
 8012356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012358:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801235a:	69bb      	ldr	r3, [r7, #24]
 801235c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801235e:	69fa      	ldr	r2, [r7, #28]
 8012360:	429a      	cmp	r2, r3
 8012362:	d04c      	beq.n	80123fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012364:	69bb      	ldr	r3, [r7, #24]
 8012366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012368:	697a      	ldr	r2, [r7, #20]
 801236a:	429a      	cmp	r2, r3
 801236c:	d147      	bne.n	80123fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801236e:	4b26      	ldr	r3, [pc, #152]	@ (8012408 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	69ba      	ldr	r2, [r7, #24]
 8012374:	429a      	cmp	r2, r3
 8012376:	d10b      	bne.n	8012390 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8012378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801237c:	f383 8811 	msr	BASEPRI, r3
 8012380:	f3bf 8f6f 	isb	sy
 8012384:	f3bf 8f4f 	dsb	sy
 8012388:	60bb      	str	r3, [r7, #8]
}
 801238a:	bf00      	nop
 801238c:	bf00      	nop
 801238e:	e7fd      	b.n	801238c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012390:	69bb      	ldr	r3, [r7, #24]
 8012392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012394:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012396:	69bb      	ldr	r3, [r7, #24]
 8012398:	69fa      	ldr	r2, [r7, #28]
 801239a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801239c:	69bb      	ldr	r3, [r7, #24]
 801239e:	699b      	ldr	r3, [r3, #24]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	db04      	blt.n	80123ae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80123a4:	69fb      	ldr	r3, [r7, #28]
 80123a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80123aa:	69bb      	ldr	r3, [r7, #24]
 80123ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80123ae:	69bb      	ldr	r3, [r7, #24]
 80123b0:	6959      	ldr	r1, [r3, #20]
 80123b2:	693a      	ldr	r2, [r7, #16]
 80123b4:	4613      	mov	r3, r2
 80123b6:	009b      	lsls	r3, r3, #2
 80123b8:	4413      	add	r3, r2
 80123ba:	009b      	lsls	r3, r3, #2
 80123bc:	4a13      	ldr	r2, [pc, #76]	@ (801240c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80123be:	4413      	add	r3, r2
 80123c0:	4299      	cmp	r1, r3
 80123c2:	d11c      	bne.n	80123fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80123c4:	69bb      	ldr	r3, [r7, #24]
 80123c6:	3304      	adds	r3, #4
 80123c8:	4618      	mov	r0, r3
 80123ca:	f7fd fe0b 	bl	800ffe4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80123ce:	69bb      	ldr	r3, [r7, #24]
 80123d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80123d2:	4b0f      	ldr	r3, [pc, #60]	@ (8012410 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	429a      	cmp	r2, r3
 80123d8:	d903      	bls.n	80123e2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80123da:	69bb      	ldr	r3, [r7, #24]
 80123dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80123de:	4a0c      	ldr	r2, [pc, #48]	@ (8012410 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80123e0:	6013      	str	r3, [r2, #0]
 80123e2:	69bb      	ldr	r3, [r7, #24]
 80123e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80123e6:	4613      	mov	r3, r2
 80123e8:	009b      	lsls	r3, r3, #2
 80123ea:	4413      	add	r3, r2
 80123ec:	009b      	lsls	r3, r3, #2
 80123ee:	4a07      	ldr	r2, [pc, #28]	@ (801240c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80123f0:	441a      	add	r2, r3
 80123f2:	69bb      	ldr	r3, [r7, #24]
 80123f4:	3304      	adds	r3, #4
 80123f6:	4619      	mov	r1, r3
 80123f8:	4610      	mov	r0, r2
 80123fa:	f7fd fd96 	bl	800ff2a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80123fe:	bf00      	nop
 8012400:	3720      	adds	r7, #32
 8012402:	46bd      	mov	sp, r7
 8012404:	bd80      	pop	{r7, pc}
 8012406:	bf00      	nop
 8012408:	20006d44 	.word	0x20006d44
 801240c:	20006d48 	.word	0x20006d48
 8012410:	20007220 	.word	0x20007220

08012414 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8012414:	b480      	push	{r7}
 8012416:	b083      	sub	sp, #12
 8012418:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 801241a:	4b09      	ldr	r3, [pc, #36]	@ (8012440 <uxTaskResetEventItemValue+0x2c>)
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	699b      	ldr	r3, [r3, #24]
 8012420:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012422:	4b07      	ldr	r3, [pc, #28]	@ (8012440 <uxTaskResetEventItemValue+0x2c>)
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012428:	4b05      	ldr	r3, [pc, #20]	@ (8012440 <uxTaskResetEventItemValue+0x2c>)
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8012430:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8012432:	687b      	ldr	r3, [r7, #4]
}
 8012434:	4618      	mov	r0, r3
 8012436:	370c      	adds	r7, #12
 8012438:	46bd      	mov	sp, r7
 801243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801243e:	4770      	bx	lr
 8012440:	20006d44 	.word	0x20006d44

08012444 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012444:	b480      	push	{r7}
 8012446:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012448:	4b07      	ldr	r3, [pc, #28]	@ (8012468 <pvTaskIncrementMutexHeldCount+0x24>)
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d004      	beq.n	801245a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012450:	4b05      	ldr	r3, [pc, #20]	@ (8012468 <pvTaskIncrementMutexHeldCount+0x24>)
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012456:	3201      	adds	r2, #1
 8012458:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 801245a:	4b03      	ldr	r3, [pc, #12]	@ (8012468 <pvTaskIncrementMutexHeldCount+0x24>)
 801245c:	681b      	ldr	r3, [r3, #0]
	}
 801245e:	4618      	mov	r0, r3
 8012460:	46bd      	mov	sp, r7
 8012462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012466:	4770      	bx	lr
 8012468:	20006d44 	.word	0x20006d44

0801246c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 801246c:	b580      	push	{r7, lr}
 801246e:	b086      	sub	sp, #24
 8012470:	af00      	add	r7, sp, #0
 8012472:	60f8      	str	r0, [r7, #12]
 8012474:	60b9      	str	r1, [r7, #8]
 8012476:	607a      	str	r2, [r7, #4]
 8012478:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801247a:	f000 fefd 	bl	8013278 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801247e:	4b29      	ldr	r3, [pc, #164]	@ (8012524 <xTaskNotifyWait+0xb8>)
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012486:	b2db      	uxtb	r3, r3
 8012488:	2b02      	cmp	r3, #2
 801248a:	d01c      	beq.n	80124c6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 801248c:	4b25      	ldr	r3, [pc, #148]	@ (8012524 <xTaskNotifyWait+0xb8>)
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8012494:	68fa      	ldr	r2, [r7, #12]
 8012496:	43d2      	mvns	r2, r2
 8012498:	400a      	ands	r2, r1
 801249a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801249e:	4b21      	ldr	r3, [pc, #132]	@ (8012524 <xTaskNotifyWait+0xb8>)
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	2201      	movs	r2, #1
 80124a4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80124a8:	683b      	ldr	r3, [r7, #0]
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d00b      	beq.n	80124c6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80124ae:	2101      	movs	r1, #1
 80124b0:	6838      	ldr	r0, [r7, #0]
 80124b2:	f000 f9e3 	bl	801287c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80124b6:	4b1c      	ldr	r3, [pc, #112]	@ (8012528 <xTaskNotifyWait+0xbc>)
 80124b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80124bc:	601a      	str	r2, [r3, #0]
 80124be:	f3bf 8f4f 	dsb	sy
 80124c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80124c6:	f000 ff09 	bl	80132dc <vPortExitCritical>

		taskENTER_CRITICAL();
 80124ca:	f000 fed5 	bl	8013278 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d005      	beq.n	80124e0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80124d4:	4b13      	ldr	r3, [pc, #76]	@ (8012524 <xTaskNotifyWait+0xb8>)
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80124e0:	4b10      	ldr	r3, [pc, #64]	@ (8012524 <xTaskNotifyWait+0xb8>)
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80124e8:	b2db      	uxtb	r3, r3
 80124ea:	2b02      	cmp	r3, #2
 80124ec:	d002      	beq.n	80124f4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80124ee:	2300      	movs	r3, #0
 80124f0:	617b      	str	r3, [r7, #20]
 80124f2:	e00a      	b.n	801250a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80124f4:	4b0b      	ldr	r3, [pc, #44]	@ (8012524 <xTaskNotifyWait+0xb8>)
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80124fc:	68ba      	ldr	r2, [r7, #8]
 80124fe:	43d2      	mvns	r2, r2
 8012500:	400a      	ands	r2, r1
 8012502:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8012506:	2301      	movs	r3, #1
 8012508:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801250a:	4b06      	ldr	r3, [pc, #24]	@ (8012524 <xTaskNotifyWait+0xb8>)
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	2200      	movs	r2, #0
 8012510:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8012514:	f000 fee2 	bl	80132dc <vPortExitCritical>

		return xReturn;
 8012518:	697b      	ldr	r3, [r7, #20]
	}
 801251a:	4618      	mov	r0, r3
 801251c:	3718      	adds	r7, #24
 801251e:	46bd      	mov	sp, r7
 8012520:	bd80      	pop	{r7, pc}
 8012522:	bf00      	nop
 8012524:	20006d44 	.word	0x20006d44
 8012528:	e000ed04 	.word	0xe000ed04

0801252c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 801252c:	b580      	push	{r7, lr}
 801252e:	b08a      	sub	sp, #40	@ 0x28
 8012530:	af00      	add	r7, sp, #0
 8012532:	60f8      	str	r0, [r7, #12]
 8012534:	60b9      	str	r1, [r7, #8]
 8012536:	603b      	str	r3, [r7, #0]
 8012538:	4613      	mov	r3, r2
 801253a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 801253c:	2301      	movs	r3, #1
 801253e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8012540:	68fb      	ldr	r3, [r7, #12]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d10b      	bne.n	801255e <xTaskGenericNotify+0x32>
	__asm volatile
 8012546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801254a:	f383 8811 	msr	BASEPRI, r3
 801254e:	f3bf 8f6f 	isb	sy
 8012552:	f3bf 8f4f 	dsb	sy
 8012556:	61bb      	str	r3, [r7, #24]
}
 8012558:	bf00      	nop
 801255a:	bf00      	nop
 801255c:	e7fd      	b.n	801255a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8012562:	f000 fe89 	bl	8013278 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8012566:	683b      	ldr	r3, [r7, #0]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d004      	beq.n	8012576 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801256c:	6a3b      	ldr	r3, [r7, #32]
 801256e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8012572:	683b      	ldr	r3, [r7, #0]
 8012574:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012576:	6a3b      	ldr	r3, [r7, #32]
 8012578:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801257c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801257e:	6a3b      	ldr	r3, [r7, #32]
 8012580:	2202      	movs	r2, #2
 8012582:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8012586:	79fb      	ldrb	r3, [r7, #7]
 8012588:	2b04      	cmp	r3, #4
 801258a:	d82e      	bhi.n	80125ea <xTaskGenericNotify+0xbe>
 801258c:	a201      	add	r2, pc, #4	@ (adr r2, 8012594 <xTaskGenericNotify+0x68>)
 801258e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012592:	bf00      	nop
 8012594:	0801260f 	.word	0x0801260f
 8012598:	080125a9 	.word	0x080125a9
 801259c:	080125bb 	.word	0x080125bb
 80125a0:	080125cb 	.word	0x080125cb
 80125a4:	080125d5 	.word	0x080125d5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80125a8:	6a3b      	ldr	r3, [r7, #32]
 80125aa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80125ae:	68bb      	ldr	r3, [r7, #8]
 80125b0:	431a      	orrs	r2, r3
 80125b2:	6a3b      	ldr	r3, [r7, #32]
 80125b4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80125b8:	e02c      	b.n	8012614 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80125ba:	6a3b      	ldr	r3, [r7, #32]
 80125bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80125c0:	1c5a      	adds	r2, r3, #1
 80125c2:	6a3b      	ldr	r3, [r7, #32]
 80125c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80125c8:	e024      	b.n	8012614 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80125ca:	6a3b      	ldr	r3, [r7, #32]
 80125cc:	68ba      	ldr	r2, [r7, #8]
 80125ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80125d2:	e01f      	b.n	8012614 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80125d4:	7ffb      	ldrb	r3, [r7, #31]
 80125d6:	2b02      	cmp	r3, #2
 80125d8:	d004      	beq.n	80125e4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80125da:	6a3b      	ldr	r3, [r7, #32]
 80125dc:	68ba      	ldr	r2, [r7, #8]
 80125de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80125e2:	e017      	b.n	8012614 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80125e4:	2300      	movs	r3, #0
 80125e6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80125e8:	e014      	b.n	8012614 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80125ea:	6a3b      	ldr	r3, [r7, #32]
 80125ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80125f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125f4:	d00d      	beq.n	8012612 <xTaskGenericNotify+0xe6>
	__asm volatile
 80125f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125fa:	f383 8811 	msr	BASEPRI, r3
 80125fe:	f3bf 8f6f 	isb	sy
 8012602:	f3bf 8f4f 	dsb	sy
 8012606:	617b      	str	r3, [r7, #20]
}
 8012608:	bf00      	nop
 801260a:	bf00      	nop
 801260c:	e7fd      	b.n	801260a <xTaskGenericNotify+0xde>
					break;
 801260e:	bf00      	nop
 8012610:	e000      	b.n	8012614 <xTaskGenericNotify+0xe8>

					break;
 8012612:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012614:	7ffb      	ldrb	r3, [r7, #31]
 8012616:	2b01      	cmp	r3, #1
 8012618:	d13b      	bne.n	8012692 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801261a:	6a3b      	ldr	r3, [r7, #32]
 801261c:	3304      	adds	r3, #4
 801261e:	4618      	mov	r0, r3
 8012620:	f7fd fce0 	bl	800ffe4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8012624:	6a3b      	ldr	r3, [r7, #32]
 8012626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012628:	4b1d      	ldr	r3, [pc, #116]	@ (80126a0 <xTaskGenericNotify+0x174>)
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	429a      	cmp	r2, r3
 801262e:	d903      	bls.n	8012638 <xTaskGenericNotify+0x10c>
 8012630:	6a3b      	ldr	r3, [r7, #32]
 8012632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012634:	4a1a      	ldr	r2, [pc, #104]	@ (80126a0 <xTaskGenericNotify+0x174>)
 8012636:	6013      	str	r3, [r2, #0]
 8012638:	6a3b      	ldr	r3, [r7, #32]
 801263a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801263c:	4613      	mov	r3, r2
 801263e:	009b      	lsls	r3, r3, #2
 8012640:	4413      	add	r3, r2
 8012642:	009b      	lsls	r3, r3, #2
 8012644:	4a17      	ldr	r2, [pc, #92]	@ (80126a4 <xTaskGenericNotify+0x178>)
 8012646:	441a      	add	r2, r3
 8012648:	6a3b      	ldr	r3, [r7, #32]
 801264a:	3304      	adds	r3, #4
 801264c:	4619      	mov	r1, r3
 801264e:	4610      	mov	r0, r2
 8012650:	f7fd fc6b 	bl	800ff2a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012654:	6a3b      	ldr	r3, [r7, #32]
 8012656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012658:	2b00      	cmp	r3, #0
 801265a:	d00b      	beq.n	8012674 <xTaskGenericNotify+0x148>
	__asm volatile
 801265c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012660:	f383 8811 	msr	BASEPRI, r3
 8012664:	f3bf 8f6f 	isb	sy
 8012668:	f3bf 8f4f 	dsb	sy
 801266c:	613b      	str	r3, [r7, #16]
}
 801266e:	bf00      	nop
 8012670:	bf00      	nop
 8012672:	e7fd      	b.n	8012670 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012674:	6a3b      	ldr	r3, [r7, #32]
 8012676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012678:	4b0b      	ldr	r3, [pc, #44]	@ (80126a8 <xTaskGenericNotify+0x17c>)
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801267e:	429a      	cmp	r2, r3
 8012680:	d907      	bls.n	8012692 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8012682:	4b0a      	ldr	r3, [pc, #40]	@ (80126ac <xTaskGenericNotify+0x180>)
 8012684:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012688:	601a      	str	r2, [r3, #0]
 801268a:	f3bf 8f4f 	dsb	sy
 801268e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8012692:	f000 fe23 	bl	80132dc <vPortExitCritical>

		return xReturn;
 8012696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8012698:	4618      	mov	r0, r3
 801269a:	3728      	adds	r7, #40	@ 0x28
 801269c:	46bd      	mov	sp, r7
 801269e:	bd80      	pop	{r7, pc}
 80126a0:	20007220 	.word	0x20007220
 80126a4:	20006d48 	.word	0x20006d48
 80126a8:	20006d44 	.word	0x20006d44
 80126ac:	e000ed04 	.word	0xe000ed04

080126b0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b08e      	sub	sp, #56	@ 0x38
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	60f8      	str	r0, [r7, #12]
 80126b8:	60b9      	str	r1, [r7, #8]
 80126ba:	603b      	str	r3, [r7, #0]
 80126bc:	4613      	mov	r3, r2
 80126be:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80126c0:	2301      	movs	r3, #1
 80126c2:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d10b      	bne.n	80126e2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80126ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126ce:	f383 8811 	msr	BASEPRI, r3
 80126d2:	f3bf 8f6f 	isb	sy
 80126d6:	f3bf 8f4f 	dsb	sy
 80126da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80126dc:	bf00      	nop
 80126de:	bf00      	nop
 80126e0:	e7fd      	b.n	80126de <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80126e2:	f000 fea9 	bl	8013438 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80126e6:	68fb      	ldr	r3, [r7, #12]
 80126e8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80126ea:	f3ef 8211 	mrs	r2, BASEPRI
 80126ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126f2:	f383 8811 	msr	BASEPRI, r3
 80126f6:	f3bf 8f6f 	isb	sy
 80126fa:	f3bf 8f4f 	dsb	sy
 80126fe:	623a      	str	r2, [r7, #32]
 8012700:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8012702:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012704:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8012706:	683b      	ldr	r3, [r7, #0]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d004      	beq.n	8012716 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801270c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801270e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8012712:	683b      	ldr	r3, [r7, #0]
 8012714:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012718:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801271c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012722:	2202      	movs	r2, #2
 8012724:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8012728:	79fb      	ldrb	r3, [r7, #7]
 801272a:	2b04      	cmp	r3, #4
 801272c:	d82e      	bhi.n	801278c <xTaskGenericNotifyFromISR+0xdc>
 801272e:	a201      	add	r2, pc, #4	@ (adr r2, 8012734 <xTaskGenericNotifyFromISR+0x84>)
 8012730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012734:	080127b1 	.word	0x080127b1
 8012738:	08012749 	.word	0x08012749
 801273c:	0801275b 	.word	0x0801275b
 8012740:	0801276b 	.word	0x0801276b
 8012744:	08012775 	.word	0x08012775
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8012748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801274a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801274e:	68bb      	ldr	r3, [r7, #8]
 8012750:	431a      	orrs	r2, r3
 8012752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012754:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8012758:	e02d      	b.n	80127b6 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801275a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801275c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012760:	1c5a      	adds	r2, r3, #1
 8012762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012764:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8012768:	e025      	b.n	80127b6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801276a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801276c:	68ba      	ldr	r2, [r7, #8]
 801276e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8012772:	e020      	b.n	80127b6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8012774:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8012778:	2b02      	cmp	r3, #2
 801277a:	d004      	beq.n	8012786 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801277c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801277e:	68ba      	ldr	r2, [r7, #8]
 8012780:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8012784:	e017      	b.n	80127b6 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8012786:	2300      	movs	r3, #0
 8012788:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 801278a:	e014      	b.n	80127b6 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 801278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801278e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012796:	d00d      	beq.n	80127b4 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8012798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801279c:	f383 8811 	msr	BASEPRI, r3
 80127a0:	f3bf 8f6f 	isb	sy
 80127a4:	f3bf 8f4f 	dsb	sy
 80127a8:	61bb      	str	r3, [r7, #24]
}
 80127aa:	bf00      	nop
 80127ac:	bf00      	nop
 80127ae:	e7fd      	b.n	80127ac <xTaskGenericNotifyFromISR+0xfc>
					break;
 80127b0:	bf00      	nop
 80127b2:	e000      	b.n	80127b6 <xTaskGenericNotifyFromISR+0x106>
					break;
 80127b4:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80127b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80127ba:	2b01      	cmp	r3, #1
 80127bc:	d147      	bne.n	801284e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80127be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d00b      	beq.n	80127de <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80127c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127ca:	f383 8811 	msr	BASEPRI, r3
 80127ce:	f3bf 8f6f 	isb	sy
 80127d2:	f3bf 8f4f 	dsb	sy
 80127d6:	617b      	str	r3, [r7, #20]
}
 80127d8:	bf00      	nop
 80127da:	bf00      	nop
 80127dc:	e7fd      	b.n	80127da <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80127de:	4b21      	ldr	r3, [pc, #132]	@ (8012864 <xTaskGenericNotifyFromISR+0x1b4>)
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d11d      	bne.n	8012822 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80127e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127e8:	3304      	adds	r3, #4
 80127ea:	4618      	mov	r0, r3
 80127ec:	f7fd fbfa 	bl	800ffe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80127f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127f4:	4b1c      	ldr	r3, [pc, #112]	@ (8012868 <xTaskGenericNotifyFromISR+0x1b8>)
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	429a      	cmp	r2, r3
 80127fa:	d903      	bls.n	8012804 <xTaskGenericNotifyFromISR+0x154>
 80127fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012800:	4a19      	ldr	r2, [pc, #100]	@ (8012868 <xTaskGenericNotifyFromISR+0x1b8>)
 8012802:	6013      	str	r3, [r2, #0]
 8012804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012808:	4613      	mov	r3, r2
 801280a:	009b      	lsls	r3, r3, #2
 801280c:	4413      	add	r3, r2
 801280e:	009b      	lsls	r3, r3, #2
 8012810:	4a16      	ldr	r2, [pc, #88]	@ (801286c <xTaskGenericNotifyFromISR+0x1bc>)
 8012812:	441a      	add	r2, r3
 8012814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012816:	3304      	adds	r3, #4
 8012818:	4619      	mov	r1, r3
 801281a:	4610      	mov	r0, r2
 801281c:	f7fd fb85 	bl	800ff2a <vListInsertEnd>
 8012820:	e005      	b.n	801282e <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8012822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012824:	3318      	adds	r3, #24
 8012826:	4619      	mov	r1, r3
 8012828:	4811      	ldr	r0, [pc, #68]	@ (8012870 <xTaskGenericNotifyFromISR+0x1c0>)
 801282a:	f7fd fb7e 	bl	800ff2a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801282e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012832:	4b10      	ldr	r3, [pc, #64]	@ (8012874 <xTaskGenericNotifyFromISR+0x1c4>)
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012838:	429a      	cmp	r2, r3
 801283a:	d908      	bls.n	801284e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 801283c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801283e:	2b00      	cmp	r3, #0
 8012840:	d002      	beq.n	8012848 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8012842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012844:	2201      	movs	r2, #1
 8012846:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8012848:	4b0b      	ldr	r3, [pc, #44]	@ (8012878 <xTaskGenericNotifyFromISR+0x1c8>)
 801284a:	2201      	movs	r2, #1
 801284c:	601a      	str	r2, [r3, #0]
 801284e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012850:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012852:	693b      	ldr	r3, [r7, #16]
 8012854:	f383 8811 	msr	BASEPRI, r3
}
 8012858:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801285a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 801285c:	4618      	mov	r0, r3
 801285e:	3738      	adds	r7, #56	@ 0x38
 8012860:	46bd      	mov	sp, r7
 8012862:	bd80      	pop	{r7, pc}
 8012864:	20007240 	.word	0x20007240
 8012868:	20007220 	.word	0x20007220
 801286c:	20006d48 	.word	0x20006d48
 8012870:	200071d8 	.word	0x200071d8
 8012874:	20006d44 	.word	0x20006d44
 8012878:	2000722c 	.word	0x2000722c

0801287c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801287c:	b580      	push	{r7, lr}
 801287e:	b084      	sub	sp, #16
 8012880:	af00      	add	r7, sp, #0
 8012882:	6078      	str	r0, [r7, #4]
 8012884:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012886:	4b21      	ldr	r3, [pc, #132]	@ (801290c <prvAddCurrentTaskToDelayedList+0x90>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801288c:	4b20      	ldr	r3, [pc, #128]	@ (8012910 <prvAddCurrentTaskToDelayedList+0x94>)
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	3304      	adds	r3, #4
 8012892:	4618      	mov	r0, r3
 8012894:	f7fd fba6 	bl	800ffe4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801289e:	d10a      	bne.n	80128b6 <prvAddCurrentTaskToDelayedList+0x3a>
 80128a0:	683b      	ldr	r3, [r7, #0]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d007      	beq.n	80128b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80128a6:	4b1a      	ldr	r3, [pc, #104]	@ (8012910 <prvAddCurrentTaskToDelayedList+0x94>)
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	3304      	adds	r3, #4
 80128ac:	4619      	mov	r1, r3
 80128ae:	4819      	ldr	r0, [pc, #100]	@ (8012914 <prvAddCurrentTaskToDelayedList+0x98>)
 80128b0:	f7fd fb3b 	bl	800ff2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80128b4:	e026      	b.n	8012904 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80128b6:	68fa      	ldr	r2, [r7, #12]
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	4413      	add	r3, r2
 80128bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80128be:	4b14      	ldr	r3, [pc, #80]	@ (8012910 <prvAddCurrentTaskToDelayedList+0x94>)
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	68ba      	ldr	r2, [r7, #8]
 80128c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80128c6:	68ba      	ldr	r2, [r7, #8]
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	429a      	cmp	r2, r3
 80128cc:	d209      	bcs.n	80128e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80128ce:	4b12      	ldr	r3, [pc, #72]	@ (8012918 <prvAddCurrentTaskToDelayedList+0x9c>)
 80128d0:	681a      	ldr	r2, [r3, #0]
 80128d2:	4b0f      	ldr	r3, [pc, #60]	@ (8012910 <prvAddCurrentTaskToDelayedList+0x94>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	3304      	adds	r3, #4
 80128d8:	4619      	mov	r1, r3
 80128da:	4610      	mov	r0, r2
 80128dc:	f7fd fb49 	bl	800ff72 <vListInsert>
}
 80128e0:	e010      	b.n	8012904 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80128e2:	4b0e      	ldr	r3, [pc, #56]	@ (801291c <prvAddCurrentTaskToDelayedList+0xa0>)
 80128e4:	681a      	ldr	r2, [r3, #0]
 80128e6:	4b0a      	ldr	r3, [pc, #40]	@ (8012910 <prvAddCurrentTaskToDelayedList+0x94>)
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	3304      	adds	r3, #4
 80128ec:	4619      	mov	r1, r3
 80128ee:	4610      	mov	r0, r2
 80128f0:	f7fd fb3f 	bl	800ff72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80128f4:	4b0a      	ldr	r3, [pc, #40]	@ (8012920 <prvAddCurrentTaskToDelayedList+0xa4>)
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	68ba      	ldr	r2, [r7, #8]
 80128fa:	429a      	cmp	r2, r3
 80128fc:	d202      	bcs.n	8012904 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80128fe:	4a08      	ldr	r2, [pc, #32]	@ (8012920 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012900:	68bb      	ldr	r3, [r7, #8]
 8012902:	6013      	str	r3, [r2, #0]
}
 8012904:	bf00      	nop
 8012906:	3710      	adds	r7, #16
 8012908:	46bd      	mov	sp, r7
 801290a:	bd80      	pop	{r7, pc}
 801290c:	2000721c 	.word	0x2000721c
 8012910:	20006d44 	.word	0x20006d44
 8012914:	20007204 	.word	0x20007204
 8012918:	200071d4 	.word	0x200071d4
 801291c:	200071d0 	.word	0x200071d0
 8012920:	20007238 	.word	0x20007238

08012924 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012924:	b580      	push	{r7, lr}
 8012926:	b08a      	sub	sp, #40	@ 0x28
 8012928:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801292a:	2300      	movs	r3, #0
 801292c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801292e:	f000 fb13 	bl	8012f58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012932:	4b1d      	ldr	r3, [pc, #116]	@ (80129a8 <xTimerCreateTimerTask+0x84>)
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	2b00      	cmp	r3, #0
 8012938:	d021      	beq.n	801297e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801293a:	2300      	movs	r3, #0
 801293c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801293e:	2300      	movs	r3, #0
 8012940:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012942:	1d3a      	adds	r2, r7, #4
 8012944:	f107 0108 	add.w	r1, r7, #8
 8012948:	f107 030c 	add.w	r3, r7, #12
 801294c:	4618      	mov	r0, r3
 801294e:	f7fd f8af 	bl	800fab0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012952:	6879      	ldr	r1, [r7, #4]
 8012954:	68bb      	ldr	r3, [r7, #8]
 8012956:	68fa      	ldr	r2, [r7, #12]
 8012958:	9202      	str	r2, [sp, #8]
 801295a:	9301      	str	r3, [sp, #4]
 801295c:	2302      	movs	r3, #2
 801295e:	9300      	str	r3, [sp, #0]
 8012960:	2300      	movs	r3, #0
 8012962:	460a      	mov	r2, r1
 8012964:	4911      	ldr	r1, [pc, #68]	@ (80129ac <xTimerCreateTimerTask+0x88>)
 8012966:	4812      	ldr	r0, [pc, #72]	@ (80129b0 <xTimerCreateTimerTask+0x8c>)
 8012968:	f7fe fc4a 	bl	8011200 <xTaskCreateStatic>
 801296c:	4603      	mov	r3, r0
 801296e:	4a11      	ldr	r2, [pc, #68]	@ (80129b4 <xTimerCreateTimerTask+0x90>)
 8012970:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8012972:	4b10      	ldr	r3, [pc, #64]	@ (80129b4 <xTimerCreateTimerTask+0x90>)
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d001      	beq.n	801297e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801297a:	2301      	movs	r3, #1
 801297c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801297e:	697b      	ldr	r3, [r7, #20]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d10b      	bne.n	801299c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8012984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012988:	f383 8811 	msr	BASEPRI, r3
 801298c:	f3bf 8f6f 	isb	sy
 8012990:	f3bf 8f4f 	dsb	sy
 8012994:	613b      	str	r3, [r7, #16]
}
 8012996:	bf00      	nop
 8012998:	bf00      	nop
 801299a:	e7fd      	b.n	8012998 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801299c:	697b      	ldr	r3, [r7, #20]
}
 801299e:	4618      	mov	r0, r3
 80129a0:	3718      	adds	r7, #24
 80129a2:	46bd      	mov	sp, r7
 80129a4:	bd80      	pop	{r7, pc}
 80129a6:	bf00      	nop
 80129a8:	20007274 	.word	0x20007274
 80129ac:	0801fa18 	.word	0x0801fa18
 80129b0:	08012af1 	.word	0x08012af1
 80129b4:	20007278 	.word	0x20007278

080129b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80129b8:	b580      	push	{r7, lr}
 80129ba:	b08a      	sub	sp, #40	@ 0x28
 80129bc:	af00      	add	r7, sp, #0
 80129be:	60f8      	str	r0, [r7, #12]
 80129c0:	60b9      	str	r1, [r7, #8]
 80129c2:	607a      	str	r2, [r7, #4]
 80129c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80129c6:	2300      	movs	r3, #0
 80129c8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d10b      	bne.n	80129e8 <xTimerGenericCommand+0x30>
	__asm volatile
 80129d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129d4:	f383 8811 	msr	BASEPRI, r3
 80129d8:	f3bf 8f6f 	isb	sy
 80129dc:	f3bf 8f4f 	dsb	sy
 80129e0:	623b      	str	r3, [r7, #32]
}
 80129e2:	bf00      	nop
 80129e4:	bf00      	nop
 80129e6:	e7fd      	b.n	80129e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80129e8:	4b19      	ldr	r3, [pc, #100]	@ (8012a50 <xTimerGenericCommand+0x98>)
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	d02a      	beq.n	8012a46 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80129f0:	68bb      	ldr	r3, [r7, #8]
 80129f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80129fc:	68bb      	ldr	r3, [r7, #8]
 80129fe:	2b05      	cmp	r3, #5
 8012a00:	dc18      	bgt.n	8012a34 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012a02:	f7ff fb8d 	bl	8012120 <xTaskGetSchedulerState>
 8012a06:	4603      	mov	r3, r0
 8012a08:	2b02      	cmp	r3, #2
 8012a0a:	d109      	bne.n	8012a20 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012a0c:	4b10      	ldr	r3, [pc, #64]	@ (8012a50 <xTimerGenericCommand+0x98>)
 8012a0e:	6818      	ldr	r0, [r3, #0]
 8012a10:	f107 0110 	add.w	r1, r7, #16
 8012a14:	2300      	movs	r3, #0
 8012a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012a18:	f7fd fd7a 	bl	8010510 <xQueueGenericSend>
 8012a1c:	6278      	str	r0, [r7, #36]	@ 0x24
 8012a1e:	e012      	b.n	8012a46 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012a20:	4b0b      	ldr	r3, [pc, #44]	@ (8012a50 <xTimerGenericCommand+0x98>)
 8012a22:	6818      	ldr	r0, [r3, #0]
 8012a24:	f107 0110 	add.w	r1, r7, #16
 8012a28:	2300      	movs	r3, #0
 8012a2a:	2200      	movs	r2, #0
 8012a2c:	f7fd fd70 	bl	8010510 <xQueueGenericSend>
 8012a30:	6278      	str	r0, [r7, #36]	@ 0x24
 8012a32:	e008      	b.n	8012a46 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012a34:	4b06      	ldr	r3, [pc, #24]	@ (8012a50 <xTimerGenericCommand+0x98>)
 8012a36:	6818      	ldr	r0, [r3, #0]
 8012a38:	f107 0110 	add.w	r1, r7, #16
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	683a      	ldr	r2, [r7, #0]
 8012a40:	f7fd fe68 	bl	8010714 <xQueueGenericSendFromISR>
 8012a44:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	3728      	adds	r7, #40	@ 0x28
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	bd80      	pop	{r7, pc}
 8012a50:	20007274 	.word	0x20007274

08012a54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012a54:	b580      	push	{r7, lr}
 8012a56:	b088      	sub	sp, #32
 8012a58:	af02      	add	r7, sp, #8
 8012a5a:	6078      	str	r0, [r7, #4]
 8012a5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012a5e:	4b23      	ldr	r3, [pc, #140]	@ (8012aec <prvProcessExpiredTimer+0x98>)
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	68db      	ldr	r3, [r3, #12]
 8012a64:	68db      	ldr	r3, [r3, #12]
 8012a66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012a68:	697b      	ldr	r3, [r7, #20]
 8012a6a:	3304      	adds	r3, #4
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	f7fd fab9 	bl	800ffe4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012a72:	697b      	ldr	r3, [r7, #20]
 8012a74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012a78:	f003 0304 	and.w	r3, r3, #4
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d023      	beq.n	8012ac8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012a80:	697b      	ldr	r3, [r7, #20]
 8012a82:	699a      	ldr	r2, [r3, #24]
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	18d1      	adds	r1, r2, r3
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	683a      	ldr	r2, [r7, #0]
 8012a8c:	6978      	ldr	r0, [r7, #20]
 8012a8e:	f000 f8d5 	bl	8012c3c <prvInsertTimerInActiveList>
 8012a92:	4603      	mov	r3, r0
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d020      	beq.n	8012ada <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012a98:	2300      	movs	r3, #0
 8012a9a:	9300      	str	r3, [sp, #0]
 8012a9c:	2300      	movs	r3, #0
 8012a9e:	687a      	ldr	r2, [r7, #4]
 8012aa0:	2100      	movs	r1, #0
 8012aa2:	6978      	ldr	r0, [r7, #20]
 8012aa4:	f7ff ff88 	bl	80129b8 <xTimerGenericCommand>
 8012aa8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012aaa:	693b      	ldr	r3, [r7, #16]
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d114      	bne.n	8012ada <prvProcessExpiredTimer+0x86>
	__asm volatile
 8012ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ab4:	f383 8811 	msr	BASEPRI, r3
 8012ab8:	f3bf 8f6f 	isb	sy
 8012abc:	f3bf 8f4f 	dsb	sy
 8012ac0:	60fb      	str	r3, [r7, #12]
}
 8012ac2:	bf00      	nop
 8012ac4:	bf00      	nop
 8012ac6:	e7fd      	b.n	8012ac4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ac8:	697b      	ldr	r3, [r7, #20]
 8012aca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ace:	f023 0301 	bic.w	r3, r3, #1
 8012ad2:	b2da      	uxtb	r2, r3
 8012ad4:	697b      	ldr	r3, [r7, #20]
 8012ad6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012ada:	697b      	ldr	r3, [r7, #20]
 8012adc:	6a1b      	ldr	r3, [r3, #32]
 8012ade:	6978      	ldr	r0, [r7, #20]
 8012ae0:	4798      	blx	r3
}
 8012ae2:	bf00      	nop
 8012ae4:	3718      	adds	r7, #24
 8012ae6:	46bd      	mov	sp, r7
 8012ae8:	bd80      	pop	{r7, pc}
 8012aea:	bf00      	nop
 8012aec:	2000726c 	.word	0x2000726c

08012af0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012af0:	b580      	push	{r7, lr}
 8012af2:	b084      	sub	sp, #16
 8012af4:	af00      	add	r7, sp, #0
 8012af6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012af8:	f107 0308 	add.w	r3, r7, #8
 8012afc:	4618      	mov	r0, r3
 8012afe:	f000 f859 	bl	8012bb4 <prvGetNextExpireTime>
 8012b02:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012b04:	68bb      	ldr	r3, [r7, #8]
 8012b06:	4619      	mov	r1, r3
 8012b08:	68f8      	ldr	r0, [r7, #12]
 8012b0a:	f000 f805 	bl	8012b18 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012b0e:	f000 f8d7 	bl	8012cc0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012b12:	bf00      	nop
 8012b14:	e7f0      	b.n	8012af8 <prvTimerTask+0x8>
	...

08012b18 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b084      	sub	sp, #16
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
 8012b20:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012b22:	f7fe fe45 	bl	80117b0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012b26:	f107 0308 	add.w	r3, r7, #8
 8012b2a:	4618      	mov	r0, r3
 8012b2c:	f000 f866 	bl	8012bfc <prvSampleTimeNow>
 8012b30:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012b32:	68bb      	ldr	r3, [r7, #8]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d130      	bne.n	8012b9a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012b38:	683b      	ldr	r3, [r7, #0]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d10a      	bne.n	8012b54 <prvProcessTimerOrBlockTask+0x3c>
 8012b3e:	687a      	ldr	r2, [r7, #4]
 8012b40:	68fb      	ldr	r3, [r7, #12]
 8012b42:	429a      	cmp	r2, r3
 8012b44:	d806      	bhi.n	8012b54 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012b46:	f7fe fe41 	bl	80117cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012b4a:	68f9      	ldr	r1, [r7, #12]
 8012b4c:	6878      	ldr	r0, [r7, #4]
 8012b4e:	f7ff ff81 	bl	8012a54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012b52:	e024      	b.n	8012b9e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012b54:	683b      	ldr	r3, [r7, #0]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d008      	beq.n	8012b6c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012b5a:	4b13      	ldr	r3, [pc, #76]	@ (8012ba8 <prvProcessTimerOrBlockTask+0x90>)
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d101      	bne.n	8012b68 <prvProcessTimerOrBlockTask+0x50>
 8012b64:	2301      	movs	r3, #1
 8012b66:	e000      	b.n	8012b6a <prvProcessTimerOrBlockTask+0x52>
 8012b68:	2300      	movs	r3, #0
 8012b6a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8012bac <prvProcessTimerOrBlockTask+0x94>)
 8012b6e:	6818      	ldr	r0, [r3, #0]
 8012b70:	687a      	ldr	r2, [r7, #4]
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	1ad3      	subs	r3, r2, r3
 8012b76:	683a      	ldr	r2, [r7, #0]
 8012b78:	4619      	mov	r1, r3
 8012b7a:	f7fe fb0d 	bl	8011198 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012b7e:	f7fe fe25 	bl	80117cc <xTaskResumeAll>
 8012b82:	4603      	mov	r3, r0
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d10a      	bne.n	8012b9e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012b88:	4b09      	ldr	r3, [pc, #36]	@ (8012bb0 <prvProcessTimerOrBlockTask+0x98>)
 8012b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012b8e:	601a      	str	r2, [r3, #0]
 8012b90:	f3bf 8f4f 	dsb	sy
 8012b94:	f3bf 8f6f 	isb	sy
}
 8012b98:	e001      	b.n	8012b9e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012b9a:	f7fe fe17 	bl	80117cc <xTaskResumeAll>
}
 8012b9e:	bf00      	nop
 8012ba0:	3710      	adds	r7, #16
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	bd80      	pop	{r7, pc}
 8012ba6:	bf00      	nop
 8012ba8:	20007270 	.word	0x20007270
 8012bac:	20007274 	.word	0x20007274
 8012bb0:	e000ed04 	.word	0xe000ed04

08012bb4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012bb4:	b480      	push	{r7}
 8012bb6:	b085      	sub	sp, #20
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8012bf8 <prvGetNextExpireTime+0x44>)
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d101      	bne.n	8012bca <prvGetNextExpireTime+0x16>
 8012bc6:	2201      	movs	r2, #1
 8012bc8:	e000      	b.n	8012bcc <prvGetNextExpireTime+0x18>
 8012bca:	2200      	movs	r2, #0
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d105      	bne.n	8012be4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012bd8:	4b07      	ldr	r3, [pc, #28]	@ (8012bf8 <prvGetNextExpireTime+0x44>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	68db      	ldr	r3, [r3, #12]
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	60fb      	str	r3, [r7, #12]
 8012be2:	e001      	b.n	8012be8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012be4:	2300      	movs	r3, #0
 8012be6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012be8:	68fb      	ldr	r3, [r7, #12]
}
 8012bea:	4618      	mov	r0, r3
 8012bec:	3714      	adds	r7, #20
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf4:	4770      	bx	lr
 8012bf6:	bf00      	nop
 8012bf8:	2000726c 	.word	0x2000726c

08012bfc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b084      	sub	sp, #16
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012c04:	f7fe fe80 	bl	8011908 <xTaskGetTickCount>
 8012c08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8012c38 <prvSampleTimeNow+0x3c>)
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	68fa      	ldr	r2, [r7, #12]
 8012c10:	429a      	cmp	r2, r3
 8012c12:	d205      	bcs.n	8012c20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012c14:	f000 f93a 	bl	8012e8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	2201      	movs	r2, #1
 8012c1c:	601a      	str	r2, [r3, #0]
 8012c1e:	e002      	b.n	8012c26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	2200      	movs	r2, #0
 8012c24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012c26:	4a04      	ldr	r2, [pc, #16]	@ (8012c38 <prvSampleTimeNow+0x3c>)
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012c2c:	68fb      	ldr	r3, [r7, #12]
}
 8012c2e:	4618      	mov	r0, r3
 8012c30:	3710      	adds	r7, #16
 8012c32:	46bd      	mov	sp, r7
 8012c34:	bd80      	pop	{r7, pc}
 8012c36:	bf00      	nop
 8012c38:	2000727c 	.word	0x2000727c

08012c3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b086      	sub	sp, #24
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	60f8      	str	r0, [r7, #12]
 8012c44:	60b9      	str	r1, [r7, #8]
 8012c46:	607a      	str	r2, [r7, #4]
 8012c48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	68ba      	ldr	r2, [r7, #8]
 8012c52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012c54:	68fb      	ldr	r3, [r7, #12]
 8012c56:	68fa      	ldr	r2, [r7, #12]
 8012c58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012c5a:	68ba      	ldr	r2, [r7, #8]
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	429a      	cmp	r2, r3
 8012c60:	d812      	bhi.n	8012c88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c62:	687a      	ldr	r2, [r7, #4]
 8012c64:	683b      	ldr	r3, [r7, #0]
 8012c66:	1ad2      	subs	r2, r2, r3
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	699b      	ldr	r3, [r3, #24]
 8012c6c:	429a      	cmp	r2, r3
 8012c6e:	d302      	bcc.n	8012c76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012c70:	2301      	movs	r3, #1
 8012c72:	617b      	str	r3, [r7, #20]
 8012c74:	e01b      	b.n	8012cae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012c76:	4b10      	ldr	r3, [pc, #64]	@ (8012cb8 <prvInsertTimerInActiveList+0x7c>)
 8012c78:	681a      	ldr	r2, [r3, #0]
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	3304      	adds	r3, #4
 8012c7e:	4619      	mov	r1, r3
 8012c80:	4610      	mov	r0, r2
 8012c82:	f7fd f976 	bl	800ff72 <vListInsert>
 8012c86:	e012      	b.n	8012cae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012c88:	687a      	ldr	r2, [r7, #4]
 8012c8a:	683b      	ldr	r3, [r7, #0]
 8012c8c:	429a      	cmp	r2, r3
 8012c8e:	d206      	bcs.n	8012c9e <prvInsertTimerInActiveList+0x62>
 8012c90:	68ba      	ldr	r2, [r7, #8]
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	429a      	cmp	r2, r3
 8012c96:	d302      	bcc.n	8012c9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012c98:	2301      	movs	r3, #1
 8012c9a:	617b      	str	r3, [r7, #20]
 8012c9c:	e007      	b.n	8012cae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012c9e:	4b07      	ldr	r3, [pc, #28]	@ (8012cbc <prvInsertTimerInActiveList+0x80>)
 8012ca0:	681a      	ldr	r2, [r3, #0]
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	3304      	adds	r3, #4
 8012ca6:	4619      	mov	r1, r3
 8012ca8:	4610      	mov	r0, r2
 8012caa:	f7fd f962 	bl	800ff72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012cae:	697b      	ldr	r3, [r7, #20]
}
 8012cb0:	4618      	mov	r0, r3
 8012cb2:	3718      	adds	r7, #24
 8012cb4:	46bd      	mov	sp, r7
 8012cb6:	bd80      	pop	{r7, pc}
 8012cb8:	20007270 	.word	0x20007270
 8012cbc:	2000726c 	.word	0x2000726c

08012cc0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012cc0:	b580      	push	{r7, lr}
 8012cc2:	b08e      	sub	sp, #56	@ 0x38
 8012cc4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012cc6:	e0ce      	b.n	8012e66 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	da19      	bge.n	8012d02 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012cce:	1d3b      	adds	r3, r7, #4
 8012cd0:	3304      	adds	r3, #4
 8012cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	d10b      	bne.n	8012cf2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cde:	f383 8811 	msr	BASEPRI, r3
 8012ce2:	f3bf 8f6f 	isb	sy
 8012ce6:	f3bf 8f4f 	dsb	sy
 8012cea:	61fb      	str	r3, [r7, #28]
}
 8012cec:	bf00      	nop
 8012cee:	bf00      	nop
 8012cf0:	e7fd      	b.n	8012cee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012cf8:	6850      	ldr	r0, [r2, #4]
 8012cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012cfc:	6892      	ldr	r2, [r2, #8]
 8012cfe:	4611      	mov	r1, r2
 8012d00:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	f2c0 80ae 	blt.w	8012e66 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d10:	695b      	ldr	r3, [r3, #20]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d004      	beq.n	8012d20 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d18:	3304      	adds	r3, #4
 8012d1a:	4618      	mov	r0, r3
 8012d1c:	f7fd f962 	bl	800ffe4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012d20:	463b      	mov	r3, r7
 8012d22:	4618      	mov	r0, r3
 8012d24:	f7ff ff6a 	bl	8012bfc <prvSampleTimeNow>
 8012d28:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	2b09      	cmp	r3, #9
 8012d2e:	f200 8097 	bhi.w	8012e60 <prvProcessReceivedCommands+0x1a0>
 8012d32:	a201      	add	r2, pc, #4	@ (adr r2, 8012d38 <prvProcessReceivedCommands+0x78>)
 8012d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d38:	08012d61 	.word	0x08012d61
 8012d3c:	08012d61 	.word	0x08012d61
 8012d40:	08012d61 	.word	0x08012d61
 8012d44:	08012dd7 	.word	0x08012dd7
 8012d48:	08012deb 	.word	0x08012deb
 8012d4c:	08012e37 	.word	0x08012e37
 8012d50:	08012d61 	.word	0x08012d61
 8012d54:	08012d61 	.word	0x08012d61
 8012d58:	08012dd7 	.word	0x08012dd7
 8012d5c:	08012deb 	.word	0x08012deb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012d66:	f043 0301 	orr.w	r3, r3, #1
 8012d6a:	b2da      	uxtb	r2, r3
 8012d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012d72:	68ba      	ldr	r2, [r7, #8]
 8012d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d76:	699b      	ldr	r3, [r3, #24]
 8012d78:	18d1      	adds	r1, r2, r3
 8012d7a:	68bb      	ldr	r3, [r7, #8]
 8012d7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d80:	f7ff ff5c 	bl	8012c3c <prvInsertTimerInActiveList>
 8012d84:	4603      	mov	r3, r0
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d06c      	beq.n	8012e64 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d8c:	6a1b      	ldr	r3, [r3, #32]
 8012d8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d90:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012d98:	f003 0304 	and.w	r3, r3, #4
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d061      	beq.n	8012e64 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012da0:	68ba      	ldr	r2, [r7, #8]
 8012da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012da4:	699b      	ldr	r3, [r3, #24]
 8012da6:	441a      	add	r2, r3
 8012da8:	2300      	movs	r3, #0
 8012daa:	9300      	str	r3, [sp, #0]
 8012dac:	2300      	movs	r3, #0
 8012dae:	2100      	movs	r1, #0
 8012db0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012db2:	f7ff fe01 	bl	80129b8 <xTimerGenericCommand>
 8012db6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012db8:	6a3b      	ldr	r3, [r7, #32]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d152      	bne.n	8012e64 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dc2:	f383 8811 	msr	BASEPRI, r3
 8012dc6:	f3bf 8f6f 	isb	sy
 8012dca:	f3bf 8f4f 	dsb	sy
 8012dce:	61bb      	str	r3, [r7, #24]
}
 8012dd0:	bf00      	nop
 8012dd2:	bf00      	nop
 8012dd4:	e7fd      	b.n	8012dd2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ddc:	f023 0301 	bic.w	r3, r3, #1
 8012de0:	b2da      	uxtb	r2, r3
 8012de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012de4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012de8:	e03d      	b.n	8012e66 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012df0:	f043 0301 	orr.w	r3, r3, #1
 8012df4:	b2da      	uxtb	r2, r3
 8012df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012df8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012dfc:	68ba      	ldr	r2, [r7, #8]
 8012dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e00:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e04:	699b      	ldr	r3, [r3, #24]
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d10b      	bne.n	8012e22 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e0e:	f383 8811 	msr	BASEPRI, r3
 8012e12:	f3bf 8f6f 	isb	sy
 8012e16:	f3bf 8f4f 	dsb	sy
 8012e1a:	617b      	str	r3, [r7, #20]
}
 8012e1c:	bf00      	nop
 8012e1e:	bf00      	nop
 8012e20:	e7fd      	b.n	8012e1e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e24:	699a      	ldr	r2, [r3, #24]
 8012e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e28:	18d1      	adds	r1, r2, r3
 8012e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012e2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e30:	f7ff ff04 	bl	8012c3c <prvInsertTimerInActiveList>
					break;
 8012e34:	e017      	b.n	8012e66 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012e3c:	f003 0302 	and.w	r3, r3, #2
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d103      	bne.n	8012e4c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8012e44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012e46:	f000 fc07 	bl	8013658 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012e4a:	e00c      	b.n	8012e66 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012e52:	f023 0301 	bic.w	r3, r3, #1
 8012e56:	b2da      	uxtb	r2, r3
 8012e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012e5e:	e002      	b.n	8012e66 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8012e60:	bf00      	nop
 8012e62:	e000      	b.n	8012e66 <prvProcessReceivedCommands+0x1a6>
					break;
 8012e64:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012e66:	4b08      	ldr	r3, [pc, #32]	@ (8012e88 <prvProcessReceivedCommands+0x1c8>)
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	1d39      	adds	r1, r7, #4
 8012e6c:	2200      	movs	r2, #0
 8012e6e:	4618      	mov	r0, r3
 8012e70:	f7fd fd7e 	bl	8010970 <xQueueReceive>
 8012e74:	4603      	mov	r3, r0
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	f47f af26 	bne.w	8012cc8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012e7c:	bf00      	nop
 8012e7e:	bf00      	nop
 8012e80:	3730      	adds	r7, #48	@ 0x30
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}
 8012e86:	bf00      	nop
 8012e88:	20007274 	.word	0x20007274

08012e8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012e8c:	b580      	push	{r7, lr}
 8012e8e:	b088      	sub	sp, #32
 8012e90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012e92:	e049      	b.n	8012f28 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012e94:	4b2e      	ldr	r3, [pc, #184]	@ (8012f50 <prvSwitchTimerLists+0xc4>)
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	68db      	ldr	r3, [r3, #12]
 8012e9a:	681b      	ldr	r3, [r3, #0]
 8012e9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8012f50 <prvSwitchTimerLists+0xc4>)
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	68db      	ldr	r3, [r3, #12]
 8012ea4:	68db      	ldr	r3, [r3, #12]
 8012ea6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	3304      	adds	r3, #4
 8012eac:	4618      	mov	r0, r3
 8012eae:	f7fd f899 	bl	800ffe4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	6a1b      	ldr	r3, [r3, #32]
 8012eb6:	68f8      	ldr	r0, [r7, #12]
 8012eb8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012eba:	68fb      	ldr	r3, [r7, #12]
 8012ebc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ec0:	f003 0304 	and.w	r3, r3, #4
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d02f      	beq.n	8012f28 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	699b      	ldr	r3, [r3, #24]
 8012ecc:	693a      	ldr	r2, [r7, #16]
 8012ece:	4413      	add	r3, r2
 8012ed0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012ed2:	68ba      	ldr	r2, [r7, #8]
 8012ed4:	693b      	ldr	r3, [r7, #16]
 8012ed6:	429a      	cmp	r2, r3
 8012ed8:	d90e      	bls.n	8012ef8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012eda:	68fb      	ldr	r3, [r7, #12]
 8012edc:	68ba      	ldr	r2, [r7, #8]
 8012ede:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	68fa      	ldr	r2, [r7, #12]
 8012ee4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8012f50 <prvSwitchTimerLists+0xc4>)
 8012ee8:	681a      	ldr	r2, [r3, #0]
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	3304      	adds	r3, #4
 8012eee:	4619      	mov	r1, r3
 8012ef0:	4610      	mov	r0, r2
 8012ef2:	f7fd f83e 	bl	800ff72 <vListInsert>
 8012ef6:	e017      	b.n	8012f28 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012ef8:	2300      	movs	r3, #0
 8012efa:	9300      	str	r3, [sp, #0]
 8012efc:	2300      	movs	r3, #0
 8012efe:	693a      	ldr	r2, [r7, #16]
 8012f00:	2100      	movs	r1, #0
 8012f02:	68f8      	ldr	r0, [r7, #12]
 8012f04:	f7ff fd58 	bl	80129b8 <xTimerGenericCommand>
 8012f08:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d10b      	bne.n	8012f28 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f14:	f383 8811 	msr	BASEPRI, r3
 8012f18:	f3bf 8f6f 	isb	sy
 8012f1c:	f3bf 8f4f 	dsb	sy
 8012f20:	603b      	str	r3, [r7, #0]
}
 8012f22:	bf00      	nop
 8012f24:	bf00      	nop
 8012f26:	e7fd      	b.n	8012f24 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012f28:	4b09      	ldr	r3, [pc, #36]	@ (8012f50 <prvSwitchTimerLists+0xc4>)
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d1b0      	bne.n	8012e94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012f32:	4b07      	ldr	r3, [pc, #28]	@ (8012f50 <prvSwitchTimerLists+0xc4>)
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012f38:	4b06      	ldr	r3, [pc, #24]	@ (8012f54 <prvSwitchTimerLists+0xc8>)
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	4a04      	ldr	r2, [pc, #16]	@ (8012f50 <prvSwitchTimerLists+0xc4>)
 8012f3e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012f40:	4a04      	ldr	r2, [pc, #16]	@ (8012f54 <prvSwitchTimerLists+0xc8>)
 8012f42:	697b      	ldr	r3, [r7, #20]
 8012f44:	6013      	str	r3, [r2, #0]
}
 8012f46:	bf00      	nop
 8012f48:	3718      	adds	r7, #24
 8012f4a:	46bd      	mov	sp, r7
 8012f4c:	bd80      	pop	{r7, pc}
 8012f4e:	bf00      	nop
 8012f50:	2000726c 	.word	0x2000726c
 8012f54:	20007270 	.word	0x20007270

08012f58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b082      	sub	sp, #8
 8012f5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012f5e:	f000 f98b 	bl	8013278 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012f62:	4b15      	ldr	r3, [pc, #84]	@ (8012fb8 <prvCheckForValidListAndQueue+0x60>)
 8012f64:	681b      	ldr	r3, [r3, #0]
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d120      	bne.n	8012fac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012f6a:	4814      	ldr	r0, [pc, #80]	@ (8012fbc <prvCheckForValidListAndQueue+0x64>)
 8012f6c:	f7fc ffb0 	bl	800fed0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012f70:	4813      	ldr	r0, [pc, #76]	@ (8012fc0 <prvCheckForValidListAndQueue+0x68>)
 8012f72:	f7fc ffad 	bl	800fed0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012f76:	4b13      	ldr	r3, [pc, #76]	@ (8012fc4 <prvCheckForValidListAndQueue+0x6c>)
 8012f78:	4a10      	ldr	r2, [pc, #64]	@ (8012fbc <prvCheckForValidListAndQueue+0x64>)
 8012f7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012f7c:	4b12      	ldr	r3, [pc, #72]	@ (8012fc8 <prvCheckForValidListAndQueue+0x70>)
 8012f7e:	4a10      	ldr	r2, [pc, #64]	@ (8012fc0 <prvCheckForValidListAndQueue+0x68>)
 8012f80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012f82:	2300      	movs	r3, #0
 8012f84:	9300      	str	r3, [sp, #0]
 8012f86:	4b11      	ldr	r3, [pc, #68]	@ (8012fcc <prvCheckForValidListAndQueue+0x74>)
 8012f88:	4a11      	ldr	r2, [pc, #68]	@ (8012fd0 <prvCheckForValidListAndQueue+0x78>)
 8012f8a:	2110      	movs	r1, #16
 8012f8c:	200a      	movs	r0, #10
 8012f8e:	f7fd f8bd 	bl	801010c <xQueueGenericCreateStatic>
 8012f92:	4603      	mov	r3, r0
 8012f94:	4a08      	ldr	r2, [pc, #32]	@ (8012fb8 <prvCheckForValidListAndQueue+0x60>)
 8012f96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012f98:	4b07      	ldr	r3, [pc, #28]	@ (8012fb8 <prvCheckForValidListAndQueue+0x60>)
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d005      	beq.n	8012fac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012fa0:	4b05      	ldr	r3, [pc, #20]	@ (8012fb8 <prvCheckForValidListAndQueue+0x60>)
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	490b      	ldr	r1, [pc, #44]	@ (8012fd4 <prvCheckForValidListAndQueue+0x7c>)
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	f7fe f8a2 	bl	80110f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012fac:	f000 f996 	bl	80132dc <vPortExitCritical>
}
 8012fb0:	bf00      	nop
 8012fb2:	46bd      	mov	sp, r7
 8012fb4:	bd80      	pop	{r7, pc}
 8012fb6:	bf00      	nop
 8012fb8:	20007274 	.word	0x20007274
 8012fbc:	20007244 	.word	0x20007244
 8012fc0:	20007258 	.word	0x20007258
 8012fc4:	2000726c 	.word	0x2000726c
 8012fc8:	20007270 	.word	0x20007270
 8012fcc:	20007320 	.word	0x20007320
 8012fd0:	20007280 	.word	0x20007280
 8012fd4:	0801fa20 	.word	0x0801fa20

08012fd8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b08a      	sub	sp, #40	@ 0x28
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	60f8      	str	r0, [r7, #12]
 8012fe0:	60b9      	str	r1, [r7, #8]
 8012fe2:	607a      	str	r2, [r7, #4]
 8012fe4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8012fe6:	f06f 0301 	mvn.w	r3, #1
 8012fea:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8012ff0:	68bb      	ldr	r3, [r7, #8]
 8012ff2:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012ff8:	4b06      	ldr	r3, [pc, #24]	@ (8013014 <xTimerPendFunctionCallFromISR+0x3c>)
 8012ffa:	6818      	ldr	r0, [r3, #0]
 8012ffc:	f107 0114 	add.w	r1, r7, #20
 8013000:	2300      	movs	r3, #0
 8013002:	683a      	ldr	r2, [r7, #0]
 8013004:	f7fd fb86 	bl	8010714 <xQueueGenericSendFromISR>
 8013008:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 801300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 801300c:	4618      	mov	r0, r3
 801300e:	3728      	adds	r7, #40	@ 0x28
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}
 8013014:	20007274 	.word	0x20007274

08013018 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013018:	b480      	push	{r7}
 801301a:	b085      	sub	sp, #20
 801301c:	af00      	add	r7, sp, #0
 801301e:	60f8      	str	r0, [r7, #12]
 8013020:	60b9      	str	r1, [r7, #8]
 8013022:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	3b04      	subs	r3, #4
 8013028:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013030:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	3b04      	subs	r3, #4
 8013036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013038:	68bb      	ldr	r3, [r7, #8]
 801303a:	f023 0201 	bic.w	r2, r3, #1
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013042:	68fb      	ldr	r3, [r7, #12]
 8013044:	3b04      	subs	r3, #4
 8013046:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013048:	4a0c      	ldr	r2, [pc, #48]	@ (801307c <pxPortInitialiseStack+0x64>)
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	3b14      	subs	r3, #20
 8013052:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013054:	687a      	ldr	r2, [r7, #4]
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	3b04      	subs	r3, #4
 801305e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013060:	68fb      	ldr	r3, [r7, #12]
 8013062:	f06f 0202 	mvn.w	r2, #2
 8013066:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013068:	68fb      	ldr	r3, [r7, #12]
 801306a:	3b20      	subs	r3, #32
 801306c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801306e:	68fb      	ldr	r3, [r7, #12]
}
 8013070:	4618      	mov	r0, r3
 8013072:	3714      	adds	r7, #20
 8013074:	46bd      	mov	sp, r7
 8013076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801307a:	4770      	bx	lr
 801307c:	08013081 	.word	0x08013081

08013080 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013080:	b480      	push	{r7}
 8013082:	b085      	sub	sp, #20
 8013084:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013086:	2300      	movs	r3, #0
 8013088:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801308a:	4b13      	ldr	r3, [pc, #76]	@ (80130d8 <prvTaskExitError+0x58>)
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013092:	d00b      	beq.n	80130ac <prvTaskExitError+0x2c>
	__asm volatile
 8013094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013098:	f383 8811 	msr	BASEPRI, r3
 801309c:	f3bf 8f6f 	isb	sy
 80130a0:	f3bf 8f4f 	dsb	sy
 80130a4:	60fb      	str	r3, [r7, #12]
}
 80130a6:	bf00      	nop
 80130a8:	bf00      	nop
 80130aa:	e7fd      	b.n	80130a8 <prvTaskExitError+0x28>
	__asm volatile
 80130ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130b0:	f383 8811 	msr	BASEPRI, r3
 80130b4:	f3bf 8f6f 	isb	sy
 80130b8:	f3bf 8f4f 	dsb	sy
 80130bc:	60bb      	str	r3, [r7, #8]
}
 80130be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80130c0:	bf00      	nop
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d0fc      	beq.n	80130c2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80130c8:	bf00      	nop
 80130ca:	bf00      	nop
 80130cc:	3714      	adds	r7, #20
 80130ce:	46bd      	mov	sp, r7
 80130d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d4:	4770      	bx	lr
 80130d6:	bf00      	nop
 80130d8:	20000028 	.word	0x20000028
 80130dc:	00000000 	.word	0x00000000

080130e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80130e0:	4b07      	ldr	r3, [pc, #28]	@ (8013100 <pxCurrentTCBConst2>)
 80130e2:	6819      	ldr	r1, [r3, #0]
 80130e4:	6808      	ldr	r0, [r1, #0]
 80130e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130ea:	f380 8809 	msr	PSP, r0
 80130ee:	f3bf 8f6f 	isb	sy
 80130f2:	f04f 0000 	mov.w	r0, #0
 80130f6:	f380 8811 	msr	BASEPRI, r0
 80130fa:	4770      	bx	lr
 80130fc:	f3af 8000 	nop.w

08013100 <pxCurrentTCBConst2>:
 8013100:	20006d44 	.word	0x20006d44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013104:	bf00      	nop
 8013106:	bf00      	nop

08013108 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013108:	4808      	ldr	r0, [pc, #32]	@ (801312c <prvPortStartFirstTask+0x24>)
 801310a:	6800      	ldr	r0, [r0, #0]
 801310c:	6800      	ldr	r0, [r0, #0]
 801310e:	f380 8808 	msr	MSP, r0
 8013112:	f04f 0000 	mov.w	r0, #0
 8013116:	f380 8814 	msr	CONTROL, r0
 801311a:	b662      	cpsie	i
 801311c:	b661      	cpsie	f
 801311e:	f3bf 8f4f 	dsb	sy
 8013122:	f3bf 8f6f 	isb	sy
 8013126:	df00      	svc	0
 8013128:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801312a:	bf00      	nop
 801312c:	e000ed08 	.word	0xe000ed08

08013130 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b086      	sub	sp, #24
 8013134:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013136:	4b47      	ldr	r3, [pc, #284]	@ (8013254 <xPortStartScheduler+0x124>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	4a47      	ldr	r2, [pc, #284]	@ (8013258 <xPortStartScheduler+0x128>)
 801313c:	4293      	cmp	r3, r2
 801313e:	d10b      	bne.n	8013158 <xPortStartScheduler+0x28>
	__asm volatile
 8013140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013144:	f383 8811 	msr	BASEPRI, r3
 8013148:	f3bf 8f6f 	isb	sy
 801314c:	f3bf 8f4f 	dsb	sy
 8013150:	60fb      	str	r3, [r7, #12]
}
 8013152:	bf00      	nop
 8013154:	bf00      	nop
 8013156:	e7fd      	b.n	8013154 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013158:	4b3e      	ldr	r3, [pc, #248]	@ (8013254 <xPortStartScheduler+0x124>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	4a3f      	ldr	r2, [pc, #252]	@ (801325c <xPortStartScheduler+0x12c>)
 801315e:	4293      	cmp	r3, r2
 8013160:	d10b      	bne.n	801317a <xPortStartScheduler+0x4a>
	__asm volatile
 8013162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013166:	f383 8811 	msr	BASEPRI, r3
 801316a:	f3bf 8f6f 	isb	sy
 801316e:	f3bf 8f4f 	dsb	sy
 8013172:	613b      	str	r3, [r7, #16]
}
 8013174:	bf00      	nop
 8013176:	bf00      	nop
 8013178:	e7fd      	b.n	8013176 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801317a:	4b39      	ldr	r3, [pc, #228]	@ (8013260 <xPortStartScheduler+0x130>)
 801317c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801317e:	697b      	ldr	r3, [r7, #20]
 8013180:	781b      	ldrb	r3, [r3, #0]
 8013182:	b2db      	uxtb	r3, r3
 8013184:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013186:	697b      	ldr	r3, [r7, #20]
 8013188:	22ff      	movs	r2, #255	@ 0xff
 801318a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801318c:	697b      	ldr	r3, [r7, #20]
 801318e:	781b      	ldrb	r3, [r3, #0]
 8013190:	b2db      	uxtb	r3, r3
 8013192:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013194:	78fb      	ldrb	r3, [r7, #3]
 8013196:	b2db      	uxtb	r3, r3
 8013198:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801319c:	b2da      	uxtb	r2, r3
 801319e:	4b31      	ldr	r3, [pc, #196]	@ (8013264 <xPortStartScheduler+0x134>)
 80131a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80131a2:	4b31      	ldr	r3, [pc, #196]	@ (8013268 <xPortStartScheduler+0x138>)
 80131a4:	2207      	movs	r2, #7
 80131a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80131a8:	e009      	b.n	80131be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80131aa:	4b2f      	ldr	r3, [pc, #188]	@ (8013268 <xPortStartScheduler+0x138>)
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	3b01      	subs	r3, #1
 80131b0:	4a2d      	ldr	r2, [pc, #180]	@ (8013268 <xPortStartScheduler+0x138>)
 80131b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80131b4:	78fb      	ldrb	r3, [r7, #3]
 80131b6:	b2db      	uxtb	r3, r3
 80131b8:	005b      	lsls	r3, r3, #1
 80131ba:	b2db      	uxtb	r3, r3
 80131bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80131be:	78fb      	ldrb	r3, [r7, #3]
 80131c0:	b2db      	uxtb	r3, r3
 80131c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80131c6:	2b80      	cmp	r3, #128	@ 0x80
 80131c8:	d0ef      	beq.n	80131aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80131ca:	4b27      	ldr	r3, [pc, #156]	@ (8013268 <xPortStartScheduler+0x138>)
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	f1c3 0307 	rsb	r3, r3, #7
 80131d2:	2b04      	cmp	r3, #4
 80131d4:	d00b      	beq.n	80131ee <xPortStartScheduler+0xbe>
	__asm volatile
 80131d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131da:	f383 8811 	msr	BASEPRI, r3
 80131de:	f3bf 8f6f 	isb	sy
 80131e2:	f3bf 8f4f 	dsb	sy
 80131e6:	60bb      	str	r3, [r7, #8]
}
 80131e8:	bf00      	nop
 80131ea:	bf00      	nop
 80131ec:	e7fd      	b.n	80131ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80131ee:	4b1e      	ldr	r3, [pc, #120]	@ (8013268 <xPortStartScheduler+0x138>)
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	021b      	lsls	r3, r3, #8
 80131f4:	4a1c      	ldr	r2, [pc, #112]	@ (8013268 <xPortStartScheduler+0x138>)
 80131f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80131f8:	4b1b      	ldr	r3, [pc, #108]	@ (8013268 <xPortStartScheduler+0x138>)
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013200:	4a19      	ldr	r2, [pc, #100]	@ (8013268 <xPortStartScheduler+0x138>)
 8013202:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	b2da      	uxtb	r2, r3
 8013208:	697b      	ldr	r3, [r7, #20]
 801320a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801320c:	4b17      	ldr	r3, [pc, #92]	@ (801326c <xPortStartScheduler+0x13c>)
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	4a16      	ldr	r2, [pc, #88]	@ (801326c <xPortStartScheduler+0x13c>)
 8013212:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013216:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013218:	4b14      	ldr	r3, [pc, #80]	@ (801326c <xPortStartScheduler+0x13c>)
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	4a13      	ldr	r2, [pc, #76]	@ (801326c <xPortStartScheduler+0x13c>)
 801321e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013222:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013224:	f000 f8da 	bl	80133dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013228:	4b11      	ldr	r3, [pc, #68]	@ (8013270 <xPortStartScheduler+0x140>)
 801322a:	2200      	movs	r2, #0
 801322c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801322e:	f000 f8f9 	bl	8013424 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013232:	4b10      	ldr	r3, [pc, #64]	@ (8013274 <xPortStartScheduler+0x144>)
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	4a0f      	ldr	r2, [pc, #60]	@ (8013274 <xPortStartScheduler+0x144>)
 8013238:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801323c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801323e:	f7ff ff63 	bl	8013108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013242:	f7fe fc3d 	bl	8011ac0 <vTaskSwitchContext>
	prvTaskExitError();
 8013246:	f7ff ff1b 	bl	8013080 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801324a:	2300      	movs	r3, #0
}
 801324c:	4618      	mov	r0, r3
 801324e:	3718      	adds	r7, #24
 8013250:	46bd      	mov	sp, r7
 8013252:	bd80      	pop	{r7, pc}
 8013254:	e000ed00 	.word	0xe000ed00
 8013258:	410fc271 	.word	0x410fc271
 801325c:	410fc270 	.word	0x410fc270
 8013260:	e000e400 	.word	0xe000e400
 8013264:	20007370 	.word	0x20007370
 8013268:	20007374 	.word	0x20007374
 801326c:	e000ed20 	.word	0xe000ed20
 8013270:	20000028 	.word	0x20000028
 8013274:	e000ef34 	.word	0xe000ef34

08013278 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013278:	b480      	push	{r7}
 801327a:	b083      	sub	sp, #12
 801327c:	af00      	add	r7, sp, #0
	__asm volatile
 801327e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013282:	f383 8811 	msr	BASEPRI, r3
 8013286:	f3bf 8f6f 	isb	sy
 801328a:	f3bf 8f4f 	dsb	sy
 801328e:	607b      	str	r3, [r7, #4]
}
 8013290:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013292:	4b10      	ldr	r3, [pc, #64]	@ (80132d4 <vPortEnterCritical+0x5c>)
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	3301      	adds	r3, #1
 8013298:	4a0e      	ldr	r2, [pc, #56]	@ (80132d4 <vPortEnterCritical+0x5c>)
 801329a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801329c:	4b0d      	ldr	r3, [pc, #52]	@ (80132d4 <vPortEnterCritical+0x5c>)
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	2b01      	cmp	r3, #1
 80132a2:	d110      	bne.n	80132c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80132a4:	4b0c      	ldr	r3, [pc, #48]	@ (80132d8 <vPortEnterCritical+0x60>)
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	b2db      	uxtb	r3, r3
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d00b      	beq.n	80132c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80132ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132b2:	f383 8811 	msr	BASEPRI, r3
 80132b6:	f3bf 8f6f 	isb	sy
 80132ba:	f3bf 8f4f 	dsb	sy
 80132be:	603b      	str	r3, [r7, #0]
}
 80132c0:	bf00      	nop
 80132c2:	bf00      	nop
 80132c4:	e7fd      	b.n	80132c2 <vPortEnterCritical+0x4a>
	}
}
 80132c6:	bf00      	nop
 80132c8:	370c      	adds	r7, #12
 80132ca:	46bd      	mov	sp, r7
 80132cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132d0:	4770      	bx	lr
 80132d2:	bf00      	nop
 80132d4:	20000028 	.word	0x20000028
 80132d8:	e000ed04 	.word	0xe000ed04

080132dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80132dc:	b480      	push	{r7}
 80132de:	b083      	sub	sp, #12
 80132e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80132e2:	4b12      	ldr	r3, [pc, #72]	@ (801332c <vPortExitCritical+0x50>)
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d10b      	bne.n	8013302 <vPortExitCritical+0x26>
	__asm volatile
 80132ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132ee:	f383 8811 	msr	BASEPRI, r3
 80132f2:	f3bf 8f6f 	isb	sy
 80132f6:	f3bf 8f4f 	dsb	sy
 80132fa:	607b      	str	r3, [r7, #4]
}
 80132fc:	bf00      	nop
 80132fe:	bf00      	nop
 8013300:	e7fd      	b.n	80132fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013302:	4b0a      	ldr	r3, [pc, #40]	@ (801332c <vPortExitCritical+0x50>)
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	3b01      	subs	r3, #1
 8013308:	4a08      	ldr	r2, [pc, #32]	@ (801332c <vPortExitCritical+0x50>)
 801330a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801330c:	4b07      	ldr	r3, [pc, #28]	@ (801332c <vPortExitCritical+0x50>)
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	2b00      	cmp	r3, #0
 8013312:	d105      	bne.n	8013320 <vPortExitCritical+0x44>
 8013314:	2300      	movs	r3, #0
 8013316:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013318:	683b      	ldr	r3, [r7, #0]
 801331a:	f383 8811 	msr	BASEPRI, r3
}
 801331e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013320:	bf00      	nop
 8013322:	370c      	adds	r7, #12
 8013324:	46bd      	mov	sp, r7
 8013326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801332a:	4770      	bx	lr
 801332c:	20000028 	.word	0x20000028

08013330 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013330:	f3ef 8009 	mrs	r0, PSP
 8013334:	f3bf 8f6f 	isb	sy
 8013338:	4b15      	ldr	r3, [pc, #84]	@ (8013390 <pxCurrentTCBConst>)
 801333a:	681a      	ldr	r2, [r3, #0]
 801333c:	f01e 0f10 	tst.w	lr, #16
 8013340:	bf08      	it	eq
 8013342:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013346:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801334a:	6010      	str	r0, [r2, #0]
 801334c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013350:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013354:	f380 8811 	msr	BASEPRI, r0
 8013358:	f3bf 8f4f 	dsb	sy
 801335c:	f3bf 8f6f 	isb	sy
 8013360:	f7fe fbae 	bl	8011ac0 <vTaskSwitchContext>
 8013364:	f04f 0000 	mov.w	r0, #0
 8013368:	f380 8811 	msr	BASEPRI, r0
 801336c:	bc09      	pop	{r0, r3}
 801336e:	6819      	ldr	r1, [r3, #0]
 8013370:	6808      	ldr	r0, [r1, #0]
 8013372:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013376:	f01e 0f10 	tst.w	lr, #16
 801337a:	bf08      	it	eq
 801337c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013380:	f380 8809 	msr	PSP, r0
 8013384:	f3bf 8f6f 	isb	sy
 8013388:	4770      	bx	lr
 801338a:	bf00      	nop
 801338c:	f3af 8000 	nop.w

08013390 <pxCurrentTCBConst>:
 8013390:	20006d44 	.word	0x20006d44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013394:	bf00      	nop
 8013396:	bf00      	nop

08013398 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b082      	sub	sp, #8
 801339c:	af00      	add	r7, sp, #0
	__asm volatile
 801339e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133a2:	f383 8811 	msr	BASEPRI, r3
 80133a6:	f3bf 8f6f 	isb	sy
 80133aa:	f3bf 8f4f 	dsb	sy
 80133ae:	607b      	str	r3, [r7, #4]
}
 80133b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80133b2:	f7fe facb 	bl	801194c <xTaskIncrementTick>
 80133b6:	4603      	mov	r3, r0
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d003      	beq.n	80133c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80133bc:	4b06      	ldr	r3, [pc, #24]	@ (80133d8 <xPortSysTickHandler+0x40>)
 80133be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80133c2:	601a      	str	r2, [r3, #0]
 80133c4:	2300      	movs	r3, #0
 80133c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80133c8:	683b      	ldr	r3, [r7, #0]
 80133ca:	f383 8811 	msr	BASEPRI, r3
}
 80133ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80133d0:	bf00      	nop
 80133d2:	3708      	adds	r7, #8
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}
 80133d8:	e000ed04 	.word	0xe000ed04

080133dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80133dc:	b480      	push	{r7}
 80133de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80133e0:	4b0b      	ldr	r3, [pc, #44]	@ (8013410 <vPortSetupTimerInterrupt+0x34>)
 80133e2:	2200      	movs	r2, #0
 80133e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80133e6:	4b0b      	ldr	r3, [pc, #44]	@ (8013414 <vPortSetupTimerInterrupt+0x38>)
 80133e8:	2200      	movs	r2, #0
 80133ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80133ec:	4b0a      	ldr	r3, [pc, #40]	@ (8013418 <vPortSetupTimerInterrupt+0x3c>)
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	4a0a      	ldr	r2, [pc, #40]	@ (801341c <vPortSetupTimerInterrupt+0x40>)
 80133f2:	fba2 2303 	umull	r2, r3, r2, r3
 80133f6:	099b      	lsrs	r3, r3, #6
 80133f8:	4a09      	ldr	r2, [pc, #36]	@ (8013420 <vPortSetupTimerInterrupt+0x44>)
 80133fa:	3b01      	subs	r3, #1
 80133fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80133fe:	4b04      	ldr	r3, [pc, #16]	@ (8013410 <vPortSetupTimerInterrupt+0x34>)
 8013400:	2207      	movs	r2, #7
 8013402:	601a      	str	r2, [r3, #0]
}
 8013404:	bf00      	nop
 8013406:	46bd      	mov	sp, r7
 8013408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801340c:	4770      	bx	lr
 801340e:	bf00      	nop
 8013410:	e000e010 	.word	0xe000e010
 8013414:	e000e018 	.word	0xe000e018
 8013418:	20000008 	.word	0x20000008
 801341c:	10624dd3 	.word	0x10624dd3
 8013420:	e000e014 	.word	0xe000e014

08013424 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013424:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013434 <vPortEnableVFP+0x10>
 8013428:	6801      	ldr	r1, [r0, #0]
 801342a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801342e:	6001      	str	r1, [r0, #0]
 8013430:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013432:	bf00      	nop
 8013434:	e000ed88 	.word	0xe000ed88

08013438 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013438:	b480      	push	{r7}
 801343a:	b085      	sub	sp, #20
 801343c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801343e:	f3ef 8305 	mrs	r3, IPSR
 8013442:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	2b0f      	cmp	r3, #15
 8013448:	d915      	bls.n	8013476 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801344a:	4a18      	ldr	r2, [pc, #96]	@ (80134ac <vPortValidateInterruptPriority+0x74>)
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	4413      	add	r3, r2
 8013450:	781b      	ldrb	r3, [r3, #0]
 8013452:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013454:	4b16      	ldr	r3, [pc, #88]	@ (80134b0 <vPortValidateInterruptPriority+0x78>)
 8013456:	781b      	ldrb	r3, [r3, #0]
 8013458:	7afa      	ldrb	r2, [r7, #11]
 801345a:	429a      	cmp	r2, r3
 801345c:	d20b      	bcs.n	8013476 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801345e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013462:	f383 8811 	msr	BASEPRI, r3
 8013466:	f3bf 8f6f 	isb	sy
 801346a:	f3bf 8f4f 	dsb	sy
 801346e:	607b      	str	r3, [r7, #4]
}
 8013470:	bf00      	nop
 8013472:	bf00      	nop
 8013474:	e7fd      	b.n	8013472 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013476:	4b0f      	ldr	r3, [pc, #60]	@ (80134b4 <vPortValidateInterruptPriority+0x7c>)
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801347e:	4b0e      	ldr	r3, [pc, #56]	@ (80134b8 <vPortValidateInterruptPriority+0x80>)
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	429a      	cmp	r2, r3
 8013484:	d90b      	bls.n	801349e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801348a:	f383 8811 	msr	BASEPRI, r3
 801348e:	f3bf 8f6f 	isb	sy
 8013492:	f3bf 8f4f 	dsb	sy
 8013496:	603b      	str	r3, [r7, #0]
}
 8013498:	bf00      	nop
 801349a:	bf00      	nop
 801349c:	e7fd      	b.n	801349a <vPortValidateInterruptPriority+0x62>
	}
 801349e:	bf00      	nop
 80134a0:	3714      	adds	r7, #20
 80134a2:	46bd      	mov	sp, r7
 80134a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a8:	4770      	bx	lr
 80134aa:	bf00      	nop
 80134ac:	e000e3f0 	.word	0xe000e3f0
 80134b0:	20007370 	.word	0x20007370
 80134b4:	e000ed0c 	.word	0xe000ed0c
 80134b8:	20007374 	.word	0x20007374

080134bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	b08a      	sub	sp, #40	@ 0x28
 80134c0:	af00      	add	r7, sp, #0
 80134c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80134c4:	2300      	movs	r3, #0
 80134c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80134c8:	f7fe f972 	bl	80117b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80134cc:	4b5c      	ldr	r3, [pc, #368]	@ (8013640 <pvPortMalloc+0x184>)
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d101      	bne.n	80134d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80134d4:	f000 f924 	bl	8013720 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80134d8:	4b5a      	ldr	r3, [pc, #360]	@ (8013644 <pvPortMalloc+0x188>)
 80134da:	681a      	ldr	r2, [r3, #0]
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	4013      	ands	r3, r2
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	f040 8095 	bne.w	8013610 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d01e      	beq.n	801352a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80134ec:	2208      	movs	r2, #8
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	4413      	add	r3, r2
 80134f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	f003 0307 	and.w	r3, r3, #7
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d015      	beq.n	801352a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	f023 0307 	bic.w	r3, r3, #7
 8013504:	3308      	adds	r3, #8
 8013506:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	f003 0307 	and.w	r3, r3, #7
 801350e:	2b00      	cmp	r3, #0
 8013510:	d00b      	beq.n	801352a <pvPortMalloc+0x6e>
	__asm volatile
 8013512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013516:	f383 8811 	msr	BASEPRI, r3
 801351a:	f3bf 8f6f 	isb	sy
 801351e:	f3bf 8f4f 	dsb	sy
 8013522:	617b      	str	r3, [r7, #20]
}
 8013524:	bf00      	nop
 8013526:	bf00      	nop
 8013528:	e7fd      	b.n	8013526 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d06f      	beq.n	8013610 <pvPortMalloc+0x154>
 8013530:	4b45      	ldr	r3, [pc, #276]	@ (8013648 <pvPortMalloc+0x18c>)
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	687a      	ldr	r2, [r7, #4]
 8013536:	429a      	cmp	r2, r3
 8013538:	d86a      	bhi.n	8013610 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801353a:	4b44      	ldr	r3, [pc, #272]	@ (801364c <pvPortMalloc+0x190>)
 801353c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801353e:	4b43      	ldr	r3, [pc, #268]	@ (801364c <pvPortMalloc+0x190>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013544:	e004      	b.n	8013550 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013548:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801354a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013552:	685b      	ldr	r3, [r3, #4]
 8013554:	687a      	ldr	r2, [r7, #4]
 8013556:	429a      	cmp	r2, r3
 8013558:	d903      	bls.n	8013562 <pvPortMalloc+0xa6>
 801355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	2b00      	cmp	r3, #0
 8013560:	d1f1      	bne.n	8013546 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013562:	4b37      	ldr	r3, [pc, #220]	@ (8013640 <pvPortMalloc+0x184>)
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013568:	429a      	cmp	r2, r3
 801356a:	d051      	beq.n	8013610 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801356c:	6a3b      	ldr	r3, [r7, #32]
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	2208      	movs	r2, #8
 8013572:	4413      	add	r3, r2
 8013574:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013578:	681a      	ldr	r2, [r3, #0]
 801357a:	6a3b      	ldr	r3, [r7, #32]
 801357c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801357e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013580:	685a      	ldr	r2, [r3, #4]
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	1ad2      	subs	r2, r2, r3
 8013586:	2308      	movs	r3, #8
 8013588:	005b      	lsls	r3, r3, #1
 801358a:	429a      	cmp	r2, r3
 801358c:	d920      	bls.n	80135d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801358e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	4413      	add	r3, r2
 8013594:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013596:	69bb      	ldr	r3, [r7, #24]
 8013598:	f003 0307 	and.w	r3, r3, #7
 801359c:	2b00      	cmp	r3, #0
 801359e:	d00b      	beq.n	80135b8 <pvPortMalloc+0xfc>
	__asm volatile
 80135a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135a4:	f383 8811 	msr	BASEPRI, r3
 80135a8:	f3bf 8f6f 	isb	sy
 80135ac:	f3bf 8f4f 	dsb	sy
 80135b0:	613b      	str	r3, [r7, #16]
}
 80135b2:	bf00      	nop
 80135b4:	bf00      	nop
 80135b6:	e7fd      	b.n	80135b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80135b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135ba:	685a      	ldr	r2, [r3, #4]
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	1ad2      	subs	r2, r2, r3
 80135c0:	69bb      	ldr	r3, [r7, #24]
 80135c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80135c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135c6:	687a      	ldr	r2, [r7, #4]
 80135c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80135ca:	69b8      	ldr	r0, [r7, #24]
 80135cc:	f000 f90a 	bl	80137e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80135d0:	4b1d      	ldr	r3, [pc, #116]	@ (8013648 <pvPortMalloc+0x18c>)
 80135d2:	681a      	ldr	r2, [r3, #0]
 80135d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135d6:	685b      	ldr	r3, [r3, #4]
 80135d8:	1ad3      	subs	r3, r2, r3
 80135da:	4a1b      	ldr	r2, [pc, #108]	@ (8013648 <pvPortMalloc+0x18c>)
 80135dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80135de:	4b1a      	ldr	r3, [pc, #104]	@ (8013648 <pvPortMalloc+0x18c>)
 80135e0:	681a      	ldr	r2, [r3, #0]
 80135e2:	4b1b      	ldr	r3, [pc, #108]	@ (8013650 <pvPortMalloc+0x194>)
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	429a      	cmp	r2, r3
 80135e8:	d203      	bcs.n	80135f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80135ea:	4b17      	ldr	r3, [pc, #92]	@ (8013648 <pvPortMalloc+0x18c>)
 80135ec:	681b      	ldr	r3, [r3, #0]
 80135ee:	4a18      	ldr	r2, [pc, #96]	@ (8013650 <pvPortMalloc+0x194>)
 80135f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80135f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135f4:	685a      	ldr	r2, [r3, #4]
 80135f6:	4b13      	ldr	r3, [pc, #76]	@ (8013644 <pvPortMalloc+0x188>)
 80135f8:	681b      	ldr	r3, [r3, #0]
 80135fa:	431a      	orrs	r2, r3
 80135fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013602:	2200      	movs	r2, #0
 8013604:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013606:	4b13      	ldr	r3, [pc, #76]	@ (8013654 <pvPortMalloc+0x198>)
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	3301      	adds	r3, #1
 801360c:	4a11      	ldr	r2, [pc, #68]	@ (8013654 <pvPortMalloc+0x198>)
 801360e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013610:	f7fe f8dc 	bl	80117cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013614:	69fb      	ldr	r3, [r7, #28]
 8013616:	f003 0307 	and.w	r3, r3, #7
 801361a:	2b00      	cmp	r3, #0
 801361c:	d00b      	beq.n	8013636 <pvPortMalloc+0x17a>
	__asm volatile
 801361e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013622:	f383 8811 	msr	BASEPRI, r3
 8013626:	f3bf 8f6f 	isb	sy
 801362a:	f3bf 8f4f 	dsb	sy
 801362e:	60fb      	str	r3, [r7, #12]
}
 8013630:	bf00      	nop
 8013632:	bf00      	nop
 8013634:	e7fd      	b.n	8013632 <pvPortMalloc+0x176>
	return pvReturn;
 8013636:	69fb      	ldr	r3, [r7, #28]
}
 8013638:	4618      	mov	r0, r3
 801363a:	3728      	adds	r7, #40	@ 0x28
 801363c:	46bd      	mov	sp, r7
 801363e:	bd80      	pop	{r7, pc}
 8013640:	2000f380 	.word	0x2000f380
 8013644:	2000f394 	.word	0x2000f394
 8013648:	2000f384 	.word	0x2000f384
 801364c:	2000f378 	.word	0x2000f378
 8013650:	2000f388 	.word	0x2000f388
 8013654:	2000f38c 	.word	0x2000f38c

08013658 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013658:	b580      	push	{r7, lr}
 801365a:	b086      	sub	sp, #24
 801365c:	af00      	add	r7, sp, #0
 801365e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	2b00      	cmp	r3, #0
 8013668:	d04f      	beq.n	801370a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801366a:	2308      	movs	r3, #8
 801366c:	425b      	negs	r3, r3
 801366e:	697a      	ldr	r2, [r7, #20]
 8013670:	4413      	add	r3, r2
 8013672:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013674:	697b      	ldr	r3, [r7, #20]
 8013676:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013678:	693b      	ldr	r3, [r7, #16]
 801367a:	685a      	ldr	r2, [r3, #4]
 801367c:	4b25      	ldr	r3, [pc, #148]	@ (8013714 <vPortFree+0xbc>)
 801367e:	681b      	ldr	r3, [r3, #0]
 8013680:	4013      	ands	r3, r2
 8013682:	2b00      	cmp	r3, #0
 8013684:	d10b      	bne.n	801369e <vPortFree+0x46>
	__asm volatile
 8013686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801368a:	f383 8811 	msr	BASEPRI, r3
 801368e:	f3bf 8f6f 	isb	sy
 8013692:	f3bf 8f4f 	dsb	sy
 8013696:	60fb      	str	r3, [r7, #12]
}
 8013698:	bf00      	nop
 801369a:	bf00      	nop
 801369c:	e7fd      	b.n	801369a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801369e:	693b      	ldr	r3, [r7, #16]
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d00b      	beq.n	80136be <vPortFree+0x66>
	__asm volatile
 80136a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136aa:	f383 8811 	msr	BASEPRI, r3
 80136ae:	f3bf 8f6f 	isb	sy
 80136b2:	f3bf 8f4f 	dsb	sy
 80136b6:	60bb      	str	r3, [r7, #8]
}
 80136b8:	bf00      	nop
 80136ba:	bf00      	nop
 80136bc:	e7fd      	b.n	80136ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80136be:	693b      	ldr	r3, [r7, #16]
 80136c0:	685a      	ldr	r2, [r3, #4]
 80136c2:	4b14      	ldr	r3, [pc, #80]	@ (8013714 <vPortFree+0xbc>)
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	4013      	ands	r3, r2
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d01e      	beq.n	801370a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80136cc:	693b      	ldr	r3, [r7, #16]
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d11a      	bne.n	801370a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80136d4:	693b      	ldr	r3, [r7, #16]
 80136d6:	685a      	ldr	r2, [r3, #4]
 80136d8:	4b0e      	ldr	r3, [pc, #56]	@ (8013714 <vPortFree+0xbc>)
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	43db      	mvns	r3, r3
 80136de:	401a      	ands	r2, r3
 80136e0:	693b      	ldr	r3, [r7, #16]
 80136e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80136e4:	f7fe f864 	bl	80117b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80136e8:	693b      	ldr	r3, [r7, #16]
 80136ea:	685a      	ldr	r2, [r3, #4]
 80136ec:	4b0a      	ldr	r3, [pc, #40]	@ (8013718 <vPortFree+0xc0>)
 80136ee:	681b      	ldr	r3, [r3, #0]
 80136f0:	4413      	add	r3, r2
 80136f2:	4a09      	ldr	r2, [pc, #36]	@ (8013718 <vPortFree+0xc0>)
 80136f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80136f6:	6938      	ldr	r0, [r7, #16]
 80136f8:	f000 f874 	bl	80137e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80136fc:	4b07      	ldr	r3, [pc, #28]	@ (801371c <vPortFree+0xc4>)
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	3301      	adds	r3, #1
 8013702:	4a06      	ldr	r2, [pc, #24]	@ (801371c <vPortFree+0xc4>)
 8013704:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013706:	f7fe f861 	bl	80117cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801370a:	bf00      	nop
 801370c:	3718      	adds	r7, #24
 801370e:	46bd      	mov	sp, r7
 8013710:	bd80      	pop	{r7, pc}
 8013712:	bf00      	nop
 8013714:	2000f394 	.word	0x2000f394
 8013718:	2000f384 	.word	0x2000f384
 801371c:	2000f390 	.word	0x2000f390

08013720 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013720:	b480      	push	{r7}
 8013722:	b085      	sub	sp, #20
 8013724:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801372a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801372c:	4b27      	ldr	r3, [pc, #156]	@ (80137cc <prvHeapInit+0xac>)
 801372e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	f003 0307 	and.w	r3, r3, #7
 8013736:	2b00      	cmp	r3, #0
 8013738:	d00c      	beq.n	8013754 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	3307      	adds	r3, #7
 801373e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013740:	68fb      	ldr	r3, [r7, #12]
 8013742:	f023 0307 	bic.w	r3, r3, #7
 8013746:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013748:	68ba      	ldr	r2, [r7, #8]
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	1ad3      	subs	r3, r2, r3
 801374e:	4a1f      	ldr	r2, [pc, #124]	@ (80137cc <prvHeapInit+0xac>)
 8013750:	4413      	add	r3, r2
 8013752:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013758:	4a1d      	ldr	r2, [pc, #116]	@ (80137d0 <prvHeapInit+0xb0>)
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801375e:	4b1c      	ldr	r3, [pc, #112]	@ (80137d0 <prvHeapInit+0xb0>)
 8013760:	2200      	movs	r2, #0
 8013762:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	68ba      	ldr	r2, [r7, #8]
 8013768:	4413      	add	r3, r2
 801376a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801376c:	2208      	movs	r2, #8
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	1a9b      	subs	r3, r3, r2
 8013772:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	f023 0307 	bic.w	r3, r3, #7
 801377a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	4a15      	ldr	r2, [pc, #84]	@ (80137d4 <prvHeapInit+0xb4>)
 8013780:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013782:	4b14      	ldr	r3, [pc, #80]	@ (80137d4 <prvHeapInit+0xb4>)
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	2200      	movs	r2, #0
 8013788:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801378a:	4b12      	ldr	r3, [pc, #72]	@ (80137d4 <prvHeapInit+0xb4>)
 801378c:	681b      	ldr	r3, [r3, #0]
 801378e:	2200      	movs	r2, #0
 8013790:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013796:	683b      	ldr	r3, [r7, #0]
 8013798:	68fa      	ldr	r2, [r7, #12]
 801379a:	1ad2      	subs	r2, r2, r3
 801379c:	683b      	ldr	r3, [r7, #0]
 801379e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80137a0:	4b0c      	ldr	r3, [pc, #48]	@ (80137d4 <prvHeapInit+0xb4>)
 80137a2:	681a      	ldr	r2, [r3, #0]
 80137a4:	683b      	ldr	r3, [r7, #0]
 80137a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80137a8:	683b      	ldr	r3, [r7, #0]
 80137aa:	685b      	ldr	r3, [r3, #4]
 80137ac:	4a0a      	ldr	r2, [pc, #40]	@ (80137d8 <prvHeapInit+0xb8>)
 80137ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80137b0:	683b      	ldr	r3, [r7, #0]
 80137b2:	685b      	ldr	r3, [r3, #4]
 80137b4:	4a09      	ldr	r2, [pc, #36]	@ (80137dc <prvHeapInit+0xbc>)
 80137b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80137b8:	4b09      	ldr	r3, [pc, #36]	@ (80137e0 <prvHeapInit+0xc0>)
 80137ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80137be:	601a      	str	r2, [r3, #0]
}
 80137c0:	bf00      	nop
 80137c2:	3714      	adds	r7, #20
 80137c4:	46bd      	mov	sp, r7
 80137c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ca:	4770      	bx	lr
 80137cc:	20007378 	.word	0x20007378
 80137d0:	2000f378 	.word	0x2000f378
 80137d4:	2000f380 	.word	0x2000f380
 80137d8:	2000f388 	.word	0x2000f388
 80137dc:	2000f384 	.word	0x2000f384
 80137e0:	2000f394 	.word	0x2000f394

080137e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80137e4:	b480      	push	{r7}
 80137e6:	b085      	sub	sp, #20
 80137e8:	af00      	add	r7, sp, #0
 80137ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80137ec:	4b28      	ldr	r3, [pc, #160]	@ (8013890 <prvInsertBlockIntoFreeList+0xac>)
 80137ee:	60fb      	str	r3, [r7, #12]
 80137f0:	e002      	b.n	80137f8 <prvInsertBlockIntoFreeList+0x14>
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	60fb      	str	r3, [r7, #12]
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	687a      	ldr	r2, [r7, #4]
 80137fe:	429a      	cmp	r2, r3
 8013800:	d8f7      	bhi.n	80137f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	685b      	ldr	r3, [r3, #4]
 801380a:	68ba      	ldr	r2, [r7, #8]
 801380c:	4413      	add	r3, r2
 801380e:	687a      	ldr	r2, [r7, #4]
 8013810:	429a      	cmp	r2, r3
 8013812:	d108      	bne.n	8013826 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	685a      	ldr	r2, [r3, #4]
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	685b      	ldr	r3, [r3, #4]
 801381c:	441a      	add	r2, r3
 801381e:	68fb      	ldr	r3, [r7, #12]
 8013820:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	685b      	ldr	r3, [r3, #4]
 801382e:	68ba      	ldr	r2, [r7, #8]
 8013830:	441a      	add	r2, r3
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	429a      	cmp	r2, r3
 8013838:	d118      	bne.n	801386c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	681a      	ldr	r2, [r3, #0]
 801383e:	4b15      	ldr	r3, [pc, #84]	@ (8013894 <prvInsertBlockIntoFreeList+0xb0>)
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	429a      	cmp	r2, r3
 8013844:	d00d      	beq.n	8013862 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	685a      	ldr	r2, [r3, #4]
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	685b      	ldr	r3, [r3, #4]
 8013850:	441a      	add	r2, r3
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	681a      	ldr	r2, [r3, #0]
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	601a      	str	r2, [r3, #0]
 8013860:	e008      	b.n	8013874 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013862:	4b0c      	ldr	r3, [pc, #48]	@ (8013894 <prvInsertBlockIntoFreeList+0xb0>)
 8013864:	681a      	ldr	r2, [r3, #0]
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	601a      	str	r2, [r3, #0]
 801386a:	e003      	b.n	8013874 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	681a      	ldr	r2, [r3, #0]
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013874:	68fa      	ldr	r2, [r7, #12]
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	429a      	cmp	r2, r3
 801387a:	d002      	beq.n	8013882 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	687a      	ldr	r2, [r7, #4]
 8013880:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013882:	bf00      	nop
 8013884:	3714      	adds	r7, #20
 8013886:	46bd      	mov	sp, r7
 8013888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801388c:	4770      	bx	lr
 801388e:	bf00      	nop
 8013890:	2000f378 	.word	0x2000f378
 8013894:	2000f380 	.word	0x2000f380

08013898 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8013898:	b580      	push	{r7, lr}
 801389a:	b084      	sub	sp, #16
 801389c:	af00      	add	r7, sp, #0
 801389e:	6078      	str	r0, [r7, #4]
 80138a0:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 80138a2:	f007 fb63 	bl	801af6c <sys_timeouts_sleeptime>
 80138a6:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138ae:	d10b      	bne.n	80138c8 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80138b0:	4813      	ldr	r0, [pc, #76]	@ (8013900 <tcpip_timeouts_mbox_fetch+0x68>)
 80138b2:	f00a fc0a 	bl	801e0ca <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80138b6:	2200      	movs	r2, #0
 80138b8:	6839      	ldr	r1, [r7, #0]
 80138ba:	6878      	ldr	r0, [r7, #4]
 80138bc:	f00a fb92 	bl	801dfe4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80138c0:	480f      	ldr	r0, [pc, #60]	@ (8013900 <tcpip_timeouts_mbox_fetch+0x68>)
 80138c2:	f00a fbf3 	bl	801e0ac <sys_mutex_lock>
    return;
 80138c6:	e018      	b.n	80138fa <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d102      	bne.n	80138d4 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80138ce:	f007 fb13 	bl	801aef8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80138d2:	e7e6      	b.n	80138a2 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80138d4:	480a      	ldr	r0, [pc, #40]	@ (8013900 <tcpip_timeouts_mbox_fetch+0x68>)
 80138d6:	f00a fbf8 	bl	801e0ca <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80138da:	68fa      	ldr	r2, [r7, #12]
 80138dc:	6839      	ldr	r1, [r7, #0]
 80138de:	6878      	ldr	r0, [r7, #4]
 80138e0:	f00a fb80 	bl	801dfe4 <sys_arch_mbox_fetch>
 80138e4:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80138e6:	4806      	ldr	r0, [pc, #24]	@ (8013900 <tcpip_timeouts_mbox_fetch+0x68>)
 80138e8:	f00a fbe0 	bl	801e0ac <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80138ec:	68bb      	ldr	r3, [r7, #8]
 80138ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138f2:	d102      	bne.n	80138fa <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80138f4:	f007 fb00 	bl	801aef8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80138f8:	e7d3      	b.n	80138a2 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80138fa:	3710      	adds	r7, #16
 80138fc:	46bd      	mov	sp, r7
 80138fe:	bd80      	pop	{r7, pc}
 8013900:	2000f3a4 	.word	0x2000f3a4

08013904 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8013904:	b580      	push	{r7, lr}
 8013906:	b084      	sub	sp, #16
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 801390c:	4810      	ldr	r0, [pc, #64]	@ (8013950 <tcpip_thread+0x4c>)
 801390e:	f00a fbcd 	bl	801e0ac <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8013912:	4b10      	ldr	r3, [pc, #64]	@ (8013954 <tcpip_thread+0x50>)
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	2b00      	cmp	r3, #0
 8013918:	d005      	beq.n	8013926 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 801391a:	4b0e      	ldr	r3, [pc, #56]	@ (8013954 <tcpip_thread+0x50>)
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	4a0e      	ldr	r2, [pc, #56]	@ (8013958 <tcpip_thread+0x54>)
 8013920:	6812      	ldr	r2, [r2, #0]
 8013922:	4610      	mov	r0, r2
 8013924:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8013926:	f107 030c 	add.w	r3, r7, #12
 801392a:	4619      	mov	r1, r3
 801392c:	480b      	ldr	r0, [pc, #44]	@ (801395c <tcpip_thread+0x58>)
 801392e:	f7ff ffb3 	bl	8013898 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d106      	bne.n	8013946 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013938:	4b09      	ldr	r3, [pc, #36]	@ (8013960 <tcpip_thread+0x5c>)
 801393a:	2291      	movs	r2, #145	@ 0x91
 801393c:	4909      	ldr	r1, [pc, #36]	@ (8013964 <tcpip_thread+0x60>)
 801393e:	480a      	ldr	r0, [pc, #40]	@ (8013968 <tcpip_thread+0x64>)
 8013940:	f00a fd0e 	bl	801e360 <iprintf>
      continue;
 8013944:	e003      	b.n	801394e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	4618      	mov	r0, r3
 801394a:	f000 f80f 	bl	801396c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801394e:	e7ea      	b.n	8013926 <tcpip_thread+0x22>
 8013950:	2000f3a4 	.word	0x2000f3a4
 8013954:	2000f398 	.word	0x2000f398
 8013958:	2000f39c 	.word	0x2000f39c
 801395c:	2000f3a0 	.word	0x2000f3a0
 8013960:	0801fa28 	.word	0x0801fa28
 8013964:	0801fa58 	.word	0x0801fa58
 8013968:	0801fa78 	.word	0x0801fa78

0801396c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801396c:	b580      	push	{r7, lr}
 801396e:	b082      	sub	sp, #8
 8013970:	af00      	add	r7, sp, #0
 8013972:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	781b      	ldrb	r3, [r3, #0]
 8013978:	2b02      	cmp	r3, #2
 801397a:	d026      	beq.n	80139ca <tcpip_thread_handle_msg+0x5e>
 801397c:	2b02      	cmp	r3, #2
 801397e:	dc2b      	bgt.n	80139d8 <tcpip_thread_handle_msg+0x6c>
 8013980:	2b00      	cmp	r3, #0
 8013982:	d002      	beq.n	801398a <tcpip_thread_handle_msg+0x1e>
 8013984:	2b01      	cmp	r3, #1
 8013986:	d015      	beq.n	80139b4 <tcpip_thread_handle_msg+0x48>
 8013988:	e026      	b.n	80139d8 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	68db      	ldr	r3, [r3, #12]
 801398e:	687a      	ldr	r2, [r7, #4]
 8013990:	6850      	ldr	r0, [r2, #4]
 8013992:	687a      	ldr	r2, [r7, #4]
 8013994:	6892      	ldr	r2, [r2, #8]
 8013996:	4611      	mov	r1, r2
 8013998:	4798      	blx	r3
 801399a:	4603      	mov	r3, r0
 801399c:	2b00      	cmp	r3, #0
 801399e:	d004      	beq.n	80139aa <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	685b      	ldr	r3, [r3, #4]
 80139a4:	4618      	mov	r0, r3
 80139a6:	f001 fd0b 	bl	80153c0 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80139aa:	6879      	ldr	r1, [r7, #4]
 80139ac:	2009      	movs	r0, #9
 80139ae:	f000 fe63 	bl	8014678 <memp_free>
      break;
 80139b2:	e018      	b.n	80139e6 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	685b      	ldr	r3, [r3, #4]
 80139b8:	687a      	ldr	r2, [r7, #4]
 80139ba:	6892      	ldr	r2, [r2, #8]
 80139bc:	4610      	mov	r0, r2
 80139be:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80139c0:	6879      	ldr	r1, [r7, #4]
 80139c2:	2008      	movs	r0, #8
 80139c4:	f000 fe58 	bl	8014678 <memp_free>
      break;
 80139c8:	e00d      	b.n	80139e6 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	685b      	ldr	r3, [r3, #4]
 80139ce:	687a      	ldr	r2, [r7, #4]
 80139d0:	6892      	ldr	r2, [r2, #8]
 80139d2:	4610      	mov	r0, r2
 80139d4:	4798      	blx	r3
      break;
 80139d6:	e006      	b.n	80139e6 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80139d8:	4b05      	ldr	r3, [pc, #20]	@ (80139f0 <tcpip_thread_handle_msg+0x84>)
 80139da:	22cf      	movs	r2, #207	@ 0xcf
 80139dc:	4905      	ldr	r1, [pc, #20]	@ (80139f4 <tcpip_thread_handle_msg+0x88>)
 80139de:	4806      	ldr	r0, [pc, #24]	@ (80139f8 <tcpip_thread_handle_msg+0x8c>)
 80139e0:	f00a fcbe 	bl	801e360 <iprintf>
      break;
 80139e4:	bf00      	nop
  }
}
 80139e6:	bf00      	nop
 80139e8:	3708      	adds	r7, #8
 80139ea:	46bd      	mov	sp, r7
 80139ec:	bd80      	pop	{r7, pc}
 80139ee:	bf00      	nop
 80139f0:	0801fa28 	.word	0x0801fa28
 80139f4:	0801fa58 	.word	0x0801fa58
 80139f8:	0801fa78 	.word	0x0801fa78

080139fc <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80139fc:	b580      	push	{r7, lr}
 80139fe:	b086      	sub	sp, #24
 8013a00:	af00      	add	r7, sp, #0
 8013a02:	60f8      	str	r0, [r7, #12]
 8013a04:	60b9      	str	r1, [r7, #8]
 8013a06:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013a08:	481a      	ldr	r0, [pc, #104]	@ (8013a74 <tcpip_inpkt+0x78>)
 8013a0a:	f00a fb1c 	bl	801e046 <sys_mbox_valid>
 8013a0e:	4603      	mov	r3, r0
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d105      	bne.n	8013a20 <tcpip_inpkt+0x24>
 8013a14:	4b18      	ldr	r3, [pc, #96]	@ (8013a78 <tcpip_inpkt+0x7c>)
 8013a16:	22fc      	movs	r2, #252	@ 0xfc
 8013a18:	4918      	ldr	r1, [pc, #96]	@ (8013a7c <tcpip_inpkt+0x80>)
 8013a1a:	4819      	ldr	r0, [pc, #100]	@ (8013a80 <tcpip_inpkt+0x84>)
 8013a1c:	f00a fca0 	bl	801e360 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8013a20:	2009      	movs	r0, #9
 8013a22:	f000 fdb3 	bl	801458c <memp_malloc>
 8013a26:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8013a28:	697b      	ldr	r3, [r7, #20]
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d102      	bne.n	8013a34 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8013a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8013a32:	e01a      	b.n	8013a6a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8013a34:	697b      	ldr	r3, [r7, #20]
 8013a36:	2200      	movs	r2, #0
 8013a38:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8013a3a:	697b      	ldr	r3, [r7, #20]
 8013a3c:	68fa      	ldr	r2, [r7, #12]
 8013a3e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8013a40:	697b      	ldr	r3, [r7, #20]
 8013a42:	68ba      	ldr	r2, [r7, #8]
 8013a44:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8013a46:	697b      	ldr	r3, [r7, #20]
 8013a48:	687a      	ldr	r2, [r7, #4]
 8013a4a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8013a4c:	6979      	ldr	r1, [r7, #20]
 8013a4e:	4809      	ldr	r0, [pc, #36]	@ (8013a74 <tcpip_inpkt+0x78>)
 8013a50:	f00a faae 	bl	801dfb0 <sys_mbox_trypost>
 8013a54:	4603      	mov	r3, r0
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d006      	beq.n	8013a68 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8013a5a:	6979      	ldr	r1, [r7, #20]
 8013a5c:	2009      	movs	r0, #9
 8013a5e:	f000 fe0b 	bl	8014678 <memp_free>
    return ERR_MEM;
 8013a62:	f04f 33ff 	mov.w	r3, #4294967295
 8013a66:	e000      	b.n	8013a6a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8013a68:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8013a6a:	4618      	mov	r0, r3
 8013a6c:	3718      	adds	r7, #24
 8013a6e:	46bd      	mov	sp, r7
 8013a70:	bd80      	pop	{r7, pc}
 8013a72:	bf00      	nop
 8013a74:	2000f3a0 	.word	0x2000f3a0
 8013a78:	0801fa28 	.word	0x0801fa28
 8013a7c:	0801faa0 	.word	0x0801faa0
 8013a80:	0801fa78 	.word	0x0801fa78

08013a84 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8013a84:	b580      	push	{r7, lr}
 8013a86:	b082      	sub	sp, #8
 8013a88:	af00      	add	r7, sp, #0
 8013a8a:	6078      	str	r0, [r7, #4]
 8013a8c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8013a8e:	683b      	ldr	r3, [r7, #0]
 8013a90:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013a94:	f003 0318 	and.w	r3, r3, #24
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d006      	beq.n	8013aaa <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8013a9c:	4a08      	ldr	r2, [pc, #32]	@ (8013ac0 <tcpip_input+0x3c>)
 8013a9e:	6839      	ldr	r1, [r7, #0]
 8013aa0:	6878      	ldr	r0, [r7, #4]
 8013aa2:	f7ff ffab 	bl	80139fc <tcpip_inpkt>
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	e005      	b.n	8013ab6 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8013aaa:	4a06      	ldr	r2, [pc, #24]	@ (8013ac4 <tcpip_input+0x40>)
 8013aac:	6839      	ldr	r1, [r7, #0]
 8013aae:	6878      	ldr	r0, [r7, #4]
 8013ab0:	f7ff ffa4 	bl	80139fc <tcpip_inpkt>
 8013ab4:	4603      	mov	r3, r0
}
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	3708      	adds	r7, #8
 8013aba:	46bd      	mov	sp, r7
 8013abc:	bd80      	pop	{r7, pc}
 8013abe:	bf00      	nop
 8013ac0:	0801ddd1 	.word	0x0801ddd1
 8013ac4:	0801ccd9 	.word	0x0801ccd9

08013ac8 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8013ac8:	b580      	push	{r7, lr}
 8013aca:	b084      	sub	sp, #16
 8013acc:	af00      	add	r7, sp, #0
 8013ace:	6078      	str	r0, [r7, #4]
 8013ad0:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013ad2:	4819      	ldr	r0, [pc, #100]	@ (8013b38 <tcpip_try_callback+0x70>)
 8013ad4:	f00a fab7 	bl	801e046 <sys_mbox_valid>
 8013ad8:	4603      	mov	r3, r0
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d106      	bne.n	8013aec <tcpip_try_callback+0x24>
 8013ade:	4b17      	ldr	r3, [pc, #92]	@ (8013b3c <tcpip_try_callback+0x74>)
 8013ae0:	f240 125d 	movw	r2, #349	@ 0x15d
 8013ae4:	4916      	ldr	r1, [pc, #88]	@ (8013b40 <tcpip_try_callback+0x78>)
 8013ae6:	4817      	ldr	r0, [pc, #92]	@ (8013b44 <tcpip_try_callback+0x7c>)
 8013ae8:	f00a fc3a 	bl	801e360 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8013aec:	2008      	movs	r0, #8
 8013aee:	f000 fd4d 	bl	801458c <memp_malloc>
 8013af2:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d102      	bne.n	8013b00 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8013afa:	f04f 33ff 	mov.w	r3, #4294967295
 8013afe:	e017      	b.n	8013b30 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	2201      	movs	r2, #1
 8013b04:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	687a      	ldr	r2, [r7, #4]
 8013b0a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	683a      	ldr	r2, [r7, #0]
 8013b10:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8013b12:	68f9      	ldr	r1, [r7, #12]
 8013b14:	4808      	ldr	r0, [pc, #32]	@ (8013b38 <tcpip_try_callback+0x70>)
 8013b16:	f00a fa4b 	bl	801dfb0 <sys_mbox_trypost>
 8013b1a:	4603      	mov	r3, r0
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d006      	beq.n	8013b2e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8013b20:	68f9      	ldr	r1, [r7, #12]
 8013b22:	2008      	movs	r0, #8
 8013b24:	f000 fda8 	bl	8014678 <memp_free>
    return ERR_MEM;
 8013b28:	f04f 33ff 	mov.w	r3, #4294967295
 8013b2c:	e000      	b.n	8013b30 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8013b2e:	2300      	movs	r3, #0
}
 8013b30:	4618      	mov	r0, r3
 8013b32:	3710      	adds	r7, #16
 8013b34:	46bd      	mov	sp, r7
 8013b36:	bd80      	pop	{r7, pc}
 8013b38:	2000f3a0 	.word	0x2000f3a0
 8013b3c:	0801fa28 	.word	0x0801fa28
 8013b40:	0801faa0 	.word	0x0801faa0
 8013b44:	0801fa78 	.word	0x0801fa78

08013b48 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8013b48:	b580      	push	{r7, lr}
 8013b4a:	b084      	sub	sp, #16
 8013b4c:	af02      	add	r7, sp, #8
 8013b4e:	6078      	str	r0, [r7, #4]
 8013b50:	6039      	str	r1, [r7, #0]
  lwip_init();
 8013b52:	f000 f872 	bl	8013c3a <lwip_init>

  tcpip_init_done = initfunc;
 8013b56:	4a17      	ldr	r2, [pc, #92]	@ (8013bb4 <tcpip_init+0x6c>)
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8013b5c:	4a16      	ldr	r2, [pc, #88]	@ (8013bb8 <tcpip_init+0x70>)
 8013b5e:	683b      	ldr	r3, [r7, #0]
 8013b60:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8013b62:	2106      	movs	r1, #6
 8013b64:	4815      	ldr	r0, [pc, #84]	@ (8013bbc <tcpip_init+0x74>)
 8013b66:	f00a fa09 	bl	801df7c <sys_mbox_new>
 8013b6a:	4603      	mov	r3, r0
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	d006      	beq.n	8013b7e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8013b70:	4b13      	ldr	r3, [pc, #76]	@ (8013bc0 <tcpip_init+0x78>)
 8013b72:	f240 2261 	movw	r2, #609	@ 0x261
 8013b76:	4913      	ldr	r1, [pc, #76]	@ (8013bc4 <tcpip_init+0x7c>)
 8013b78:	4813      	ldr	r0, [pc, #76]	@ (8013bc8 <tcpip_init+0x80>)
 8013b7a:	f00a fbf1 	bl	801e360 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8013b7e:	4813      	ldr	r0, [pc, #76]	@ (8013bcc <tcpip_init+0x84>)
 8013b80:	f00a fa7e 	bl	801e080 <sys_mutex_new>
 8013b84:	4603      	mov	r3, r0
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d006      	beq.n	8013b98 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8013b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8013bc0 <tcpip_init+0x78>)
 8013b8c:	f240 2265 	movw	r2, #613	@ 0x265
 8013b90:	490f      	ldr	r1, [pc, #60]	@ (8013bd0 <tcpip_init+0x88>)
 8013b92:	480d      	ldr	r0, [pc, #52]	@ (8013bc8 <tcpip_init+0x80>)
 8013b94:	f00a fbe4 	bl	801e360 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8013b98:	2318      	movs	r3, #24
 8013b9a:	9300      	str	r3, [sp, #0]
 8013b9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013ba0:	2200      	movs	r2, #0
 8013ba2:	490c      	ldr	r1, [pc, #48]	@ (8013bd4 <tcpip_init+0x8c>)
 8013ba4:	480c      	ldr	r0, [pc, #48]	@ (8013bd8 <tcpip_init+0x90>)
 8013ba6:	f00a fa9d 	bl	801e0e4 <sys_thread_new>
}
 8013baa:	bf00      	nop
 8013bac:	3708      	adds	r7, #8
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}
 8013bb2:	bf00      	nop
 8013bb4:	2000f398 	.word	0x2000f398
 8013bb8:	2000f39c 	.word	0x2000f39c
 8013bbc:	2000f3a0 	.word	0x2000f3a0
 8013bc0:	0801fa28 	.word	0x0801fa28
 8013bc4:	0801fab0 	.word	0x0801fab0
 8013bc8:	0801fa78 	.word	0x0801fa78
 8013bcc:	2000f3a4 	.word	0x2000f3a4
 8013bd0:	0801fad4 	.word	0x0801fad4
 8013bd4:	08013905 	.word	0x08013905
 8013bd8:	0801faf8 	.word	0x0801faf8

08013bdc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8013bdc:	b480      	push	{r7}
 8013bde:	b083      	sub	sp, #12
 8013be0:	af00      	add	r7, sp, #0
 8013be2:	4603      	mov	r3, r0
 8013be4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8013be6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013bea:	021b      	lsls	r3, r3, #8
 8013bec:	b21a      	sxth	r2, r3
 8013bee:	88fb      	ldrh	r3, [r7, #6]
 8013bf0:	0a1b      	lsrs	r3, r3, #8
 8013bf2:	b29b      	uxth	r3, r3
 8013bf4:	b21b      	sxth	r3, r3
 8013bf6:	4313      	orrs	r3, r2
 8013bf8:	b21b      	sxth	r3, r3
 8013bfa:	b29b      	uxth	r3, r3
}
 8013bfc:	4618      	mov	r0, r3
 8013bfe:	370c      	adds	r7, #12
 8013c00:	46bd      	mov	sp, r7
 8013c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c06:	4770      	bx	lr

08013c08 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8013c08:	b480      	push	{r7}
 8013c0a:	b083      	sub	sp, #12
 8013c0c:	af00      	add	r7, sp, #0
 8013c0e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	061a      	lsls	r2, r3, #24
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	021b      	lsls	r3, r3, #8
 8013c18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8013c1c:	431a      	orrs	r2, r3
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	0a1b      	lsrs	r3, r3, #8
 8013c22:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8013c26:	431a      	orrs	r2, r3
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	0e1b      	lsrs	r3, r3, #24
 8013c2c:	4313      	orrs	r3, r2
}
 8013c2e:	4618      	mov	r0, r3
 8013c30:	370c      	adds	r7, #12
 8013c32:	46bd      	mov	sp, r7
 8013c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c38:	4770      	bx	lr

08013c3a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8013c3a:	b580      	push	{r7, lr}
 8013c3c:	b082      	sub	sp, #8
 8013c3e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8013c40:	2300      	movs	r3, #0
 8013c42:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8013c44:	f00a fa10 	bl	801e068 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8013c48:	f000 f8d4 	bl	8013df4 <mem_init>
  memp_init();
 8013c4c:	f000 fc30 	bl	80144b0 <memp_init>
  pbuf_init();
  netif_init();
 8013c50:	f000 fd3c 	bl	80146cc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8013c54:	f007 f9c2 	bl	801afdc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8013c58:	f001 feee 	bl	8015a38 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8013c5c:	f007 f904 	bl	801ae68 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8013c60:	bf00      	nop
 8013c62:	3708      	adds	r7, #8
 8013c64:	46bd      	mov	sp, r7
 8013c66:	bd80      	pop	{r7, pc}

08013c68 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8013c68:	b480      	push	{r7}
 8013c6a:	b083      	sub	sp, #12
 8013c6c:	af00      	add	r7, sp, #0
 8013c6e:	4603      	mov	r3, r0
 8013c70:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8013c72:	4b05      	ldr	r3, [pc, #20]	@ (8013c88 <ptr_to_mem+0x20>)
 8013c74:	681a      	ldr	r2, [r3, #0]
 8013c76:	88fb      	ldrh	r3, [r7, #6]
 8013c78:	4413      	add	r3, r2
}
 8013c7a:	4618      	mov	r0, r3
 8013c7c:	370c      	adds	r7, #12
 8013c7e:	46bd      	mov	sp, r7
 8013c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c84:	4770      	bx	lr
 8013c86:	bf00      	nop
 8013c88:	2000fa14 	.word	0x2000fa14

08013c8c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8013c8c:	b480      	push	{r7}
 8013c8e:	b083      	sub	sp, #12
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8013c94:	4b05      	ldr	r3, [pc, #20]	@ (8013cac <mem_to_ptr+0x20>)
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	687a      	ldr	r2, [r7, #4]
 8013c9a:	1ad3      	subs	r3, r2, r3
 8013c9c:	b29b      	uxth	r3, r3
}
 8013c9e:	4618      	mov	r0, r3
 8013ca0:	370c      	adds	r7, #12
 8013ca2:	46bd      	mov	sp, r7
 8013ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ca8:	4770      	bx	lr
 8013caa:	bf00      	nop
 8013cac:	2000fa14 	.word	0x2000fa14

08013cb0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8013cb0:	b590      	push	{r4, r7, lr}
 8013cb2:	b085      	sub	sp, #20
 8013cb4:	af00      	add	r7, sp, #0
 8013cb6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8013cb8:	4b45      	ldr	r3, [pc, #276]	@ (8013dd0 <plug_holes+0x120>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	687a      	ldr	r2, [r7, #4]
 8013cbe:	429a      	cmp	r2, r3
 8013cc0:	d206      	bcs.n	8013cd0 <plug_holes+0x20>
 8013cc2:	4b44      	ldr	r3, [pc, #272]	@ (8013dd4 <plug_holes+0x124>)
 8013cc4:	f240 12df 	movw	r2, #479	@ 0x1df
 8013cc8:	4943      	ldr	r1, [pc, #268]	@ (8013dd8 <plug_holes+0x128>)
 8013cca:	4844      	ldr	r0, [pc, #272]	@ (8013ddc <plug_holes+0x12c>)
 8013ccc:	f00a fb48 	bl	801e360 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8013cd0:	4b43      	ldr	r3, [pc, #268]	@ (8013de0 <plug_holes+0x130>)
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	687a      	ldr	r2, [r7, #4]
 8013cd6:	429a      	cmp	r2, r3
 8013cd8:	d306      	bcc.n	8013ce8 <plug_holes+0x38>
 8013cda:	4b3e      	ldr	r3, [pc, #248]	@ (8013dd4 <plug_holes+0x124>)
 8013cdc:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8013ce0:	4940      	ldr	r1, [pc, #256]	@ (8013de4 <plug_holes+0x134>)
 8013ce2:	483e      	ldr	r0, [pc, #248]	@ (8013ddc <plug_holes+0x12c>)
 8013ce4:	f00a fb3c 	bl	801e360 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	791b      	ldrb	r3, [r3, #4]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d006      	beq.n	8013cfe <plug_holes+0x4e>
 8013cf0:	4b38      	ldr	r3, [pc, #224]	@ (8013dd4 <plug_holes+0x124>)
 8013cf2:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8013cf6:	493c      	ldr	r1, [pc, #240]	@ (8013de8 <plug_holes+0x138>)
 8013cf8:	4838      	ldr	r0, [pc, #224]	@ (8013ddc <plug_holes+0x12c>)
 8013cfa:	f00a fb31 	bl	801e360 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	881b      	ldrh	r3, [r3, #0]
 8013d02:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013d06:	d906      	bls.n	8013d16 <plug_holes+0x66>
 8013d08:	4b32      	ldr	r3, [pc, #200]	@ (8013dd4 <plug_holes+0x124>)
 8013d0a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8013d0e:	4937      	ldr	r1, [pc, #220]	@ (8013dec <plug_holes+0x13c>)
 8013d10:	4832      	ldr	r0, [pc, #200]	@ (8013ddc <plug_holes+0x12c>)
 8013d12:	f00a fb25 	bl	801e360 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	881b      	ldrh	r3, [r3, #0]
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	f7ff ffa4 	bl	8013c68 <ptr_to_mem>
 8013d20:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8013d22:	687a      	ldr	r2, [r7, #4]
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	429a      	cmp	r2, r3
 8013d28:	d024      	beq.n	8013d74 <plug_holes+0xc4>
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	791b      	ldrb	r3, [r3, #4]
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d120      	bne.n	8013d74 <plug_holes+0xc4>
 8013d32:	4b2b      	ldr	r3, [pc, #172]	@ (8013de0 <plug_holes+0x130>)
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	68fa      	ldr	r2, [r7, #12]
 8013d38:	429a      	cmp	r2, r3
 8013d3a:	d01b      	beq.n	8013d74 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8013d3c:	4b2c      	ldr	r3, [pc, #176]	@ (8013df0 <plug_holes+0x140>)
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	68fa      	ldr	r2, [r7, #12]
 8013d42:	429a      	cmp	r2, r3
 8013d44:	d102      	bne.n	8013d4c <plug_holes+0x9c>
      lfree = mem;
 8013d46:	4a2a      	ldr	r2, [pc, #168]	@ (8013df0 <plug_holes+0x140>)
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8013d4c:	68fb      	ldr	r3, [r7, #12]
 8013d4e:	881a      	ldrh	r2, [r3, #0]
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	881b      	ldrh	r3, [r3, #0]
 8013d58:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013d5c:	d00a      	beq.n	8013d74 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	881b      	ldrh	r3, [r3, #0]
 8013d62:	4618      	mov	r0, r3
 8013d64:	f7ff ff80 	bl	8013c68 <ptr_to_mem>
 8013d68:	4604      	mov	r4, r0
 8013d6a:	6878      	ldr	r0, [r7, #4]
 8013d6c:	f7ff ff8e 	bl	8013c8c <mem_to_ptr>
 8013d70:	4603      	mov	r3, r0
 8013d72:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	885b      	ldrh	r3, [r3, #2]
 8013d78:	4618      	mov	r0, r3
 8013d7a:	f7ff ff75 	bl	8013c68 <ptr_to_mem>
 8013d7e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8013d80:	68ba      	ldr	r2, [r7, #8]
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	429a      	cmp	r2, r3
 8013d86:	d01f      	beq.n	8013dc8 <plug_holes+0x118>
 8013d88:	68bb      	ldr	r3, [r7, #8]
 8013d8a:	791b      	ldrb	r3, [r3, #4]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d11b      	bne.n	8013dc8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8013d90:	4b17      	ldr	r3, [pc, #92]	@ (8013df0 <plug_holes+0x140>)
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	687a      	ldr	r2, [r7, #4]
 8013d96:	429a      	cmp	r2, r3
 8013d98:	d102      	bne.n	8013da0 <plug_holes+0xf0>
      lfree = pmem;
 8013d9a:	4a15      	ldr	r2, [pc, #84]	@ (8013df0 <plug_holes+0x140>)
 8013d9c:	68bb      	ldr	r3, [r7, #8]
 8013d9e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	881a      	ldrh	r2, [r3, #0]
 8013da4:	68bb      	ldr	r3, [r7, #8]
 8013da6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	881b      	ldrh	r3, [r3, #0]
 8013dac:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013db0:	d00a      	beq.n	8013dc8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	881b      	ldrh	r3, [r3, #0]
 8013db6:	4618      	mov	r0, r3
 8013db8:	f7ff ff56 	bl	8013c68 <ptr_to_mem>
 8013dbc:	4604      	mov	r4, r0
 8013dbe:	68b8      	ldr	r0, [r7, #8]
 8013dc0:	f7ff ff64 	bl	8013c8c <mem_to_ptr>
 8013dc4:	4603      	mov	r3, r0
 8013dc6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8013dc8:	bf00      	nop
 8013dca:	3714      	adds	r7, #20
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	bd90      	pop	{r4, r7, pc}
 8013dd0:	2000fa14 	.word	0x2000fa14
 8013dd4:	0801fb08 	.word	0x0801fb08
 8013dd8:	0801fb38 	.word	0x0801fb38
 8013ddc:	0801fb50 	.word	0x0801fb50
 8013de0:	2000fa18 	.word	0x2000fa18
 8013de4:	0801fb78 	.word	0x0801fb78
 8013de8:	0801fb94 	.word	0x0801fb94
 8013dec:	0801fbb0 	.word	0x0801fbb0
 8013df0:	2000fa20 	.word	0x2000fa20

08013df4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8013df4:	b580      	push	{r7, lr}
 8013df6:	b082      	sub	sp, #8
 8013df8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8013dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8013e78 <mem_init+0x84>)
 8013dfc:	3303      	adds	r3, #3
 8013dfe:	f023 0303 	bic.w	r3, r3, #3
 8013e02:	461a      	mov	r2, r3
 8013e04:	4b1d      	ldr	r3, [pc, #116]	@ (8013e7c <mem_init+0x88>)
 8013e06:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8013e08:	4b1c      	ldr	r3, [pc, #112]	@ (8013e7c <mem_init+0x88>)
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8013e14:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	2200      	movs	r2, #0
 8013e1a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	2200      	movs	r2, #0
 8013e20:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8013e22:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8013e26:	f7ff ff1f 	bl	8013c68 <ptr_to_mem>
 8013e2a:	4603      	mov	r3, r0
 8013e2c:	4a14      	ldr	r2, [pc, #80]	@ (8013e80 <mem_init+0x8c>)
 8013e2e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8013e30:	4b13      	ldr	r3, [pc, #76]	@ (8013e80 <mem_init+0x8c>)
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	2201      	movs	r2, #1
 8013e36:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8013e38:	4b11      	ldr	r3, [pc, #68]	@ (8013e80 <mem_init+0x8c>)
 8013e3a:	681b      	ldr	r3, [r3, #0]
 8013e3c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8013e40:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8013e42:	4b0f      	ldr	r3, [pc, #60]	@ (8013e80 <mem_init+0x8c>)
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8013e4a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8013e7c <mem_init+0x88>)
 8013e4e:	681b      	ldr	r3, [r3, #0]
 8013e50:	4a0c      	ldr	r2, [pc, #48]	@ (8013e84 <mem_init+0x90>)
 8013e52:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8013e54:	480c      	ldr	r0, [pc, #48]	@ (8013e88 <mem_init+0x94>)
 8013e56:	f00a f913 	bl	801e080 <sys_mutex_new>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d006      	beq.n	8013e6e <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8013e60:	4b0a      	ldr	r3, [pc, #40]	@ (8013e8c <mem_init+0x98>)
 8013e62:	f240 221f 	movw	r2, #543	@ 0x21f
 8013e66:	490a      	ldr	r1, [pc, #40]	@ (8013e90 <mem_init+0x9c>)
 8013e68:	480a      	ldr	r0, [pc, #40]	@ (8013e94 <mem_init+0xa0>)
 8013e6a:	f00a fa79 	bl	801e360 <iprintf>
  }
}
 8013e6e:	bf00      	nop
 8013e70:	3708      	adds	r7, #8
 8013e72:	46bd      	mov	sp, r7
 8013e74:	bd80      	pop	{r7, pc}
 8013e76:	bf00      	nop
 8013e78:	2000f3c0 	.word	0x2000f3c0
 8013e7c:	2000fa14 	.word	0x2000fa14
 8013e80:	2000fa18 	.word	0x2000fa18
 8013e84:	2000fa20 	.word	0x2000fa20
 8013e88:	2000fa1c 	.word	0x2000fa1c
 8013e8c:	0801fb08 	.word	0x0801fb08
 8013e90:	0801fbdc 	.word	0x0801fbdc
 8013e94:	0801fb50 	.word	0x0801fb50

08013e98 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8013e98:	b580      	push	{r7, lr}
 8013e9a:	b086      	sub	sp, #24
 8013e9c:	af00      	add	r7, sp, #0
 8013e9e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8013ea0:	6878      	ldr	r0, [r7, #4]
 8013ea2:	f7ff fef3 	bl	8013c8c <mem_to_ptr>
 8013ea6:	4603      	mov	r3, r0
 8013ea8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	881b      	ldrh	r3, [r3, #0]
 8013eae:	4618      	mov	r0, r3
 8013eb0:	f7ff feda 	bl	8013c68 <ptr_to_mem>
 8013eb4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	885b      	ldrh	r3, [r3, #2]
 8013eba:	4618      	mov	r0, r3
 8013ebc:	f7ff fed4 	bl	8013c68 <ptr_to_mem>
 8013ec0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	881b      	ldrh	r3, [r3, #0]
 8013ec6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013eca:	d818      	bhi.n	8013efe <mem_link_valid+0x66>
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	885b      	ldrh	r3, [r3, #2]
 8013ed0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013ed4:	d813      	bhi.n	8013efe <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013eda:	8afa      	ldrh	r2, [r7, #22]
 8013edc:	429a      	cmp	r2, r3
 8013ede:	d004      	beq.n	8013eea <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013ee0:	68fb      	ldr	r3, [r7, #12]
 8013ee2:	881b      	ldrh	r3, [r3, #0]
 8013ee4:	8afa      	ldrh	r2, [r7, #22]
 8013ee6:	429a      	cmp	r2, r3
 8013ee8:	d109      	bne.n	8013efe <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013eea:	4b08      	ldr	r3, [pc, #32]	@ (8013f0c <mem_link_valid+0x74>)
 8013eec:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013eee:	693a      	ldr	r2, [r7, #16]
 8013ef0:	429a      	cmp	r2, r3
 8013ef2:	d006      	beq.n	8013f02 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013ef4:	693b      	ldr	r3, [r7, #16]
 8013ef6:	885b      	ldrh	r3, [r3, #2]
 8013ef8:	8afa      	ldrh	r2, [r7, #22]
 8013efa:	429a      	cmp	r2, r3
 8013efc:	d001      	beq.n	8013f02 <mem_link_valid+0x6a>
    return 0;
 8013efe:	2300      	movs	r3, #0
 8013f00:	e000      	b.n	8013f04 <mem_link_valid+0x6c>
  }
  return 1;
 8013f02:	2301      	movs	r3, #1
}
 8013f04:	4618      	mov	r0, r3
 8013f06:	3718      	adds	r7, #24
 8013f08:	46bd      	mov	sp, r7
 8013f0a:	bd80      	pop	{r7, pc}
 8013f0c:	2000fa18 	.word	0x2000fa18

08013f10 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8013f10:	b580      	push	{r7, lr}
 8013f12:	b088      	sub	sp, #32
 8013f14:	af00      	add	r7, sp, #0
 8013f16:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d070      	beq.n	8014000 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	f003 0303 	and.w	r3, r3, #3
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d00d      	beq.n	8013f44 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8013f28:	4b37      	ldr	r3, [pc, #220]	@ (8014008 <mem_free+0xf8>)
 8013f2a:	f240 2273 	movw	r2, #627	@ 0x273
 8013f2e:	4937      	ldr	r1, [pc, #220]	@ (801400c <mem_free+0xfc>)
 8013f30:	4837      	ldr	r0, [pc, #220]	@ (8014010 <mem_free+0x100>)
 8013f32:	f00a fa15 	bl	801e360 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013f36:	f00a f8f5 	bl	801e124 <sys_arch_protect>
 8013f3a:	60f8      	str	r0, [r7, #12]
 8013f3c:	68f8      	ldr	r0, [r7, #12]
 8013f3e:	f00a f8ff 	bl	801e140 <sys_arch_unprotect>
    return;
 8013f42:	e05e      	b.n	8014002 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	3b08      	subs	r3, #8
 8013f48:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8013f4a:	4b32      	ldr	r3, [pc, #200]	@ (8014014 <mem_free+0x104>)
 8013f4c:	681b      	ldr	r3, [r3, #0]
 8013f4e:	69fa      	ldr	r2, [r7, #28]
 8013f50:	429a      	cmp	r2, r3
 8013f52:	d306      	bcc.n	8013f62 <mem_free+0x52>
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	f103 020c 	add.w	r2, r3, #12
 8013f5a:	4b2f      	ldr	r3, [pc, #188]	@ (8014018 <mem_free+0x108>)
 8013f5c:	681b      	ldr	r3, [r3, #0]
 8013f5e:	429a      	cmp	r2, r3
 8013f60:	d90d      	bls.n	8013f7e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8013f62:	4b29      	ldr	r3, [pc, #164]	@ (8014008 <mem_free+0xf8>)
 8013f64:	f240 227f 	movw	r2, #639	@ 0x27f
 8013f68:	492c      	ldr	r1, [pc, #176]	@ (801401c <mem_free+0x10c>)
 8013f6a:	4829      	ldr	r0, [pc, #164]	@ (8014010 <mem_free+0x100>)
 8013f6c:	f00a f9f8 	bl	801e360 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013f70:	f00a f8d8 	bl	801e124 <sys_arch_protect>
 8013f74:	6138      	str	r0, [r7, #16]
 8013f76:	6938      	ldr	r0, [r7, #16]
 8013f78:	f00a f8e2 	bl	801e140 <sys_arch_unprotect>
    return;
 8013f7c:	e041      	b.n	8014002 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013f7e:	4828      	ldr	r0, [pc, #160]	@ (8014020 <mem_free+0x110>)
 8013f80:	f00a f894 	bl	801e0ac <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8013f84:	69fb      	ldr	r3, [r7, #28]
 8013f86:	791b      	ldrb	r3, [r3, #4]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d110      	bne.n	8013fae <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8013f8c:	4b1e      	ldr	r3, [pc, #120]	@ (8014008 <mem_free+0xf8>)
 8013f8e:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8013f92:	4924      	ldr	r1, [pc, #144]	@ (8014024 <mem_free+0x114>)
 8013f94:	481e      	ldr	r0, [pc, #120]	@ (8014010 <mem_free+0x100>)
 8013f96:	f00a f9e3 	bl	801e360 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013f9a:	4821      	ldr	r0, [pc, #132]	@ (8014020 <mem_free+0x110>)
 8013f9c:	f00a f895 	bl	801e0ca <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013fa0:	f00a f8c0 	bl	801e124 <sys_arch_protect>
 8013fa4:	6178      	str	r0, [r7, #20]
 8013fa6:	6978      	ldr	r0, [r7, #20]
 8013fa8:	f00a f8ca 	bl	801e140 <sys_arch_unprotect>
    return;
 8013fac:	e029      	b.n	8014002 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8013fae:	69f8      	ldr	r0, [r7, #28]
 8013fb0:	f7ff ff72 	bl	8013e98 <mem_link_valid>
 8013fb4:	4603      	mov	r3, r0
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d110      	bne.n	8013fdc <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8013fba:	4b13      	ldr	r3, [pc, #76]	@ (8014008 <mem_free+0xf8>)
 8013fbc:	f240 2295 	movw	r2, #661	@ 0x295
 8013fc0:	4919      	ldr	r1, [pc, #100]	@ (8014028 <mem_free+0x118>)
 8013fc2:	4813      	ldr	r0, [pc, #76]	@ (8014010 <mem_free+0x100>)
 8013fc4:	f00a f9cc 	bl	801e360 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013fc8:	4815      	ldr	r0, [pc, #84]	@ (8014020 <mem_free+0x110>)
 8013fca:	f00a f87e 	bl	801e0ca <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013fce:	f00a f8a9 	bl	801e124 <sys_arch_protect>
 8013fd2:	61b8      	str	r0, [r7, #24]
 8013fd4:	69b8      	ldr	r0, [r7, #24]
 8013fd6:	f00a f8b3 	bl	801e140 <sys_arch_unprotect>
    return;
 8013fda:	e012      	b.n	8014002 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8013fdc:	69fb      	ldr	r3, [r7, #28]
 8013fde:	2200      	movs	r2, #0
 8013fe0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8013fe2:	4b12      	ldr	r3, [pc, #72]	@ (801402c <mem_free+0x11c>)
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	69fa      	ldr	r2, [r7, #28]
 8013fe8:	429a      	cmp	r2, r3
 8013fea:	d202      	bcs.n	8013ff2 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013fec:	4a0f      	ldr	r2, [pc, #60]	@ (801402c <mem_free+0x11c>)
 8013fee:	69fb      	ldr	r3, [r7, #28]
 8013ff0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8013ff2:	69f8      	ldr	r0, [r7, #28]
 8013ff4:	f7ff fe5c 	bl	8013cb0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013ff8:	4809      	ldr	r0, [pc, #36]	@ (8014020 <mem_free+0x110>)
 8013ffa:	f00a f866 	bl	801e0ca <sys_mutex_unlock>
 8013ffe:	e000      	b.n	8014002 <mem_free+0xf2>
    return;
 8014000:	bf00      	nop
}
 8014002:	3720      	adds	r7, #32
 8014004:	46bd      	mov	sp, r7
 8014006:	bd80      	pop	{r7, pc}
 8014008:	0801fb08 	.word	0x0801fb08
 801400c:	0801fbf8 	.word	0x0801fbf8
 8014010:	0801fb50 	.word	0x0801fb50
 8014014:	2000fa14 	.word	0x2000fa14
 8014018:	2000fa18 	.word	0x2000fa18
 801401c:	0801fc1c 	.word	0x0801fc1c
 8014020:	2000fa1c 	.word	0x2000fa1c
 8014024:	0801fc38 	.word	0x0801fc38
 8014028:	0801fc60 	.word	0x0801fc60
 801402c:	2000fa20 	.word	0x2000fa20

08014030 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8014030:	b580      	push	{r7, lr}
 8014032:	b088      	sub	sp, #32
 8014034:	af00      	add	r7, sp, #0
 8014036:	6078      	str	r0, [r7, #4]
 8014038:	460b      	mov	r3, r1
 801403a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801403c:	887b      	ldrh	r3, [r7, #2]
 801403e:	3303      	adds	r3, #3
 8014040:	b29b      	uxth	r3, r3
 8014042:	f023 0303 	bic.w	r3, r3, #3
 8014046:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8014048:	8bfb      	ldrh	r3, [r7, #30]
 801404a:	2b0b      	cmp	r3, #11
 801404c:	d801      	bhi.n	8014052 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801404e:	230c      	movs	r3, #12
 8014050:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8014052:	8bfb      	ldrh	r3, [r7, #30]
 8014054:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014058:	d803      	bhi.n	8014062 <mem_trim+0x32>
 801405a:	8bfa      	ldrh	r2, [r7, #30]
 801405c:	887b      	ldrh	r3, [r7, #2]
 801405e:	429a      	cmp	r2, r3
 8014060:	d201      	bcs.n	8014066 <mem_trim+0x36>
    return NULL;
 8014062:	2300      	movs	r3, #0
 8014064:	e0d8      	b.n	8014218 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8014066:	4b6e      	ldr	r3, [pc, #440]	@ (8014220 <mem_trim+0x1f0>)
 8014068:	681b      	ldr	r3, [r3, #0]
 801406a:	687a      	ldr	r2, [r7, #4]
 801406c:	429a      	cmp	r2, r3
 801406e:	d304      	bcc.n	801407a <mem_trim+0x4a>
 8014070:	4b6c      	ldr	r3, [pc, #432]	@ (8014224 <mem_trim+0x1f4>)
 8014072:	681b      	ldr	r3, [r3, #0]
 8014074:	687a      	ldr	r2, [r7, #4]
 8014076:	429a      	cmp	r2, r3
 8014078:	d306      	bcc.n	8014088 <mem_trim+0x58>
 801407a:	4b6b      	ldr	r3, [pc, #428]	@ (8014228 <mem_trim+0x1f8>)
 801407c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8014080:	496a      	ldr	r1, [pc, #424]	@ (801422c <mem_trim+0x1fc>)
 8014082:	486b      	ldr	r0, [pc, #428]	@ (8014230 <mem_trim+0x200>)
 8014084:	f00a f96c 	bl	801e360 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8014088:	4b65      	ldr	r3, [pc, #404]	@ (8014220 <mem_trim+0x1f0>)
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	687a      	ldr	r2, [r7, #4]
 801408e:	429a      	cmp	r2, r3
 8014090:	d304      	bcc.n	801409c <mem_trim+0x6c>
 8014092:	4b64      	ldr	r3, [pc, #400]	@ (8014224 <mem_trim+0x1f4>)
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	687a      	ldr	r2, [r7, #4]
 8014098:	429a      	cmp	r2, r3
 801409a:	d307      	bcc.n	80140ac <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801409c:	f00a f842 	bl	801e124 <sys_arch_protect>
 80140a0:	60b8      	str	r0, [r7, #8]
 80140a2:	68b8      	ldr	r0, [r7, #8]
 80140a4:	f00a f84c 	bl	801e140 <sys_arch_unprotect>
    return rmem;
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	e0b5      	b.n	8014218 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	3b08      	subs	r3, #8
 80140b0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80140b2:	69b8      	ldr	r0, [r7, #24]
 80140b4:	f7ff fdea 	bl	8013c8c <mem_to_ptr>
 80140b8:	4603      	mov	r3, r0
 80140ba:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80140bc:	69bb      	ldr	r3, [r7, #24]
 80140be:	881a      	ldrh	r2, [r3, #0]
 80140c0:	8afb      	ldrh	r3, [r7, #22]
 80140c2:	1ad3      	subs	r3, r2, r3
 80140c4:	b29b      	uxth	r3, r3
 80140c6:	3b08      	subs	r3, #8
 80140c8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80140ca:	8bfa      	ldrh	r2, [r7, #30]
 80140cc:	8abb      	ldrh	r3, [r7, #20]
 80140ce:	429a      	cmp	r2, r3
 80140d0:	d906      	bls.n	80140e0 <mem_trim+0xb0>
 80140d2:	4b55      	ldr	r3, [pc, #340]	@ (8014228 <mem_trim+0x1f8>)
 80140d4:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 80140d8:	4956      	ldr	r1, [pc, #344]	@ (8014234 <mem_trim+0x204>)
 80140da:	4855      	ldr	r0, [pc, #340]	@ (8014230 <mem_trim+0x200>)
 80140dc:	f00a f940 	bl	801e360 <iprintf>
  if (newsize > size) {
 80140e0:	8bfa      	ldrh	r2, [r7, #30]
 80140e2:	8abb      	ldrh	r3, [r7, #20]
 80140e4:	429a      	cmp	r2, r3
 80140e6:	d901      	bls.n	80140ec <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80140e8:	2300      	movs	r3, #0
 80140ea:	e095      	b.n	8014218 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80140ec:	8bfa      	ldrh	r2, [r7, #30]
 80140ee:	8abb      	ldrh	r3, [r7, #20]
 80140f0:	429a      	cmp	r2, r3
 80140f2:	d101      	bne.n	80140f8 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	e08f      	b.n	8014218 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80140f8:	484f      	ldr	r0, [pc, #316]	@ (8014238 <mem_trim+0x208>)
 80140fa:	f009 ffd7 	bl	801e0ac <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80140fe:	69bb      	ldr	r3, [r7, #24]
 8014100:	881b      	ldrh	r3, [r3, #0]
 8014102:	4618      	mov	r0, r3
 8014104:	f7ff fdb0 	bl	8013c68 <ptr_to_mem>
 8014108:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801410a:	693b      	ldr	r3, [r7, #16]
 801410c:	791b      	ldrb	r3, [r3, #4]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d13f      	bne.n	8014192 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014112:	69bb      	ldr	r3, [r7, #24]
 8014114:	881b      	ldrh	r3, [r3, #0]
 8014116:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801411a:	d106      	bne.n	801412a <mem_trim+0xfa>
 801411c:	4b42      	ldr	r3, [pc, #264]	@ (8014228 <mem_trim+0x1f8>)
 801411e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8014122:	4946      	ldr	r1, [pc, #280]	@ (801423c <mem_trim+0x20c>)
 8014124:	4842      	ldr	r0, [pc, #264]	@ (8014230 <mem_trim+0x200>)
 8014126:	f00a f91b 	bl	801e360 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801412a:	693b      	ldr	r3, [r7, #16]
 801412c:	881b      	ldrh	r3, [r3, #0]
 801412e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014130:	8afa      	ldrh	r2, [r7, #22]
 8014132:	8bfb      	ldrh	r3, [r7, #30]
 8014134:	4413      	add	r3, r2
 8014136:	b29b      	uxth	r3, r3
 8014138:	3308      	adds	r3, #8
 801413a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 801413c:	4b40      	ldr	r3, [pc, #256]	@ (8014240 <mem_trim+0x210>)
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	693a      	ldr	r2, [r7, #16]
 8014142:	429a      	cmp	r2, r3
 8014144:	d106      	bne.n	8014154 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8014146:	89fb      	ldrh	r3, [r7, #14]
 8014148:	4618      	mov	r0, r3
 801414a:	f7ff fd8d 	bl	8013c68 <ptr_to_mem>
 801414e:	4603      	mov	r3, r0
 8014150:	4a3b      	ldr	r2, [pc, #236]	@ (8014240 <mem_trim+0x210>)
 8014152:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8014154:	89fb      	ldrh	r3, [r7, #14]
 8014156:	4618      	mov	r0, r3
 8014158:	f7ff fd86 	bl	8013c68 <ptr_to_mem>
 801415c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801415e:	693b      	ldr	r3, [r7, #16]
 8014160:	2200      	movs	r2, #0
 8014162:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8014164:	693b      	ldr	r3, [r7, #16]
 8014166:	89ba      	ldrh	r2, [r7, #12]
 8014168:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801416a:	693b      	ldr	r3, [r7, #16]
 801416c:	8afa      	ldrh	r2, [r7, #22]
 801416e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8014170:	69bb      	ldr	r3, [r7, #24]
 8014172:	89fa      	ldrh	r2, [r7, #14]
 8014174:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014176:	693b      	ldr	r3, [r7, #16]
 8014178:	881b      	ldrh	r3, [r3, #0]
 801417a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801417e:	d047      	beq.n	8014210 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014180:	693b      	ldr	r3, [r7, #16]
 8014182:	881b      	ldrh	r3, [r3, #0]
 8014184:	4618      	mov	r0, r3
 8014186:	f7ff fd6f 	bl	8013c68 <ptr_to_mem>
 801418a:	4602      	mov	r2, r0
 801418c:	89fb      	ldrh	r3, [r7, #14]
 801418e:	8053      	strh	r3, [r2, #2]
 8014190:	e03e      	b.n	8014210 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8014192:	8bfb      	ldrh	r3, [r7, #30]
 8014194:	f103 0214 	add.w	r2, r3, #20
 8014198:	8abb      	ldrh	r3, [r7, #20]
 801419a:	429a      	cmp	r2, r3
 801419c:	d838      	bhi.n	8014210 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801419e:	8afa      	ldrh	r2, [r7, #22]
 80141a0:	8bfb      	ldrh	r3, [r7, #30]
 80141a2:	4413      	add	r3, r2
 80141a4:	b29b      	uxth	r3, r3
 80141a6:	3308      	adds	r3, #8
 80141a8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80141aa:	69bb      	ldr	r3, [r7, #24]
 80141ac:	881b      	ldrh	r3, [r3, #0]
 80141ae:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80141b2:	d106      	bne.n	80141c2 <mem_trim+0x192>
 80141b4:	4b1c      	ldr	r3, [pc, #112]	@ (8014228 <mem_trim+0x1f8>)
 80141b6:	f240 3216 	movw	r2, #790	@ 0x316
 80141ba:	4920      	ldr	r1, [pc, #128]	@ (801423c <mem_trim+0x20c>)
 80141bc:	481c      	ldr	r0, [pc, #112]	@ (8014230 <mem_trim+0x200>)
 80141be:	f00a f8cf 	bl	801e360 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80141c2:	89fb      	ldrh	r3, [r7, #14]
 80141c4:	4618      	mov	r0, r3
 80141c6:	f7ff fd4f 	bl	8013c68 <ptr_to_mem>
 80141ca:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80141cc:	4b1c      	ldr	r3, [pc, #112]	@ (8014240 <mem_trim+0x210>)
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	693a      	ldr	r2, [r7, #16]
 80141d2:	429a      	cmp	r2, r3
 80141d4:	d202      	bcs.n	80141dc <mem_trim+0x1ac>
      lfree = mem2;
 80141d6:	4a1a      	ldr	r2, [pc, #104]	@ (8014240 <mem_trim+0x210>)
 80141d8:	693b      	ldr	r3, [r7, #16]
 80141da:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80141dc:	693b      	ldr	r3, [r7, #16]
 80141de:	2200      	movs	r2, #0
 80141e0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80141e2:	69bb      	ldr	r3, [r7, #24]
 80141e4:	881a      	ldrh	r2, [r3, #0]
 80141e6:	693b      	ldr	r3, [r7, #16]
 80141e8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80141ea:	693b      	ldr	r3, [r7, #16]
 80141ec:	8afa      	ldrh	r2, [r7, #22]
 80141ee:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80141f0:	69bb      	ldr	r3, [r7, #24]
 80141f2:	89fa      	ldrh	r2, [r7, #14]
 80141f4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80141f6:	693b      	ldr	r3, [r7, #16]
 80141f8:	881b      	ldrh	r3, [r3, #0]
 80141fa:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80141fe:	d007      	beq.n	8014210 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014200:	693b      	ldr	r3, [r7, #16]
 8014202:	881b      	ldrh	r3, [r3, #0]
 8014204:	4618      	mov	r0, r3
 8014206:	f7ff fd2f 	bl	8013c68 <ptr_to_mem>
 801420a:	4602      	mov	r2, r0
 801420c:	89fb      	ldrh	r3, [r7, #14]
 801420e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8014210:	4809      	ldr	r0, [pc, #36]	@ (8014238 <mem_trim+0x208>)
 8014212:	f009 ff5a 	bl	801e0ca <sys_mutex_unlock>
  return rmem;
 8014216:	687b      	ldr	r3, [r7, #4]
}
 8014218:	4618      	mov	r0, r3
 801421a:	3720      	adds	r7, #32
 801421c:	46bd      	mov	sp, r7
 801421e:	bd80      	pop	{r7, pc}
 8014220:	2000fa14 	.word	0x2000fa14
 8014224:	2000fa18 	.word	0x2000fa18
 8014228:	0801fb08 	.word	0x0801fb08
 801422c:	0801fc94 	.word	0x0801fc94
 8014230:	0801fb50 	.word	0x0801fb50
 8014234:	0801fcac 	.word	0x0801fcac
 8014238:	2000fa1c 	.word	0x2000fa1c
 801423c:	0801fccc 	.word	0x0801fccc
 8014240:	2000fa20 	.word	0x2000fa20

08014244 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8014244:	b580      	push	{r7, lr}
 8014246:	b088      	sub	sp, #32
 8014248:	af00      	add	r7, sp, #0
 801424a:	4603      	mov	r3, r0
 801424c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801424e:	88fb      	ldrh	r3, [r7, #6]
 8014250:	2b00      	cmp	r3, #0
 8014252:	d101      	bne.n	8014258 <mem_malloc+0x14>
    return NULL;
 8014254:	2300      	movs	r3, #0
 8014256:	e0e2      	b.n	801441e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8014258:	88fb      	ldrh	r3, [r7, #6]
 801425a:	3303      	adds	r3, #3
 801425c:	b29b      	uxth	r3, r3
 801425e:	f023 0303 	bic.w	r3, r3, #3
 8014262:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8014264:	8bbb      	ldrh	r3, [r7, #28]
 8014266:	2b0b      	cmp	r3, #11
 8014268:	d801      	bhi.n	801426e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801426a:	230c      	movs	r3, #12
 801426c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801426e:	8bbb      	ldrh	r3, [r7, #28]
 8014270:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014274:	d803      	bhi.n	801427e <mem_malloc+0x3a>
 8014276:	8bba      	ldrh	r2, [r7, #28]
 8014278:	88fb      	ldrh	r3, [r7, #6]
 801427a:	429a      	cmp	r2, r3
 801427c:	d201      	bcs.n	8014282 <mem_malloc+0x3e>
    return NULL;
 801427e:	2300      	movs	r3, #0
 8014280:	e0cd      	b.n	801441e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8014282:	4869      	ldr	r0, [pc, #420]	@ (8014428 <mem_malloc+0x1e4>)
 8014284:	f009 ff12 	bl	801e0ac <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014288:	4b68      	ldr	r3, [pc, #416]	@ (801442c <mem_malloc+0x1e8>)
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	4618      	mov	r0, r3
 801428e:	f7ff fcfd 	bl	8013c8c <mem_to_ptr>
 8014292:	4603      	mov	r3, r0
 8014294:	83fb      	strh	r3, [r7, #30]
 8014296:	e0b7      	b.n	8014408 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8014298:	8bfb      	ldrh	r3, [r7, #30]
 801429a:	4618      	mov	r0, r3
 801429c:	f7ff fce4 	bl	8013c68 <ptr_to_mem>
 80142a0:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80142a2:	697b      	ldr	r3, [r7, #20]
 80142a4:	791b      	ldrb	r3, [r3, #4]
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	f040 80a7 	bne.w	80143fa <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80142ac:	697b      	ldr	r3, [r7, #20]
 80142ae:	881b      	ldrh	r3, [r3, #0]
 80142b0:	461a      	mov	r2, r3
 80142b2:	8bfb      	ldrh	r3, [r7, #30]
 80142b4:	1ad3      	subs	r3, r2, r3
 80142b6:	f1a3 0208 	sub.w	r2, r3, #8
 80142ba:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80142bc:	429a      	cmp	r2, r3
 80142be:	f0c0 809c 	bcc.w	80143fa <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80142c2:	697b      	ldr	r3, [r7, #20]
 80142c4:	881b      	ldrh	r3, [r3, #0]
 80142c6:	461a      	mov	r2, r3
 80142c8:	8bfb      	ldrh	r3, [r7, #30]
 80142ca:	1ad3      	subs	r3, r2, r3
 80142cc:	f1a3 0208 	sub.w	r2, r3, #8
 80142d0:	8bbb      	ldrh	r3, [r7, #28]
 80142d2:	3314      	adds	r3, #20
 80142d4:	429a      	cmp	r2, r3
 80142d6:	d333      	bcc.n	8014340 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80142d8:	8bfa      	ldrh	r2, [r7, #30]
 80142da:	8bbb      	ldrh	r3, [r7, #28]
 80142dc:	4413      	add	r3, r2
 80142de:	b29b      	uxth	r3, r3
 80142e0:	3308      	adds	r3, #8
 80142e2:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80142e4:	8a7b      	ldrh	r3, [r7, #18]
 80142e6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80142ea:	d106      	bne.n	80142fa <mem_malloc+0xb6>
 80142ec:	4b50      	ldr	r3, [pc, #320]	@ (8014430 <mem_malloc+0x1ec>)
 80142ee:	f240 3287 	movw	r2, #903	@ 0x387
 80142f2:	4950      	ldr	r1, [pc, #320]	@ (8014434 <mem_malloc+0x1f0>)
 80142f4:	4850      	ldr	r0, [pc, #320]	@ (8014438 <mem_malloc+0x1f4>)
 80142f6:	f00a f833 	bl	801e360 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80142fa:	8a7b      	ldrh	r3, [r7, #18]
 80142fc:	4618      	mov	r0, r3
 80142fe:	f7ff fcb3 	bl	8013c68 <ptr_to_mem>
 8014302:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	2200      	movs	r2, #0
 8014308:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801430a:	697b      	ldr	r3, [r7, #20]
 801430c:	881a      	ldrh	r2, [r3, #0]
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	8bfa      	ldrh	r2, [r7, #30]
 8014316:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8014318:	697b      	ldr	r3, [r7, #20]
 801431a:	8a7a      	ldrh	r2, [r7, #18]
 801431c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801431e:	697b      	ldr	r3, [r7, #20]
 8014320:	2201      	movs	r2, #1
 8014322:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	881b      	ldrh	r3, [r3, #0]
 8014328:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801432c:	d00b      	beq.n	8014346 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	881b      	ldrh	r3, [r3, #0]
 8014332:	4618      	mov	r0, r3
 8014334:	f7ff fc98 	bl	8013c68 <ptr_to_mem>
 8014338:	4602      	mov	r2, r0
 801433a:	8a7b      	ldrh	r3, [r7, #18]
 801433c:	8053      	strh	r3, [r2, #2]
 801433e:	e002      	b.n	8014346 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8014340:	697b      	ldr	r3, [r7, #20]
 8014342:	2201      	movs	r2, #1
 8014344:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8014346:	4b39      	ldr	r3, [pc, #228]	@ (801442c <mem_malloc+0x1e8>)
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	697a      	ldr	r2, [r7, #20]
 801434c:	429a      	cmp	r2, r3
 801434e:	d127      	bne.n	80143a0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8014350:	4b36      	ldr	r3, [pc, #216]	@ (801442c <mem_malloc+0x1e8>)
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8014356:	e005      	b.n	8014364 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8014358:	69bb      	ldr	r3, [r7, #24]
 801435a:	881b      	ldrh	r3, [r3, #0]
 801435c:	4618      	mov	r0, r3
 801435e:	f7ff fc83 	bl	8013c68 <ptr_to_mem>
 8014362:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8014364:	69bb      	ldr	r3, [r7, #24]
 8014366:	791b      	ldrb	r3, [r3, #4]
 8014368:	2b00      	cmp	r3, #0
 801436a:	d004      	beq.n	8014376 <mem_malloc+0x132>
 801436c:	4b33      	ldr	r3, [pc, #204]	@ (801443c <mem_malloc+0x1f8>)
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	69ba      	ldr	r2, [r7, #24]
 8014372:	429a      	cmp	r2, r3
 8014374:	d1f0      	bne.n	8014358 <mem_malloc+0x114>
          }
          lfree = cur;
 8014376:	4a2d      	ldr	r2, [pc, #180]	@ (801442c <mem_malloc+0x1e8>)
 8014378:	69bb      	ldr	r3, [r7, #24]
 801437a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801437c:	4b2b      	ldr	r3, [pc, #172]	@ (801442c <mem_malloc+0x1e8>)
 801437e:	681a      	ldr	r2, [r3, #0]
 8014380:	4b2e      	ldr	r3, [pc, #184]	@ (801443c <mem_malloc+0x1f8>)
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	429a      	cmp	r2, r3
 8014386:	d00b      	beq.n	80143a0 <mem_malloc+0x15c>
 8014388:	4b28      	ldr	r3, [pc, #160]	@ (801442c <mem_malloc+0x1e8>)
 801438a:	681b      	ldr	r3, [r3, #0]
 801438c:	791b      	ldrb	r3, [r3, #4]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d006      	beq.n	80143a0 <mem_malloc+0x15c>
 8014392:	4b27      	ldr	r3, [pc, #156]	@ (8014430 <mem_malloc+0x1ec>)
 8014394:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8014398:	4929      	ldr	r1, [pc, #164]	@ (8014440 <mem_malloc+0x1fc>)
 801439a:	4827      	ldr	r0, [pc, #156]	@ (8014438 <mem_malloc+0x1f4>)
 801439c:	f009 ffe0 	bl	801e360 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80143a0:	4821      	ldr	r0, [pc, #132]	@ (8014428 <mem_malloc+0x1e4>)
 80143a2:	f009 fe92 	bl	801e0ca <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80143a6:	8bba      	ldrh	r2, [r7, #28]
 80143a8:	697b      	ldr	r3, [r7, #20]
 80143aa:	4413      	add	r3, r2
 80143ac:	3308      	adds	r3, #8
 80143ae:	4a23      	ldr	r2, [pc, #140]	@ (801443c <mem_malloc+0x1f8>)
 80143b0:	6812      	ldr	r2, [r2, #0]
 80143b2:	4293      	cmp	r3, r2
 80143b4:	d906      	bls.n	80143c4 <mem_malloc+0x180>
 80143b6:	4b1e      	ldr	r3, [pc, #120]	@ (8014430 <mem_malloc+0x1ec>)
 80143b8:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80143bc:	4921      	ldr	r1, [pc, #132]	@ (8014444 <mem_malloc+0x200>)
 80143be:	481e      	ldr	r0, [pc, #120]	@ (8014438 <mem_malloc+0x1f4>)
 80143c0:	f009 ffce 	bl	801e360 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80143c4:	697b      	ldr	r3, [r7, #20]
 80143c6:	f003 0303 	and.w	r3, r3, #3
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d006      	beq.n	80143dc <mem_malloc+0x198>
 80143ce:	4b18      	ldr	r3, [pc, #96]	@ (8014430 <mem_malloc+0x1ec>)
 80143d0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80143d4:	491c      	ldr	r1, [pc, #112]	@ (8014448 <mem_malloc+0x204>)
 80143d6:	4818      	ldr	r0, [pc, #96]	@ (8014438 <mem_malloc+0x1f4>)
 80143d8:	f009 ffc2 	bl	801e360 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80143dc:	697b      	ldr	r3, [r7, #20]
 80143de:	f003 0303 	and.w	r3, r3, #3
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d006      	beq.n	80143f4 <mem_malloc+0x1b0>
 80143e6:	4b12      	ldr	r3, [pc, #72]	@ (8014430 <mem_malloc+0x1ec>)
 80143e8:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80143ec:	4917      	ldr	r1, [pc, #92]	@ (801444c <mem_malloc+0x208>)
 80143ee:	4812      	ldr	r0, [pc, #72]	@ (8014438 <mem_malloc+0x1f4>)
 80143f0:	f009 ffb6 	bl	801e360 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80143f4:	697b      	ldr	r3, [r7, #20]
 80143f6:	3308      	adds	r3, #8
 80143f8:	e011      	b.n	801441e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80143fa:	8bfb      	ldrh	r3, [r7, #30]
 80143fc:	4618      	mov	r0, r3
 80143fe:	f7ff fc33 	bl	8013c68 <ptr_to_mem>
 8014402:	4603      	mov	r3, r0
 8014404:	881b      	ldrh	r3, [r3, #0]
 8014406:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014408:	8bfa      	ldrh	r2, [r7, #30]
 801440a:	8bbb      	ldrh	r3, [r7, #28]
 801440c:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8014410:	429a      	cmp	r2, r3
 8014412:	f4ff af41 	bcc.w	8014298 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8014416:	4804      	ldr	r0, [pc, #16]	@ (8014428 <mem_malloc+0x1e4>)
 8014418:	f009 fe57 	bl	801e0ca <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801441c:	2300      	movs	r3, #0
}
 801441e:	4618      	mov	r0, r3
 8014420:	3720      	adds	r7, #32
 8014422:	46bd      	mov	sp, r7
 8014424:	bd80      	pop	{r7, pc}
 8014426:	bf00      	nop
 8014428:	2000fa1c 	.word	0x2000fa1c
 801442c:	2000fa20 	.word	0x2000fa20
 8014430:	0801fb08 	.word	0x0801fb08
 8014434:	0801fccc 	.word	0x0801fccc
 8014438:	0801fb50 	.word	0x0801fb50
 801443c:	2000fa18 	.word	0x2000fa18
 8014440:	0801fce0 	.word	0x0801fce0
 8014444:	0801fcfc 	.word	0x0801fcfc
 8014448:	0801fd2c 	.word	0x0801fd2c
 801444c:	0801fd5c 	.word	0x0801fd5c

08014450 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8014450:	b480      	push	{r7}
 8014452:	b085      	sub	sp, #20
 8014454:	af00      	add	r7, sp, #0
 8014456:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	689b      	ldr	r3, [r3, #8]
 801445c:	2200      	movs	r2, #0
 801445e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	685b      	ldr	r3, [r3, #4]
 8014464:	3303      	adds	r3, #3
 8014466:	f023 0303 	bic.w	r3, r3, #3
 801446a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801446c:	2300      	movs	r3, #0
 801446e:	60fb      	str	r3, [r7, #12]
 8014470:	e011      	b.n	8014496 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	689b      	ldr	r3, [r3, #8]
 8014476:	681a      	ldr	r2, [r3, #0]
 8014478:	68bb      	ldr	r3, [r7, #8]
 801447a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	689b      	ldr	r3, [r3, #8]
 8014480:	68ba      	ldr	r2, [r7, #8]
 8014482:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	881b      	ldrh	r3, [r3, #0]
 8014488:	461a      	mov	r2, r3
 801448a:	68bb      	ldr	r3, [r7, #8]
 801448c:	4413      	add	r3, r2
 801448e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	3301      	adds	r3, #1
 8014494:	60fb      	str	r3, [r7, #12]
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	885b      	ldrh	r3, [r3, #2]
 801449a:	461a      	mov	r2, r3
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	4293      	cmp	r3, r2
 80144a0:	dbe7      	blt.n	8014472 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80144a2:	bf00      	nop
 80144a4:	bf00      	nop
 80144a6:	3714      	adds	r7, #20
 80144a8:	46bd      	mov	sp, r7
 80144aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ae:	4770      	bx	lr

080144b0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80144b0:	b580      	push	{r7, lr}
 80144b2:	b082      	sub	sp, #8
 80144b4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80144b6:	2300      	movs	r3, #0
 80144b8:	80fb      	strh	r3, [r7, #6]
 80144ba:	e009      	b.n	80144d0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80144bc:	88fb      	ldrh	r3, [r7, #6]
 80144be:	4a08      	ldr	r2, [pc, #32]	@ (80144e0 <memp_init+0x30>)
 80144c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80144c4:	4618      	mov	r0, r3
 80144c6:	f7ff ffc3 	bl	8014450 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80144ca:	88fb      	ldrh	r3, [r7, #6]
 80144cc:	3301      	adds	r3, #1
 80144ce:	80fb      	strh	r3, [r7, #6]
 80144d0:	88fb      	ldrh	r3, [r7, #6]
 80144d2:	2b0c      	cmp	r3, #12
 80144d4:	d9f2      	bls.n	80144bc <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80144d6:	bf00      	nop
 80144d8:	bf00      	nop
 80144da:	3708      	adds	r7, #8
 80144dc:	46bd      	mov	sp, r7
 80144de:	bd80      	pop	{r7, pc}
 80144e0:	08022b7c 	.word	0x08022b7c

080144e4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80144e4:	b580      	push	{r7, lr}
 80144e6:	b084      	sub	sp, #16
 80144e8:	af00      	add	r7, sp, #0
 80144ea:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80144ec:	f009 fe1a 	bl	801e124 <sys_arch_protect>
 80144f0:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	689b      	ldr	r3, [r3, #8]
 80144f6:	681b      	ldr	r3, [r3, #0]
 80144f8:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80144fa:	68bb      	ldr	r3, [r7, #8]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d015      	beq.n	801452c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	689b      	ldr	r3, [r3, #8]
 8014504:	68ba      	ldr	r2, [r7, #8]
 8014506:	6812      	ldr	r2, [r2, #0]
 8014508:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801450a:	68bb      	ldr	r3, [r7, #8]
 801450c:	f003 0303 	and.w	r3, r3, #3
 8014510:	2b00      	cmp	r3, #0
 8014512:	d006      	beq.n	8014522 <do_memp_malloc_pool+0x3e>
 8014514:	4b09      	ldr	r3, [pc, #36]	@ (801453c <do_memp_malloc_pool+0x58>)
 8014516:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801451a:	4909      	ldr	r1, [pc, #36]	@ (8014540 <do_memp_malloc_pool+0x5c>)
 801451c:	4809      	ldr	r0, [pc, #36]	@ (8014544 <do_memp_malloc_pool+0x60>)
 801451e:	f009 ff1f 	bl	801e360 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8014522:	68f8      	ldr	r0, [r7, #12]
 8014524:	f009 fe0c 	bl	801e140 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8014528:	68bb      	ldr	r3, [r7, #8]
 801452a:	e003      	b.n	8014534 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801452c:	68f8      	ldr	r0, [r7, #12]
 801452e:	f009 fe07 	bl	801e140 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8014532:	2300      	movs	r3, #0
}
 8014534:	4618      	mov	r0, r3
 8014536:	3710      	adds	r7, #16
 8014538:	46bd      	mov	sp, r7
 801453a:	bd80      	pop	{r7, pc}
 801453c:	0801fd80 	.word	0x0801fd80
 8014540:	0801fdb0 	.word	0x0801fdb0
 8014544:	0801fdd4 	.word	0x0801fdd4

08014548 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8014548:	b580      	push	{r7, lr}
 801454a:	b082      	sub	sp, #8
 801454c:	af00      	add	r7, sp, #0
 801454e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d106      	bne.n	8014564 <memp_malloc_pool+0x1c>
 8014556:	4b0a      	ldr	r3, [pc, #40]	@ (8014580 <memp_malloc_pool+0x38>)
 8014558:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801455c:	4909      	ldr	r1, [pc, #36]	@ (8014584 <memp_malloc_pool+0x3c>)
 801455e:	480a      	ldr	r0, [pc, #40]	@ (8014588 <memp_malloc_pool+0x40>)
 8014560:	f009 fefe 	bl	801e360 <iprintf>
  if (desc == NULL) {
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d101      	bne.n	801456e <memp_malloc_pool+0x26>
    return NULL;
 801456a:	2300      	movs	r3, #0
 801456c:	e003      	b.n	8014576 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801456e:	6878      	ldr	r0, [r7, #4]
 8014570:	f7ff ffb8 	bl	80144e4 <do_memp_malloc_pool>
 8014574:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8014576:	4618      	mov	r0, r3
 8014578:	3708      	adds	r7, #8
 801457a:	46bd      	mov	sp, r7
 801457c:	bd80      	pop	{r7, pc}
 801457e:	bf00      	nop
 8014580:	0801fd80 	.word	0x0801fd80
 8014584:	0801fdfc 	.word	0x0801fdfc
 8014588:	0801fdd4 	.word	0x0801fdd4

0801458c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801458c:	b580      	push	{r7, lr}
 801458e:	b084      	sub	sp, #16
 8014590:	af00      	add	r7, sp, #0
 8014592:	4603      	mov	r3, r0
 8014594:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8014596:	79fb      	ldrb	r3, [r7, #7]
 8014598:	2b0c      	cmp	r3, #12
 801459a:	d908      	bls.n	80145ae <memp_malloc+0x22>
 801459c:	4b0a      	ldr	r3, [pc, #40]	@ (80145c8 <memp_malloc+0x3c>)
 801459e:	f240 1257 	movw	r2, #343	@ 0x157
 80145a2:	490a      	ldr	r1, [pc, #40]	@ (80145cc <memp_malloc+0x40>)
 80145a4:	480a      	ldr	r0, [pc, #40]	@ (80145d0 <memp_malloc+0x44>)
 80145a6:	f009 fedb 	bl	801e360 <iprintf>
 80145aa:	2300      	movs	r3, #0
 80145ac:	e008      	b.n	80145c0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80145ae:	79fb      	ldrb	r3, [r7, #7]
 80145b0:	4a08      	ldr	r2, [pc, #32]	@ (80145d4 <memp_malloc+0x48>)
 80145b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145b6:	4618      	mov	r0, r3
 80145b8:	f7ff ff94 	bl	80144e4 <do_memp_malloc_pool>
 80145bc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80145be:	68fb      	ldr	r3, [r7, #12]
}
 80145c0:	4618      	mov	r0, r3
 80145c2:	3710      	adds	r7, #16
 80145c4:	46bd      	mov	sp, r7
 80145c6:	bd80      	pop	{r7, pc}
 80145c8:	0801fd80 	.word	0x0801fd80
 80145cc:	0801fe10 	.word	0x0801fe10
 80145d0:	0801fdd4 	.word	0x0801fdd4
 80145d4:	08022b7c 	.word	0x08022b7c

080145d8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80145d8:	b580      	push	{r7, lr}
 80145da:	b084      	sub	sp, #16
 80145dc:	af00      	add	r7, sp, #0
 80145de:	6078      	str	r0, [r7, #4]
 80145e0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80145e2:	683b      	ldr	r3, [r7, #0]
 80145e4:	f003 0303 	and.w	r3, r3, #3
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d006      	beq.n	80145fa <do_memp_free_pool+0x22>
 80145ec:	4b0d      	ldr	r3, [pc, #52]	@ (8014624 <do_memp_free_pool+0x4c>)
 80145ee:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80145f2:	490d      	ldr	r1, [pc, #52]	@ (8014628 <do_memp_free_pool+0x50>)
 80145f4:	480d      	ldr	r0, [pc, #52]	@ (801462c <do_memp_free_pool+0x54>)
 80145f6:	f009 feb3 	bl	801e360 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80145fa:	683b      	ldr	r3, [r7, #0]
 80145fc:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80145fe:	f009 fd91 	bl	801e124 <sys_arch_protect>
 8014602:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	689b      	ldr	r3, [r3, #8]
 8014608:	681a      	ldr	r2, [r3, #0]
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	689b      	ldr	r3, [r3, #8]
 8014612:	68fa      	ldr	r2, [r7, #12]
 8014614:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8014616:	68b8      	ldr	r0, [r7, #8]
 8014618:	f009 fd92 	bl	801e140 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801461c:	bf00      	nop
 801461e:	3710      	adds	r7, #16
 8014620:	46bd      	mov	sp, r7
 8014622:	bd80      	pop	{r7, pc}
 8014624:	0801fd80 	.word	0x0801fd80
 8014628:	0801fe30 	.word	0x0801fe30
 801462c:	0801fdd4 	.word	0x0801fdd4

08014630 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8014630:	b580      	push	{r7, lr}
 8014632:	b082      	sub	sp, #8
 8014634:	af00      	add	r7, sp, #0
 8014636:	6078      	str	r0, [r7, #4]
 8014638:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	2b00      	cmp	r3, #0
 801463e:	d106      	bne.n	801464e <memp_free_pool+0x1e>
 8014640:	4b0a      	ldr	r3, [pc, #40]	@ (801466c <memp_free_pool+0x3c>)
 8014642:	f240 1295 	movw	r2, #405	@ 0x195
 8014646:	490a      	ldr	r1, [pc, #40]	@ (8014670 <memp_free_pool+0x40>)
 8014648:	480a      	ldr	r0, [pc, #40]	@ (8014674 <memp_free_pool+0x44>)
 801464a:	f009 fe89 	bl	801e360 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	2b00      	cmp	r3, #0
 8014652:	d007      	beq.n	8014664 <memp_free_pool+0x34>
 8014654:	683b      	ldr	r3, [r7, #0]
 8014656:	2b00      	cmp	r3, #0
 8014658:	d004      	beq.n	8014664 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801465a:	6839      	ldr	r1, [r7, #0]
 801465c:	6878      	ldr	r0, [r7, #4]
 801465e:	f7ff ffbb 	bl	80145d8 <do_memp_free_pool>
 8014662:	e000      	b.n	8014666 <memp_free_pool+0x36>
    return;
 8014664:	bf00      	nop
}
 8014666:	3708      	adds	r7, #8
 8014668:	46bd      	mov	sp, r7
 801466a:	bd80      	pop	{r7, pc}
 801466c:	0801fd80 	.word	0x0801fd80
 8014670:	0801fdfc 	.word	0x0801fdfc
 8014674:	0801fdd4 	.word	0x0801fdd4

08014678 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8014678:	b580      	push	{r7, lr}
 801467a:	b082      	sub	sp, #8
 801467c:	af00      	add	r7, sp, #0
 801467e:	4603      	mov	r3, r0
 8014680:	6039      	str	r1, [r7, #0]
 8014682:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8014684:	79fb      	ldrb	r3, [r7, #7]
 8014686:	2b0c      	cmp	r3, #12
 8014688:	d907      	bls.n	801469a <memp_free+0x22>
 801468a:	4b0c      	ldr	r3, [pc, #48]	@ (80146bc <memp_free+0x44>)
 801468c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8014690:	490b      	ldr	r1, [pc, #44]	@ (80146c0 <memp_free+0x48>)
 8014692:	480c      	ldr	r0, [pc, #48]	@ (80146c4 <memp_free+0x4c>)
 8014694:	f009 fe64 	bl	801e360 <iprintf>
 8014698:	e00c      	b.n	80146b4 <memp_free+0x3c>

  if (mem == NULL) {
 801469a:	683b      	ldr	r3, [r7, #0]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d008      	beq.n	80146b2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80146a0:	79fb      	ldrb	r3, [r7, #7]
 80146a2:	4a09      	ldr	r2, [pc, #36]	@ (80146c8 <memp_free+0x50>)
 80146a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80146a8:	6839      	ldr	r1, [r7, #0]
 80146aa:	4618      	mov	r0, r3
 80146ac:	f7ff ff94 	bl	80145d8 <do_memp_free_pool>
 80146b0:	e000      	b.n	80146b4 <memp_free+0x3c>
    return;
 80146b2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80146b4:	3708      	adds	r7, #8
 80146b6:	46bd      	mov	sp, r7
 80146b8:	bd80      	pop	{r7, pc}
 80146ba:	bf00      	nop
 80146bc:	0801fd80 	.word	0x0801fd80
 80146c0:	0801fe50 	.word	0x0801fe50
 80146c4:	0801fdd4 	.word	0x0801fdd4
 80146c8:	08022b7c 	.word	0x08022b7c

080146cc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80146cc:	b480      	push	{r7}
 80146ce:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80146d0:	bf00      	nop
 80146d2:	46bd      	mov	sp, r7
 80146d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146d8:	4770      	bx	lr
	...

080146dc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80146dc:	b580      	push	{r7, lr}
 80146de:	b086      	sub	sp, #24
 80146e0:	af00      	add	r7, sp, #0
 80146e2:	60f8      	str	r0, [r7, #12]
 80146e4:	60b9      	str	r1, [r7, #8]
 80146e6:	607a      	str	r2, [r7, #4]
 80146e8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80146ea:	68fb      	ldr	r3, [r7, #12]
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d108      	bne.n	8014702 <netif_add+0x26>
 80146f0:	4b57      	ldr	r3, [pc, #348]	@ (8014850 <netif_add+0x174>)
 80146f2:	f240 1227 	movw	r2, #295	@ 0x127
 80146f6:	4957      	ldr	r1, [pc, #348]	@ (8014854 <netif_add+0x178>)
 80146f8:	4857      	ldr	r0, [pc, #348]	@ (8014858 <netif_add+0x17c>)
 80146fa:	f009 fe31 	bl	801e360 <iprintf>
 80146fe:	2300      	movs	r3, #0
 8014700:	e0a2      	b.n	8014848 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8014702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014704:	2b00      	cmp	r3, #0
 8014706:	d108      	bne.n	801471a <netif_add+0x3e>
 8014708:	4b51      	ldr	r3, [pc, #324]	@ (8014850 <netif_add+0x174>)
 801470a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 801470e:	4953      	ldr	r1, [pc, #332]	@ (801485c <netif_add+0x180>)
 8014710:	4851      	ldr	r0, [pc, #324]	@ (8014858 <netif_add+0x17c>)
 8014712:	f009 fe25 	bl	801e360 <iprintf>
 8014716:	2300      	movs	r3, #0
 8014718:	e096      	b.n	8014848 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801471a:	68bb      	ldr	r3, [r7, #8]
 801471c:	2b00      	cmp	r3, #0
 801471e:	d101      	bne.n	8014724 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8014720:	4b4f      	ldr	r3, [pc, #316]	@ (8014860 <netif_add+0x184>)
 8014722:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	2b00      	cmp	r3, #0
 8014728:	d101      	bne.n	801472e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801472a:	4b4d      	ldr	r3, [pc, #308]	@ (8014860 <netif_add+0x184>)
 801472c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801472e:	683b      	ldr	r3, [r7, #0]
 8014730:	2b00      	cmp	r3, #0
 8014732:	d101      	bne.n	8014738 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8014734:	4b4a      	ldr	r3, [pc, #296]	@ (8014860 <netif_add+0x184>)
 8014736:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	2200      	movs	r2, #0
 801473c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	2200      	movs	r2, #0
 8014742:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	2200      	movs	r2, #0
 8014748:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	4a45      	ldr	r2, [pc, #276]	@ (8014864 <netif_add+0x188>)
 801474e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8014750:	68fb      	ldr	r3, [r7, #12]
 8014752:	2200      	movs	r2, #0
 8014754:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8014756:	68fb      	ldr	r3, [r7, #12]
 8014758:	2200      	movs	r2, #0
 801475a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	2200      	movs	r2, #0
 8014762:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8014764:	68fb      	ldr	r3, [r7, #12]
 8014766:	6a3a      	ldr	r2, [r7, #32]
 8014768:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801476a:	4b3f      	ldr	r3, [pc, #252]	@ (8014868 <netif_add+0x18c>)
 801476c:	781a      	ldrb	r2, [r3, #0]
 801476e:	68fb      	ldr	r3, [r7, #12]
 8014770:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014778:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801477a:	683b      	ldr	r3, [r7, #0]
 801477c:	687a      	ldr	r2, [r7, #4]
 801477e:	68b9      	ldr	r1, [r7, #8]
 8014780:	68f8      	ldr	r0, [r7, #12]
 8014782:	f000 f913 	bl	80149ac <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8014786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014788:	68f8      	ldr	r0, [r7, #12]
 801478a:	4798      	blx	r3
 801478c:	4603      	mov	r3, r0
 801478e:	2b00      	cmp	r3, #0
 8014790:	d001      	beq.n	8014796 <netif_add+0xba>
    return NULL;
 8014792:	2300      	movs	r3, #0
 8014794:	e058      	b.n	8014848 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8014796:	68fb      	ldr	r3, [r7, #12]
 8014798:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801479c:	2bff      	cmp	r3, #255	@ 0xff
 801479e:	d103      	bne.n	80147a8 <netif_add+0xcc>
        netif->num = 0;
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	2200      	movs	r2, #0
 80147a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 80147a8:	2300      	movs	r3, #0
 80147aa:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80147ac:	4b2f      	ldr	r3, [pc, #188]	@ (801486c <netif_add+0x190>)
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	617b      	str	r3, [r7, #20]
 80147b2:	e02b      	b.n	801480c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80147b4:	697a      	ldr	r2, [r7, #20]
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	429a      	cmp	r2, r3
 80147ba:	d106      	bne.n	80147ca <netif_add+0xee>
 80147bc:	4b24      	ldr	r3, [pc, #144]	@ (8014850 <netif_add+0x174>)
 80147be:	f240 128b 	movw	r2, #395	@ 0x18b
 80147c2:	492b      	ldr	r1, [pc, #172]	@ (8014870 <netif_add+0x194>)
 80147c4:	4824      	ldr	r0, [pc, #144]	@ (8014858 <netif_add+0x17c>)
 80147c6:	f009 fdcb 	bl	801e360 <iprintf>
        num_netifs++;
 80147ca:	693b      	ldr	r3, [r7, #16]
 80147cc:	3301      	adds	r3, #1
 80147ce:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80147d0:	693b      	ldr	r3, [r7, #16]
 80147d2:	2bff      	cmp	r3, #255	@ 0xff
 80147d4:	dd06      	ble.n	80147e4 <netif_add+0x108>
 80147d6:	4b1e      	ldr	r3, [pc, #120]	@ (8014850 <netif_add+0x174>)
 80147d8:	f240 128d 	movw	r2, #397	@ 0x18d
 80147dc:	4925      	ldr	r1, [pc, #148]	@ (8014874 <netif_add+0x198>)
 80147de:	481e      	ldr	r0, [pc, #120]	@ (8014858 <netif_add+0x17c>)
 80147e0:	f009 fdbe 	bl	801e360 <iprintf>
        if (netif2->num == netif->num) {
 80147e4:	697b      	ldr	r3, [r7, #20]
 80147e6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80147f0:	429a      	cmp	r2, r3
 80147f2:	d108      	bne.n	8014806 <netif_add+0x12a>
          netif->num++;
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80147fa:	3301      	adds	r3, #1
 80147fc:	b2da      	uxtb	r2, r3
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8014804:	e005      	b.n	8014812 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8014806:	697b      	ldr	r3, [r7, #20]
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	617b      	str	r3, [r7, #20]
 801480c:	697b      	ldr	r3, [r7, #20]
 801480e:	2b00      	cmp	r3, #0
 8014810:	d1d0      	bne.n	80147b4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8014812:	697b      	ldr	r3, [r7, #20]
 8014814:	2b00      	cmp	r3, #0
 8014816:	d1be      	bne.n	8014796 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8014818:	68fb      	ldr	r3, [r7, #12]
 801481a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801481e:	2bfe      	cmp	r3, #254	@ 0xfe
 8014820:	d103      	bne.n	801482a <netif_add+0x14e>
    netif_num = 0;
 8014822:	4b11      	ldr	r3, [pc, #68]	@ (8014868 <netif_add+0x18c>)
 8014824:	2200      	movs	r2, #0
 8014826:	701a      	strb	r2, [r3, #0]
 8014828:	e006      	b.n	8014838 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014830:	3301      	adds	r3, #1
 8014832:	b2da      	uxtb	r2, r3
 8014834:	4b0c      	ldr	r3, [pc, #48]	@ (8014868 <netif_add+0x18c>)
 8014836:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8014838:	4b0c      	ldr	r3, [pc, #48]	@ (801486c <netif_add+0x190>)
 801483a:	681a      	ldr	r2, [r3, #0]
 801483c:	68fb      	ldr	r3, [r7, #12]
 801483e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8014840:	4a0a      	ldr	r2, [pc, #40]	@ (801486c <netif_add+0x190>)
 8014842:	68fb      	ldr	r3, [r7, #12]
 8014844:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8014846:	68fb      	ldr	r3, [r7, #12]
}
 8014848:	4618      	mov	r0, r3
 801484a:	3718      	adds	r7, #24
 801484c:	46bd      	mov	sp, r7
 801484e:	bd80      	pop	{r7, pc}
 8014850:	0801fe6c 	.word	0x0801fe6c
 8014854:	0801ff00 	.word	0x0801ff00
 8014858:	0801febc 	.word	0x0801febc
 801485c:	0801ff1c 	.word	0x0801ff1c
 8014860:	08022bf0 	.word	0x08022bf0
 8014864:	08014c87 	.word	0x08014c87
 8014868:	20012af8 	.word	0x20012af8
 801486c:	20012af0 	.word	0x20012af0
 8014870:	0801ff40 	.word	0x0801ff40
 8014874:	0801ff54 	.word	0x0801ff54

08014878 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8014878:	b580      	push	{r7, lr}
 801487a:	b082      	sub	sp, #8
 801487c:	af00      	add	r7, sp, #0
 801487e:	6078      	str	r0, [r7, #4]
 8014880:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8014882:	6839      	ldr	r1, [r7, #0]
 8014884:	6878      	ldr	r0, [r7, #4]
 8014886:	f002 fc21 	bl	80170cc <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801488a:	6839      	ldr	r1, [r7, #0]
 801488c:	6878      	ldr	r0, [r7, #4]
 801488e:	f007 f87f 	bl	801b990 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8014892:	bf00      	nop
 8014894:	3708      	adds	r7, #8
 8014896:	46bd      	mov	sp, r7
 8014898:	bd80      	pop	{r7, pc}
	...

0801489c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 801489c:	b580      	push	{r7, lr}
 801489e:	b086      	sub	sp, #24
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	60f8      	str	r0, [r7, #12]
 80148a4:	60b9      	str	r1, [r7, #8]
 80148a6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80148a8:	68bb      	ldr	r3, [r7, #8]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d106      	bne.n	80148bc <netif_do_set_ipaddr+0x20>
 80148ae:	4b1d      	ldr	r3, [pc, #116]	@ (8014924 <netif_do_set_ipaddr+0x88>)
 80148b0:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80148b4:	491c      	ldr	r1, [pc, #112]	@ (8014928 <netif_do_set_ipaddr+0x8c>)
 80148b6:	481d      	ldr	r0, [pc, #116]	@ (801492c <netif_do_set_ipaddr+0x90>)
 80148b8:	f009 fd52 	bl	801e360 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d106      	bne.n	80148d0 <netif_do_set_ipaddr+0x34>
 80148c2:	4b18      	ldr	r3, [pc, #96]	@ (8014924 <netif_do_set_ipaddr+0x88>)
 80148c4:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80148c8:	4917      	ldr	r1, [pc, #92]	@ (8014928 <netif_do_set_ipaddr+0x8c>)
 80148ca:	4818      	ldr	r0, [pc, #96]	@ (801492c <netif_do_set_ipaddr+0x90>)
 80148cc:	f009 fd48 	bl	801e360 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80148d0:	68bb      	ldr	r3, [r7, #8]
 80148d2:	681a      	ldr	r2, [r3, #0]
 80148d4:	68fb      	ldr	r3, [r7, #12]
 80148d6:	3304      	adds	r3, #4
 80148d8:	681b      	ldr	r3, [r3, #0]
 80148da:	429a      	cmp	r2, r3
 80148dc:	d01c      	beq.n	8014918 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80148de:	68bb      	ldr	r3, [r7, #8]
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80148e4:	68fb      	ldr	r3, [r7, #12]
 80148e6:	3304      	adds	r3, #4
 80148e8:	681a      	ldr	r2, [r3, #0]
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80148ee:	f107 0314 	add.w	r3, r7, #20
 80148f2:	4619      	mov	r1, r3
 80148f4:	6878      	ldr	r0, [r7, #4]
 80148f6:	f7ff ffbf 	bl	8014878 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80148fa:	68bb      	ldr	r3, [r7, #8]
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d002      	beq.n	8014906 <netif_do_set_ipaddr+0x6a>
 8014900:	68bb      	ldr	r3, [r7, #8]
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	e000      	b.n	8014908 <netif_do_set_ipaddr+0x6c>
 8014906:	2300      	movs	r3, #0
 8014908:	68fa      	ldr	r2, [r7, #12]
 801490a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801490c:	2101      	movs	r1, #1
 801490e:	68f8      	ldr	r0, [r7, #12]
 8014910:	f000 f8d2 	bl	8014ab8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8014914:	2301      	movs	r3, #1
 8014916:	e000      	b.n	801491a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8014918:	2300      	movs	r3, #0
}
 801491a:	4618      	mov	r0, r3
 801491c:	3718      	adds	r7, #24
 801491e:	46bd      	mov	sp, r7
 8014920:	bd80      	pop	{r7, pc}
 8014922:	bf00      	nop
 8014924:	0801fe6c 	.word	0x0801fe6c
 8014928:	0801ff84 	.word	0x0801ff84
 801492c:	0801febc 	.word	0x0801febc

08014930 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8014930:	b480      	push	{r7}
 8014932:	b085      	sub	sp, #20
 8014934:	af00      	add	r7, sp, #0
 8014936:	60f8      	str	r0, [r7, #12]
 8014938:	60b9      	str	r1, [r7, #8]
 801493a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801493c:	68bb      	ldr	r3, [r7, #8]
 801493e:	681a      	ldr	r2, [r3, #0]
 8014940:	68fb      	ldr	r3, [r7, #12]
 8014942:	3308      	adds	r3, #8
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	429a      	cmp	r2, r3
 8014948:	d00a      	beq.n	8014960 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801494a:	68bb      	ldr	r3, [r7, #8]
 801494c:	2b00      	cmp	r3, #0
 801494e:	d002      	beq.n	8014956 <netif_do_set_netmask+0x26>
 8014950:	68bb      	ldr	r3, [r7, #8]
 8014952:	681b      	ldr	r3, [r3, #0]
 8014954:	e000      	b.n	8014958 <netif_do_set_netmask+0x28>
 8014956:	2300      	movs	r3, #0
 8014958:	68fa      	ldr	r2, [r7, #12]
 801495a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801495c:	2301      	movs	r3, #1
 801495e:	e000      	b.n	8014962 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8014960:	2300      	movs	r3, #0
}
 8014962:	4618      	mov	r0, r3
 8014964:	3714      	adds	r7, #20
 8014966:	46bd      	mov	sp, r7
 8014968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801496c:	4770      	bx	lr

0801496e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801496e:	b480      	push	{r7}
 8014970:	b085      	sub	sp, #20
 8014972:	af00      	add	r7, sp, #0
 8014974:	60f8      	str	r0, [r7, #12]
 8014976:	60b9      	str	r1, [r7, #8]
 8014978:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801497a:	68bb      	ldr	r3, [r7, #8]
 801497c:	681a      	ldr	r2, [r3, #0]
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	330c      	adds	r3, #12
 8014982:	681b      	ldr	r3, [r3, #0]
 8014984:	429a      	cmp	r2, r3
 8014986:	d00a      	beq.n	801499e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8014988:	68bb      	ldr	r3, [r7, #8]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d002      	beq.n	8014994 <netif_do_set_gw+0x26>
 801498e:	68bb      	ldr	r3, [r7, #8]
 8014990:	681b      	ldr	r3, [r3, #0]
 8014992:	e000      	b.n	8014996 <netif_do_set_gw+0x28>
 8014994:	2300      	movs	r3, #0
 8014996:	68fa      	ldr	r2, [r7, #12]
 8014998:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801499a:	2301      	movs	r3, #1
 801499c:	e000      	b.n	80149a0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801499e:	2300      	movs	r3, #0
}
 80149a0:	4618      	mov	r0, r3
 80149a2:	3714      	adds	r7, #20
 80149a4:	46bd      	mov	sp, r7
 80149a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149aa:	4770      	bx	lr

080149ac <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	b088      	sub	sp, #32
 80149b0:	af00      	add	r7, sp, #0
 80149b2:	60f8      	str	r0, [r7, #12]
 80149b4:	60b9      	str	r1, [r7, #8]
 80149b6:	607a      	str	r2, [r7, #4]
 80149b8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80149ba:	2300      	movs	r3, #0
 80149bc:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80149be:	2300      	movs	r3, #0
 80149c0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80149c2:	68bb      	ldr	r3, [r7, #8]
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d101      	bne.n	80149cc <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80149c8:	4b1c      	ldr	r3, [pc, #112]	@ (8014a3c <netif_set_addr+0x90>)
 80149ca:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d101      	bne.n	80149d6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80149d2:	4b1a      	ldr	r3, [pc, #104]	@ (8014a3c <netif_set_addr+0x90>)
 80149d4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80149d6:	683b      	ldr	r3, [r7, #0]
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d101      	bne.n	80149e0 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80149dc:	4b17      	ldr	r3, [pc, #92]	@ (8014a3c <netif_set_addr+0x90>)
 80149de:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80149e0:	68bb      	ldr	r3, [r7, #8]
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d003      	beq.n	80149ee <netif_set_addr+0x42>
 80149e6:	68bb      	ldr	r3, [r7, #8]
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d101      	bne.n	80149f2 <netif_set_addr+0x46>
 80149ee:	2301      	movs	r3, #1
 80149f0:	e000      	b.n	80149f4 <netif_set_addr+0x48>
 80149f2:	2300      	movs	r3, #0
 80149f4:	617b      	str	r3, [r7, #20]
  if (remove) {
 80149f6:	697b      	ldr	r3, [r7, #20]
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	d006      	beq.n	8014a0a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80149fc:	f107 0310 	add.w	r3, r7, #16
 8014a00:	461a      	mov	r2, r3
 8014a02:	68b9      	ldr	r1, [r7, #8]
 8014a04:	68f8      	ldr	r0, [r7, #12]
 8014a06:	f7ff ff49 	bl	801489c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8014a0a:	69fa      	ldr	r2, [r7, #28]
 8014a0c:	6879      	ldr	r1, [r7, #4]
 8014a0e:	68f8      	ldr	r0, [r7, #12]
 8014a10:	f7ff ff8e 	bl	8014930 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8014a14:	69ba      	ldr	r2, [r7, #24]
 8014a16:	6839      	ldr	r1, [r7, #0]
 8014a18:	68f8      	ldr	r0, [r7, #12]
 8014a1a:	f7ff ffa8 	bl	801496e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8014a1e:	697b      	ldr	r3, [r7, #20]
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d106      	bne.n	8014a32 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8014a24:	f107 0310 	add.w	r3, r7, #16
 8014a28:	461a      	mov	r2, r3
 8014a2a:	68b9      	ldr	r1, [r7, #8]
 8014a2c:	68f8      	ldr	r0, [r7, #12]
 8014a2e:	f7ff ff35 	bl	801489c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8014a32:	bf00      	nop
 8014a34:	3720      	adds	r7, #32
 8014a36:	46bd      	mov	sp, r7
 8014a38:	bd80      	pop	{r7, pc}
 8014a3a:	bf00      	nop
 8014a3c:	08022bf0 	.word	0x08022bf0

08014a40 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8014a40:	b480      	push	{r7}
 8014a42:	b083      	sub	sp, #12
 8014a44:	af00      	add	r7, sp, #0
 8014a46:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8014a48:	4a04      	ldr	r2, [pc, #16]	@ (8014a5c <netif_set_default+0x1c>)
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8014a4e:	bf00      	nop
 8014a50:	370c      	adds	r7, #12
 8014a52:	46bd      	mov	sp, r7
 8014a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a58:	4770      	bx	lr
 8014a5a:	bf00      	nop
 8014a5c:	20012af4 	.word	0x20012af4

08014a60 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8014a60:	b580      	push	{r7, lr}
 8014a62:	b082      	sub	sp, #8
 8014a64:	af00      	add	r7, sp, #0
 8014a66:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d107      	bne.n	8014a7e <netif_set_up+0x1e>
 8014a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8014aac <netif_set_up+0x4c>)
 8014a70:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8014a74:	490e      	ldr	r1, [pc, #56]	@ (8014ab0 <netif_set_up+0x50>)
 8014a76:	480f      	ldr	r0, [pc, #60]	@ (8014ab4 <netif_set_up+0x54>)
 8014a78:	f009 fc72 	bl	801e360 <iprintf>
 8014a7c:	e013      	b.n	8014aa6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014a84:	f003 0301 	and.w	r3, r3, #1
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d10c      	bne.n	8014aa6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014a92:	f043 0301 	orr.w	r3, r3, #1
 8014a96:	b2da      	uxtb	r2, r3
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8014a9e:	2103      	movs	r1, #3
 8014aa0:	6878      	ldr	r0, [r7, #4]
 8014aa2:	f000 f809 	bl	8014ab8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8014aa6:	3708      	adds	r7, #8
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd80      	pop	{r7, pc}
 8014aac:	0801fe6c 	.word	0x0801fe6c
 8014ab0:	0801fff4 	.word	0x0801fff4
 8014ab4:	0801febc 	.word	0x0801febc

08014ab8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b082      	sub	sp, #8
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	6078      	str	r0, [r7, #4]
 8014ac0:	460b      	mov	r3, r1
 8014ac2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d106      	bne.n	8014ad8 <netif_issue_reports+0x20>
 8014aca:	4b18      	ldr	r3, [pc, #96]	@ (8014b2c <netif_issue_reports+0x74>)
 8014acc:	f240 326d 	movw	r2, #877	@ 0x36d
 8014ad0:	4917      	ldr	r1, [pc, #92]	@ (8014b30 <netif_issue_reports+0x78>)
 8014ad2:	4818      	ldr	r0, [pc, #96]	@ (8014b34 <netif_issue_reports+0x7c>)
 8014ad4:	f009 fc44 	bl	801e360 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014ade:	f003 0304 	and.w	r3, r3, #4
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d01e      	beq.n	8014b24 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014aec:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d017      	beq.n	8014b24 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8014af4:	78fb      	ldrb	r3, [r7, #3]
 8014af6:	f003 0301 	and.w	r3, r3, #1
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d013      	beq.n	8014b26 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	3304      	adds	r3, #4
 8014b02:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d00e      	beq.n	8014b26 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8014b08:	687b      	ldr	r3, [r7, #4]
 8014b0a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b0e:	f003 0308 	and.w	r3, r3, #8
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d007      	beq.n	8014b26 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	3304      	adds	r3, #4
 8014b1a:	4619      	mov	r1, r3
 8014b1c:	6878      	ldr	r0, [r7, #4]
 8014b1e:	f007 fea1 	bl	801c864 <etharp_request>
 8014b22:	e000      	b.n	8014b26 <netif_issue_reports+0x6e>
    return;
 8014b24:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8014b26:	3708      	adds	r7, #8
 8014b28:	46bd      	mov	sp, r7
 8014b2a:	bd80      	pop	{r7, pc}
 8014b2c:	0801fe6c 	.word	0x0801fe6c
 8014b30:	08020010 	.word	0x08020010
 8014b34:	0801febc 	.word	0x0801febc

08014b38 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8014b38:	b580      	push	{r7, lr}
 8014b3a:	b082      	sub	sp, #8
 8014b3c:	af00      	add	r7, sp, #0
 8014b3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d107      	bne.n	8014b56 <netif_set_down+0x1e>
 8014b46:	4b12      	ldr	r3, [pc, #72]	@ (8014b90 <netif_set_down+0x58>)
 8014b48:	f240 329b 	movw	r2, #923	@ 0x39b
 8014b4c:	4911      	ldr	r1, [pc, #68]	@ (8014b94 <netif_set_down+0x5c>)
 8014b4e:	4812      	ldr	r0, [pc, #72]	@ (8014b98 <netif_set_down+0x60>)
 8014b50:	f009 fc06 	bl	801e360 <iprintf>
 8014b54:	e019      	b.n	8014b8a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b5c:	f003 0301 	and.w	r3, r3, #1
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d012      	beq.n	8014b8a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b6a:	f023 0301 	bic.w	r3, r3, #1
 8014b6e:	b2da      	uxtb	r2, r3
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b7c:	f003 0308 	and.w	r3, r3, #8
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d002      	beq.n	8014b8a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8014b84:	6878      	ldr	r0, [r7, #4]
 8014b86:	f007 fa2b 	bl	801bfe0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8014b8a:	3708      	adds	r7, #8
 8014b8c:	46bd      	mov	sp, r7
 8014b8e:	bd80      	pop	{r7, pc}
 8014b90:	0801fe6c 	.word	0x0801fe6c
 8014b94:	08020034 	.word	0x08020034
 8014b98:	0801febc 	.word	0x0801febc

08014b9c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8014b9c:	b580      	push	{r7, lr}
 8014b9e:	b082      	sub	sp, #8
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d107      	bne.n	8014bba <netif_set_link_up+0x1e>
 8014baa:	4b13      	ldr	r3, [pc, #76]	@ (8014bf8 <netif_set_link_up+0x5c>)
 8014bac:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8014bb0:	4912      	ldr	r1, [pc, #72]	@ (8014bfc <netif_set_link_up+0x60>)
 8014bb2:	4813      	ldr	r0, [pc, #76]	@ (8014c00 <netif_set_link_up+0x64>)
 8014bb4:	f009 fbd4 	bl	801e360 <iprintf>
 8014bb8:	e01b      	b.n	8014bf2 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014bc0:	f003 0304 	and.w	r3, r3, #4
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d114      	bne.n	8014bf2 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014bce:	f043 0304 	orr.w	r3, r3, #4
 8014bd2:	b2da      	uxtb	r2, r3
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8014bda:	2103      	movs	r1, #3
 8014bdc:	6878      	ldr	r0, [r7, #4]
 8014bde:	f7ff ff6b 	bl	8014ab8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	69db      	ldr	r3, [r3, #28]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d003      	beq.n	8014bf2 <netif_set_link_up+0x56>
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	69db      	ldr	r3, [r3, #28]
 8014bee:	6878      	ldr	r0, [r7, #4]
 8014bf0:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8014bf2:	3708      	adds	r7, #8
 8014bf4:	46bd      	mov	sp, r7
 8014bf6:	bd80      	pop	{r7, pc}
 8014bf8:	0801fe6c 	.word	0x0801fe6c
 8014bfc:	08020054 	.word	0x08020054
 8014c00:	0801febc 	.word	0x0801febc

08014c04 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8014c04:	b580      	push	{r7, lr}
 8014c06:	b082      	sub	sp, #8
 8014c08:	af00      	add	r7, sp, #0
 8014c0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d107      	bne.n	8014c22 <netif_set_link_down+0x1e>
 8014c12:	4b11      	ldr	r3, [pc, #68]	@ (8014c58 <netif_set_link_down+0x54>)
 8014c14:	f240 4206 	movw	r2, #1030	@ 0x406
 8014c18:	4910      	ldr	r1, [pc, #64]	@ (8014c5c <netif_set_link_down+0x58>)
 8014c1a:	4811      	ldr	r0, [pc, #68]	@ (8014c60 <netif_set_link_down+0x5c>)
 8014c1c:	f009 fba0 	bl	801e360 <iprintf>
 8014c20:	e017      	b.n	8014c52 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014c28:	f003 0304 	and.w	r3, r3, #4
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d010      	beq.n	8014c52 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014c36:	f023 0304 	bic.w	r3, r3, #4
 8014c3a:	b2da      	uxtb	r2, r3
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8014c42:	687b      	ldr	r3, [r7, #4]
 8014c44:	69db      	ldr	r3, [r3, #28]
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d003      	beq.n	8014c52 <netif_set_link_down+0x4e>
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	69db      	ldr	r3, [r3, #28]
 8014c4e:	6878      	ldr	r0, [r7, #4]
 8014c50:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8014c52:	3708      	adds	r7, #8
 8014c54:	46bd      	mov	sp, r7
 8014c56:	bd80      	pop	{r7, pc}
 8014c58:	0801fe6c 	.word	0x0801fe6c
 8014c5c:	08020078 	.word	0x08020078
 8014c60:	0801febc 	.word	0x0801febc

08014c64 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8014c64:	b480      	push	{r7}
 8014c66:	b083      	sub	sp, #12
 8014c68:	af00      	add	r7, sp, #0
 8014c6a:	6078      	str	r0, [r7, #4]
 8014c6c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d002      	beq.n	8014c7a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	683a      	ldr	r2, [r7, #0]
 8014c78:	61da      	str	r2, [r3, #28]
  }
}
 8014c7a:	bf00      	nop
 8014c7c:	370c      	adds	r7, #12
 8014c7e:	46bd      	mov	sp, r7
 8014c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c84:	4770      	bx	lr

08014c86 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8014c86:	b480      	push	{r7}
 8014c88:	b085      	sub	sp, #20
 8014c8a:	af00      	add	r7, sp, #0
 8014c8c:	60f8      	str	r0, [r7, #12]
 8014c8e:	60b9      	str	r1, [r7, #8]
 8014c90:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8014c92:	f06f 030b 	mvn.w	r3, #11
}
 8014c96:	4618      	mov	r0, r3
 8014c98:	3714      	adds	r7, #20
 8014c9a:	46bd      	mov	sp, r7
 8014c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ca0:	4770      	bx	lr
	...

08014ca4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8014ca4:	b480      	push	{r7}
 8014ca6:	b085      	sub	sp, #20
 8014ca8:	af00      	add	r7, sp, #0
 8014caa:	4603      	mov	r3, r0
 8014cac:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8014cae:	79fb      	ldrb	r3, [r7, #7]
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d013      	beq.n	8014cdc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8014cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8014cec <netif_get_by_index+0x48>)
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	60fb      	str	r3, [r7, #12]
 8014cba:	e00c      	b.n	8014cd6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014cc2:	3301      	adds	r3, #1
 8014cc4:	b2db      	uxtb	r3, r3
 8014cc6:	79fa      	ldrb	r2, [r7, #7]
 8014cc8:	429a      	cmp	r2, r3
 8014cca:	d101      	bne.n	8014cd0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8014ccc:	68fb      	ldr	r3, [r7, #12]
 8014cce:	e006      	b.n	8014cde <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8014cd0:	68fb      	ldr	r3, [r7, #12]
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	60fb      	str	r3, [r7, #12]
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d1ef      	bne.n	8014cbc <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8014cdc:	2300      	movs	r3, #0
}
 8014cde:	4618      	mov	r0, r3
 8014ce0:	3714      	adds	r7, #20
 8014ce2:	46bd      	mov	sp, r7
 8014ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ce8:	4770      	bx	lr
 8014cea:	bf00      	nop
 8014cec:	20012af0 	.word	0x20012af0

08014cf0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8014cf0:	b580      	push	{r7, lr}
 8014cf2:	b082      	sub	sp, #8
 8014cf4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8014cf6:	f009 fa15 	bl	801e124 <sys_arch_protect>
 8014cfa:	6038      	str	r0, [r7, #0]
 8014cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8014d34 <pbuf_free_ooseq+0x44>)
 8014cfe:	2200      	movs	r2, #0
 8014d00:	701a      	strb	r2, [r3, #0]
 8014d02:	6838      	ldr	r0, [r7, #0]
 8014d04:	f009 fa1c 	bl	801e140 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014d08:	4b0b      	ldr	r3, [pc, #44]	@ (8014d38 <pbuf_free_ooseq+0x48>)
 8014d0a:	681b      	ldr	r3, [r3, #0]
 8014d0c:	607b      	str	r3, [r7, #4]
 8014d0e:	e00a      	b.n	8014d26 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014d14:	2b00      	cmp	r3, #0
 8014d16:	d003      	beq.n	8014d20 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8014d18:	6878      	ldr	r0, [r7, #4]
 8014d1a:	f002 fa15 	bl	8017148 <tcp_free_ooseq>
      return;
 8014d1e:	e005      	b.n	8014d2c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	68db      	ldr	r3, [r3, #12]
 8014d24:	607b      	str	r3, [r7, #4]
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d1f1      	bne.n	8014d10 <pbuf_free_ooseq+0x20>
    }
  }
}
 8014d2c:	3708      	adds	r7, #8
 8014d2e:	46bd      	mov	sp, r7
 8014d30:	bd80      	pop	{r7, pc}
 8014d32:	bf00      	nop
 8014d34:	20012af9 	.word	0x20012af9
 8014d38:	20012b08 	.word	0x20012b08

08014d3c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8014d3c:	b580      	push	{r7, lr}
 8014d3e:	b082      	sub	sp, #8
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8014d44:	f7ff ffd4 	bl	8014cf0 <pbuf_free_ooseq>
}
 8014d48:	bf00      	nop
 8014d4a:	3708      	adds	r7, #8
 8014d4c:	46bd      	mov	sp, r7
 8014d4e:	bd80      	pop	{r7, pc}

08014d50 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8014d50:	b580      	push	{r7, lr}
 8014d52:	b082      	sub	sp, #8
 8014d54:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8014d56:	f009 f9e5 	bl	801e124 <sys_arch_protect>
 8014d5a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8014d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8014d9c <pbuf_pool_is_empty+0x4c>)
 8014d5e:	781b      	ldrb	r3, [r3, #0]
 8014d60:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8014d62:	4b0e      	ldr	r3, [pc, #56]	@ (8014d9c <pbuf_pool_is_empty+0x4c>)
 8014d64:	2201      	movs	r2, #1
 8014d66:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8014d68:	6878      	ldr	r0, [r7, #4]
 8014d6a:	f009 f9e9 	bl	801e140 <sys_arch_unprotect>

  if (!queued) {
 8014d6e:	78fb      	ldrb	r3, [r7, #3]
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d10f      	bne.n	8014d94 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8014d74:	2100      	movs	r1, #0
 8014d76:	480a      	ldr	r0, [pc, #40]	@ (8014da0 <pbuf_pool_is_empty+0x50>)
 8014d78:	f7fe fea6 	bl	8013ac8 <tcpip_try_callback>
 8014d7c:	4603      	mov	r3, r0
 8014d7e:	2b00      	cmp	r3, #0
 8014d80:	d008      	beq.n	8014d94 <pbuf_pool_is_empty+0x44>
 8014d82:	f009 f9cf 	bl	801e124 <sys_arch_protect>
 8014d86:	6078      	str	r0, [r7, #4]
 8014d88:	4b04      	ldr	r3, [pc, #16]	@ (8014d9c <pbuf_pool_is_empty+0x4c>)
 8014d8a:	2200      	movs	r2, #0
 8014d8c:	701a      	strb	r2, [r3, #0]
 8014d8e:	6878      	ldr	r0, [r7, #4]
 8014d90:	f009 f9d6 	bl	801e140 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8014d94:	bf00      	nop
 8014d96:	3708      	adds	r7, #8
 8014d98:	46bd      	mov	sp, r7
 8014d9a:	bd80      	pop	{r7, pc}
 8014d9c:	20012af9 	.word	0x20012af9
 8014da0:	08014d3d 	.word	0x08014d3d

08014da4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8014da4:	b480      	push	{r7}
 8014da6:	b085      	sub	sp, #20
 8014da8:	af00      	add	r7, sp, #0
 8014daa:	60f8      	str	r0, [r7, #12]
 8014dac:	60b9      	str	r1, [r7, #8]
 8014dae:	4611      	mov	r1, r2
 8014db0:	461a      	mov	r2, r3
 8014db2:	460b      	mov	r3, r1
 8014db4:	80fb      	strh	r3, [r7, #6]
 8014db6:	4613      	mov	r3, r2
 8014db8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	2200      	movs	r2, #0
 8014dbe:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	68ba      	ldr	r2, [r7, #8]
 8014dc4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8014dc6:	68fb      	ldr	r3, [r7, #12]
 8014dc8:	88fa      	ldrh	r2, [r7, #6]
 8014dca:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	88ba      	ldrh	r2, [r7, #4]
 8014dd0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8014dd2:	8b3b      	ldrh	r3, [r7, #24]
 8014dd4:	b2da      	uxtb	r2, r3
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	7f3a      	ldrb	r2, [r7, #28]
 8014dde:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8014de0:	68fb      	ldr	r3, [r7, #12]
 8014de2:	2201      	movs	r2, #1
 8014de4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8014de6:	68fb      	ldr	r3, [r7, #12]
 8014de8:	2200      	movs	r2, #0
 8014dea:	73da      	strb	r2, [r3, #15]
}
 8014dec:	bf00      	nop
 8014dee:	3714      	adds	r7, #20
 8014df0:	46bd      	mov	sp, r7
 8014df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df6:	4770      	bx	lr

08014df8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8014df8:	b580      	push	{r7, lr}
 8014dfa:	b08c      	sub	sp, #48	@ 0x30
 8014dfc:	af02      	add	r7, sp, #8
 8014dfe:	4603      	mov	r3, r0
 8014e00:	71fb      	strb	r3, [r7, #7]
 8014e02:	460b      	mov	r3, r1
 8014e04:	80bb      	strh	r3, [r7, #4]
 8014e06:	4613      	mov	r3, r2
 8014e08:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8014e0a:	79fb      	ldrb	r3, [r7, #7]
 8014e0c:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8014e0e:	887b      	ldrh	r3, [r7, #2]
 8014e10:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014e14:	d07f      	beq.n	8014f16 <pbuf_alloc+0x11e>
 8014e16:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014e1a:	f300 80c8 	bgt.w	8014fae <pbuf_alloc+0x1b6>
 8014e1e:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8014e22:	d010      	beq.n	8014e46 <pbuf_alloc+0x4e>
 8014e24:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8014e28:	f300 80c1 	bgt.w	8014fae <pbuf_alloc+0x1b6>
 8014e2c:	2b01      	cmp	r3, #1
 8014e2e:	d002      	beq.n	8014e36 <pbuf_alloc+0x3e>
 8014e30:	2b41      	cmp	r3, #65	@ 0x41
 8014e32:	f040 80bc 	bne.w	8014fae <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8014e36:	887a      	ldrh	r2, [r7, #2]
 8014e38:	88bb      	ldrh	r3, [r7, #4]
 8014e3a:	4619      	mov	r1, r3
 8014e3c:	2000      	movs	r0, #0
 8014e3e:	f000 f8d1 	bl	8014fe4 <pbuf_alloc_reference>
 8014e42:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8014e44:	e0bd      	b.n	8014fc2 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8014e46:	2300      	movs	r3, #0
 8014e48:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8014e4e:	88bb      	ldrh	r3, [r7, #4]
 8014e50:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8014e52:	200c      	movs	r0, #12
 8014e54:	f7ff fb9a 	bl	801458c <memp_malloc>
 8014e58:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8014e5a:	693b      	ldr	r3, [r7, #16]
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d109      	bne.n	8014e74 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8014e60:	f7ff ff76 	bl	8014d50 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8014e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d002      	beq.n	8014e70 <pbuf_alloc+0x78>
            pbuf_free(p);
 8014e6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014e6c:	f000 faa8 	bl	80153c0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8014e70:	2300      	movs	r3, #0
 8014e72:	e0a7      	b.n	8014fc4 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8014e74:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014e76:	3303      	adds	r3, #3
 8014e78:	b29b      	uxth	r3, r3
 8014e7a:	f023 0303 	bic.w	r3, r3, #3
 8014e7e:	b29b      	uxth	r3, r3
 8014e80:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8014e84:	b29b      	uxth	r3, r3
 8014e86:	8b7a      	ldrh	r2, [r7, #26]
 8014e88:	4293      	cmp	r3, r2
 8014e8a:	bf28      	it	cs
 8014e8c:	4613      	movcs	r3, r2
 8014e8e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8014e90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014e92:	3310      	adds	r3, #16
 8014e94:	693a      	ldr	r2, [r7, #16]
 8014e96:	4413      	add	r3, r2
 8014e98:	3303      	adds	r3, #3
 8014e9a:	f023 0303 	bic.w	r3, r3, #3
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	89f9      	ldrh	r1, [r7, #14]
 8014ea2:	8b7a      	ldrh	r2, [r7, #26]
 8014ea4:	2300      	movs	r3, #0
 8014ea6:	9301      	str	r3, [sp, #4]
 8014ea8:	887b      	ldrh	r3, [r7, #2]
 8014eaa:	9300      	str	r3, [sp, #0]
 8014eac:	460b      	mov	r3, r1
 8014eae:	4601      	mov	r1, r0
 8014eb0:	6938      	ldr	r0, [r7, #16]
 8014eb2:	f7ff ff77 	bl	8014da4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8014eb6:	693b      	ldr	r3, [r7, #16]
 8014eb8:	685b      	ldr	r3, [r3, #4]
 8014eba:	f003 0303 	and.w	r3, r3, #3
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d006      	beq.n	8014ed0 <pbuf_alloc+0xd8>
 8014ec2:	4b42      	ldr	r3, [pc, #264]	@ (8014fcc <pbuf_alloc+0x1d4>)
 8014ec4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014ec8:	4941      	ldr	r1, [pc, #260]	@ (8014fd0 <pbuf_alloc+0x1d8>)
 8014eca:	4842      	ldr	r0, [pc, #264]	@ (8014fd4 <pbuf_alloc+0x1dc>)
 8014ecc:	f009 fa48 	bl	801e360 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8014ed0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014ed2:	3303      	adds	r3, #3
 8014ed4:	f023 0303 	bic.w	r3, r3, #3
 8014ed8:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8014edc:	d106      	bne.n	8014eec <pbuf_alloc+0xf4>
 8014ede:	4b3b      	ldr	r3, [pc, #236]	@ (8014fcc <pbuf_alloc+0x1d4>)
 8014ee0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8014ee4:	493c      	ldr	r1, [pc, #240]	@ (8014fd8 <pbuf_alloc+0x1e0>)
 8014ee6:	483b      	ldr	r0, [pc, #236]	@ (8014fd4 <pbuf_alloc+0x1dc>)
 8014ee8:	f009 fa3a 	bl	801e360 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8014eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d102      	bne.n	8014ef8 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8014ef2:	693b      	ldr	r3, [r7, #16]
 8014ef4:	627b      	str	r3, [r7, #36]	@ 0x24
 8014ef6:	e002      	b.n	8014efe <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8014ef8:	69fb      	ldr	r3, [r7, #28]
 8014efa:	693a      	ldr	r2, [r7, #16]
 8014efc:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8014efe:	693b      	ldr	r3, [r7, #16]
 8014f00:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8014f02:	8b7a      	ldrh	r2, [r7, #26]
 8014f04:	89fb      	ldrh	r3, [r7, #14]
 8014f06:	1ad3      	subs	r3, r2, r3
 8014f08:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8014f0a:	2300      	movs	r3, #0
 8014f0c:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8014f0e:	8b7b      	ldrh	r3, [r7, #26]
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d19e      	bne.n	8014e52 <pbuf_alloc+0x5a>
      break;
 8014f14:	e055      	b.n	8014fc2 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8014f16:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014f18:	3303      	adds	r3, #3
 8014f1a:	b29b      	uxth	r3, r3
 8014f1c:	f023 0303 	bic.w	r3, r3, #3
 8014f20:	b29a      	uxth	r2, r3
 8014f22:	88bb      	ldrh	r3, [r7, #4]
 8014f24:	3303      	adds	r3, #3
 8014f26:	b29b      	uxth	r3, r3
 8014f28:	f023 0303 	bic.w	r3, r3, #3
 8014f2c:	b29b      	uxth	r3, r3
 8014f2e:	4413      	add	r3, r2
 8014f30:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8014f32:	8b3b      	ldrh	r3, [r7, #24]
 8014f34:	3310      	adds	r3, #16
 8014f36:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014f38:	8b3a      	ldrh	r2, [r7, #24]
 8014f3a:	88bb      	ldrh	r3, [r7, #4]
 8014f3c:	3303      	adds	r3, #3
 8014f3e:	f023 0303 	bic.w	r3, r3, #3
 8014f42:	429a      	cmp	r2, r3
 8014f44:	d306      	bcc.n	8014f54 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8014f46:	8afa      	ldrh	r2, [r7, #22]
 8014f48:	88bb      	ldrh	r3, [r7, #4]
 8014f4a:	3303      	adds	r3, #3
 8014f4c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014f50:	429a      	cmp	r2, r3
 8014f52:	d201      	bcs.n	8014f58 <pbuf_alloc+0x160>
        return NULL;
 8014f54:	2300      	movs	r3, #0
 8014f56:	e035      	b.n	8014fc4 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8014f58:	8afb      	ldrh	r3, [r7, #22]
 8014f5a:	4618      	mov	r0, r3
 8014f5c:	f7ff f972 	bl	8014244 <mem_malloc>
 8014f60:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8014f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d101      	bne.n	8014f6c <pbuf_alloc+0x174>
        return NULL;
 8014f68:	2300      	movs	r3, #0
 8014f6a:	e02b      	b.n	8014fc4 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8014f6c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014f6e:	3310      	adds	r3, #16
 8014f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014f72:	4413      	add	r3, r2
 8014f74:	3303      	adds	r3, #3
 8014f76:	f023 0303 	bic.w	r3, r3, #3
 8014f7a:	4618      	mov	r0, r3
 8014f7c:	88b9      	ldrh	r1, [r7, #4]
 8014f7e:	88ba      	ldrh	r2, [r7, #4]
 8014f80:	2300      	movs	r3, #0
 8014f82:	9301      	str	r3, [sp, #4]
 8014f84:	887b      	ldrh	r3, [r7, #2]
 8014f86:	9300      	str	r3, [sp, #0]
 8014f88:	460b      	mov	r3, r1
 8014f8a:	4601      	mov	r1, r0
 8014f8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014f8e:	f7ff ff09 	bl	8014da4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8014f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f94:	685b      	ldr	r3, [r3, #4]
 8014f96:	f003 0303 	and.w	r3, r3, #3
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d010      	beq.n	8014fc0 <pbuf_alloc+0x1c8>
 8014f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8014fcc <pbuf_alloc+0x1d4>)
 8014fa0:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8014fa4:	490d      	ldr	r1, [pc, #52]	@ (8014fdc <pbuf_alloc+0x1e4>)
 8014fa6:	480b      	ldr	r0, [pc, #44]	@ (8014fd4 <pbuf_alloc+0x1dc>)
 8014fa8:	f009 f9da 	bl	801e360 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8014fac:	e008      	b.n	8014fc0 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8014fae:	4b07      	ldr	r3, [pc, #28]	@ (8014fcc <pbuf_alloc+0x1d4>)
 8014fb0:	f240 1227 	movw	r2, #295	@ 0x127
 8014fb4:	490a      	ldr	r1, [pc, #40]	@ (8014fe0 <pbuf_alloc+0x1e8>)
 8014fb6:	4807      	ldr	r0, [pc, #28]	@ (8014fd4 <pbuf_alloc+0x1dc>)
 8014fb8:	f009 f9d2 	bl	801e360 <iprintf>
      return NULL;
 8014fbc:	2300      	movs	r3, #0
 8014fbe:	e001      	b.n	8014fc4 <pbuf_alloc+0x1cc>
      break;
 8014fc0:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8014fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014fc4:	4618      	mov	r0, r3
 8014fc6:	3728      	adds	r7, #40	@ 0x28
 8014fc8:	46bd      	mov	sp, r7
 8014fca:	bd80      	pop	{r7, pc}
 8014fcc:	0802009c 	.word	0x0802009c
 8014fd0:	080200cc 	.word	0x080200cc
 8014fd4:	080200fc 	.word	0x080200fc
 8014fd8:	08020124 	.word	0x08020124
 8014fdc:	08020158 	.word	0x08020158
 8014fe0:	08020184 	.word	0x08020184

08014fe4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8014fe4:	b580      	push	{r7, lr}
 8014fe6:	b086      	sub	sp, #24
 8014fe8:	af02      	add	r7, sp, #8
 8014fea:	6078      	str	r0, [r7, #4]
 8014fec:	460b      	mov	r3, r1
 8014fee:	807b      	strh	r3, [r7, #2]
 8014ff0:	4613      	mov	r3, r2
 8014ff2:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8014ff4:	883b      	ldrh	r3, [r7, #0]
 8014ff6:	2b41      	cmp	r3, #65	@ 0x41
 8014ff8:	d009      	beq.n	801500e <pbuf_alloc_reference+0x2a>
 8014ffa:	883b      	ldrh	r3, [r7, #0]
 8014ffc:	2b01      	cmp	r3, #1
 8014ffe:	d006      	beq.n	801500e <pbuf_alloc_reference+0x2a>
 8015000:	4b0f      	ldr	r3, [pc, #60]	@ (8015040 <pbuf_alloc_reference+0x5c>)
 8015002:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8015006:	490f      	ldr	r1, [pc, #60]	@ (8015044 <pbuf_alloc_reference+0x60>)
 8015008:	480f      	ldr	r0, [pc, #60]	@ (8015048 <pbuf_alloc_reference+0x64>)
 801500a:	f009 f9a9 	bl	801e360 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801500e:	200b      	movs	r0, #11
 8015010:	f7ff fabc 	bl	801458c <memp_malloc>
 8015014:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	2b00      	cmp	r3, #0
 801501a:	d101      	bne.n	8015020 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 801501c:	2300      	movs	r3, #0
 801501e:	e00b      	b.n	8015038 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8015020:	8879      	ldrh	r1, [r7, #2]
 8015022:	887a      	ldrh	r2, [r7, #2]
 8015024:	2300      	movs	r3, #0
 8015026:	9301      	str	r3, [sp, #4]
 8015028:	883b      	ldrh	r3, [r7, #0]
 801502a:	9300      	str	r3, [sp, #0]
 801502c:	460b      	mov	r3, r1
 801502e:	6879      	ldr	r1, [r7, #4]
 8015030:	68f8      	ldr	r0, [r7, #12]
 8015032:	f7ff feb7 	bl	8014da4 <pbuf_init_alloced_pbuf>
  return p;
 8015036:	68fb      	ldr	r3, [r7, #12]
}
 8015038:	4618      	mov	r0, r3
 801503a:	3710      	adds	r7, #16
 801503c:	46bd      	mov	sp, r7
 801503e:	bd80      	pop	{r7, pc}
 8015040:	0802009c 	.word	0x0802009c
 8015044:	080201a0 	.word	0x080201a0
 8015048:	080200fc 	.word	0x080200fc

0801504c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801504c:	b580      	push	{r7, lr}
 801504e:	b088      	sub	sp, #32
 8015050:	af02      	add	r7, sp, #8
 8015052:	607b      	str	r3, [r7, #4]
 8015054:	4603      	mov	r3, r0
 8015056:	73fb      	strb	r3, [r7, #15]
 8015058:	460b      	mov	r3, r1
 801505a:	81bb      	strh	r3, [r7, #12]
 801505c:	4613      	mov	r3, r2
 801505e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8015060:	7bfb      	ldrb	r3, [r7, #15]
 8015062:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8015064:	8a7b      	ldrh	r3, [r7, #18]
 8015066:	3303      	adds	r3, #3
 8015068:	f023 0203 	bic.w	r2, r3, #3
 801506c:	89bb      	ldrh	r3, [r7, #12]
 801506e:	441a      	add	r2, r3
 8015070:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015072:	429a      	cmp	r2, r3
 8015074:	d901      	bls.n	801507a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8015076:	2300      	movs	r3, #0
 8015078:	e018      	b.n	80150ac <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801507a:	6a3b      	ldr	r3, [r7, #32]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d007      	beq.n	8015090 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8015080:	8a7b      	ldrh	r3, [r7, #18]
 8015082:	3303      	adds	r3, #3
 8015084:	f023 0303 	bic.w	r3, r3, #3
 8015088:	6a3a      	ldr	r2, [r7, #32]
 801508a:	4413      	add	r3, r2
 801508c:	617b      	str	r3, [r7, #20]
 801508e:	e001      	b.n	8015094 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8015090:	2300      	movs	r3, #0
 8015092:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8015094:	6878      	ldr	r0, [r7, #4]
 8015096:	89b9      	ldrh	r1, [r7, #12]
 8015098:	89ba      	ldrh	r2, [r7, #12]
 801509a:	2302      	movs	r3, #2
 801509c:	9301      	str	r3, [sp, #4]
 801509e:	897b      	ldrh	r3, [r7, #10]
 80150a0:	9300      	str	r3, [sp, #0]
 80150a2:	460b      	mov	r3, r1
 80150a4:	6979      	ldr	r1, [r7, #20]
 80150a6:	f7ff fe7d 	bl	8014da4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80150aa:	687b      	ldr	r3, [r7, #4]
}
 80150ac:	4618      	mov	r0, r3
 80150ae:	3718      	adds	r7, #24
 80150b0:	46bd      	mov	sp, r7
 80150b2:	bd80      	pop	{r7, pc}

080150b4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80150b4:	b580      	push	{r7, lr}
 80150b6:	b084      	sub	sp, #16
 80150b8:	af00      	add	r7, sp, #0
 80150ba:	6078      	str	r0, [r7, #4]
 80150bc:	460b      	mov	r3, r1
 80150be:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d106      	bne.n	80150d4 <pbuf_realloc+0x20>
 80150c6:	4b3a      	ldr	r3, [pc, #232]	@ (80151b0 <pbuf_realloc+0xfc>)
 80150c8:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 80150cc:	4939      	ldr	r1, [pc, #228]	@ (80151b4 <pbuf_realloc+0x100>)
 80150ce:	483a      	ldr	r0, [pc, #232]	@ (80151b8 <pbuf_realloc+0x104>)
 80150d0:	f009 f946 	bl	801e360 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	891b      	ldrh	r3, [r3, #8]
 80150d8:	887a      	ldrh	r2, [r7, #2]
 80150da:	429a      	cmp	r2, r3
 80150dc:	d263      	bcs.n	80151a6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	891a      	ldrh	r2, [r3, #8]
 80150e2:	887b      	ldrh	r3, [r7, #2]
 80150e4:	1ad3      	subs	r3, r2, r3
 80150e6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80150e8:	887b      	ldrh	r3, [r7, #2]
 80150ea:	817b      	strh	r3, [r7, #10]
  q = p;
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80150f0:	e018      	b.n	8015124 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	895b      	ldrh	r3, [r3, #10]
 80150f6:	897a      	ldrh	r2, [r7, #10]
 80150f8:	1ad3      	subs	r3, r2, r3
 80150fa:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	891a      	ldrh	r2, [r3, #8]
 8015100:	893b      	ldrh	r3, [r7, #8]
 8015102:	1ad3      	subs	r3, r2, r3
 8015104:	b29a      	uxth	r2, r3
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8015110:	68fb      	ldr	r3, [r7, #12]
 8015112:	2b00      	cmp	r3, #0
 8015114:	d106      	bne.n	8015124 <pbuf_realloc+0x70>
 8015116:	4b26      	ldr	r3, [pc, #152]	@ (80151b0 <pbuf_realloc+0xfc>)
 8015118:	f240 12af 	movw	r2, #431	@ 0x1af
 801511c:	4927      	ldr	r1, [pc, #156]	@ (80151bc <pbuf_realloc+0x108>)
 801511e:	4826      	ldr	r0, [pc, #152]	@ (80151b8 <pbuf_realloc+0x104>)
 8015120:	f009 f91e 	bl	801e360 <iprintf>
  while (rem_len > q->len) {
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	895b      	ldrh	r3, [r3, #10]
 8015128:	897a      	ldrh	r2, [r7, #10]
 801512a:	429a      	cmp	r2, r3
 801512c:	d8e1      	bhi.n	80150f2 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	7b1b      	ldrb	r3, [r3, #12]
 8015132:	f003 030f 	and.w	r3, r3, #15
 8015136:	2b00      	cmp	r3, #0
 8015138:	d121      	bne.n	801517e <pbuf_realloc+0xca>
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	895b      	ldrh	r3, [r3, #10]
 801513e:	897a      	ldrh	r2, [r7, #10]
 8015140:	429a      	cmp	r2, r3
 8015142:	d01c      	beq.n	801517e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8015144:	68fb      	ldr	r3, [r7, #12]
 8015146:	7b5b      	ldrb	r3, [r3, #13]
 8015148:	f003 0302 	and.w	r3, r3, #2
 801514c:	2b00      	cmp	r3, #0
 801514e:	d116      	bne.n	801517e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	685a      	ldr	r2, [r3, #4]
 8015154:	68fb      	ldr	r3, [r7, #12]
 8015156:	1ad3      	subs	r3, r2, r3
 8015158:	b29a      	uxth	r2, r3
 801515a:	897b      	ldrh	r3, [r7, #10]
 801515c:	4413      	add	r3, r2
 801515e:	b29b      	uxth	r3, r3
 8015160:	4619      	mov	r1, r3
 8015162:	68f8      	ldr	r0, [r7, #12]
 8015164:	f7fe ff64 	bl	8014030 <mem_trim>
 8015168:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801516a:	68fb      	ldr	r3, [r7, #12]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d106      	bne.n	801517e <pbuf_realloc+0xca>
 8015170:	4b0f      	ldr	r3, [pc, #60]	@ (80151b0 <pbuf_realloc+0xfc>)
 8015172:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8015176:	4912      	ldr	r1, [pc, #72]	@ (80151c0 <pbuf_realloc+0x10c>)
 8015178:	480f      	ldr	r0, [pc, #60]	@ (80151b8 <pbuf_realloc+0x104>)
 801517a:	f009 f8f1 	bl	801e360 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	897a      	ldrh	r2, [r7, #10]
 8015182:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8015184:	68fb      	ldr	r3, [r7, #12]
 8015186:	895a      	ldrh	r2, [r3, #10]
 8015188:	68fb      	ldr	r3, [r7, #12]
 801518a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801518c:	68fb      	ldr	r3, [r7, #12]
 801518e:	681b      	ldr	r3, [r3, #0]
 8015190:	2b00      	cmp	r3, #0
 8015192:	d004      	beq.n	801519e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8015194:	68fb      	ldr	r3, [r7, #12]
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	4618      	mov	r0, r3
 801519a:	f000 f911 	bl	80153c0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	2200      	movs	r2, #0
 80151a2:	601a      	str	r2, [r3, #0]
 80151a4:	e000      	b.n	80151a8 <pbuf_realloc+0xf4>
    return;
 80151a6:	bf00      	nop

}
 80151a8:	3710      	adds	r7, #16
 80151aa:	46bd      	mov	sp, r7
 80151ac:	bd80      	pop	{r7, pc}
 80151ae:	bf00      	nop
 80151b0:	0802009c 	.word	0x0802009c
 80151b4:	080201b4 	.word	0x080201b4
 80151b8:	080200fc 	.word	0x080200fc
 80151bc:	080201cc 	.word	0x080201cc
 80151c0:	080201e4 	.word	0x080201e4

080151c4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80151c4:	b580      	push	{r7, lr}
 80151c6:	b086      	sub	sp, #24
 80151c8:	af00      	add	r7, sp, #0
 80151ca:	60f8      	str	r0, [r7, #12]
 80151cc:	60b9      	str	r1, [r7, #8]
 80151ce:	4613      	mov	r3, r2
 80151d0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d106      	bne.n	80151e6 <pbuf_add_header_impl+0x22>
 80151d8:	4b2b      	ldr	r3, [pc, #172]	@ (8015288 <pbuf_add_header_impl+0xc4>)
 80151da:	f240 12df 	movw	r2, #479	@ 0x1df
 80151de:	492b      	ldr	r1, [pc, #172]	@ (801528c <pbuf_add_header_impl+0xc8>)
 80151e0:	482b      	ldr	r0, [pc, #172]	@ (8015290 <pbuf_add_header_impl+0xcc>)
 80151e2:	f009 f8bd 	bl	801e360 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80151e6:	68fb      	ldr	r3, [r7, #12]
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d003      	beq.n	80151f4 <pbuf_add_header_impl+0x30>
 80151ec:	68bb      	ldr	r3, [r7, #8]
 80151ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80151f2:	d301      	bcc.n	80151f8 <pbuf_add_header_impl+0x34>
    return 1;
 80151f4:	2301      	movs	r3, #1
 80151f6:	e043      	b.n	8015280 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80151f8:	68bb      	ldr	r3, [r7, #8]
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d101      	bne.n	8015202 <pbuf_add_header_impl+0x3e>
    return 0;
 80151fe:	2300      	movs	r3, #0
 8015200:	e03e      	b.n	8015280 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8015202:	68bb      	ldr	r3, [r7, #8]
 8015204:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	891a      	ldrh	r2, [r3, #8]
 801520a:	8a7b      	ldrh	r3, [r7, #18]
 801520c:	4413      	add	r3, r2
 801520e:	b29b      	uxth	r3, r3
 8015210:	8a7a      	ldrh	r2, [r7, #18]
 8015212:	429a      	cmp	r2, r3
 8015214:	d901      	bls.n	801521a <pbuf_add_header_impl+0x56>
    return 1;
 8015216:	2301      	movs	r3, #1
 8015218:	e032      	b.n	8015280 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801521a:	68fb      	ldr	r3, [r7, #12]
 801521c:	7b1b      	ldrb	r3, [r3, #12]
 801521e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8015220:	8a3b      	ldrh	r3, [r7, #16]
 8015222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015226:	2b00      	cmp	r3, #0
 8015228:	d00c      	beq.n	8015244 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801522a:	68fb      	ldr	r3, [r7, #12]
 801522c:	685a      	ldr	r2, [r3, #4]
 801522e:	68bb      	ldr	r3, [r7, #8]
 8015230:	425b      	negs	r3, r3
 8015232:	4413      	add	r3, r2
 8015234:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8015236:	68fb      	ldr	r3, [r7, #12]
 8015238:	3310      	adds	r3, #16
 801523a:	697a      	ldr	r2, [r7, #20]
 801523c:	429a      	cmp	r2, r3
 801523e:	d20d      	bcs.n	801525c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8015240:	2301      	movs	r3, #1
 8015242:	e01d      	b.n	8015280 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8015244:	79fb      	ldrb	r3, [r7, #7]
 8015246:	2b00      	cmp	r3, #0
 8015248:	d006      	beq.n	8015258 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	685a      	ldr	r2, [r3, #4]
 801524e:	68bb      	ldr	r3, [r7, #8]
 8015250:	425b      	negs	r3, r3
 8015252:	4413      	add	r3, r2
 8015254:	617b      	str	r3, [r7, #20]
 8015256:	e001      	b.n	801525c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8015258:	2301      	movs	r3, #1
 801525a:	e011      	b.n	8015280 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	697a      	ldr	r2, [r7, #20]
 8015260:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8015262:	68fb      	ldr	r3, [r7, #12]
 8015264:	895a      	ldrh	r2, [r3, #10]
 8015266:	8a7b      	ldrh	r3, [r7, #18]
 8015268:	4413      	add	r3, r2
 801526a:	b29a      	uxth	r2, r3
 801526c:	68fb      	ldr	r3, [r7, #12]
 801526e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	891a      	ldrh	r2, [r3, #8]
 8015274:	8a7b      	ldrh	r3, [r7, #18]
 8015276:	4413      	add	r3, r2
 8015278:	b29a      	uxth	r2, r3
 801527a:	68fb      	ldr	r3, [r7, #12]
 801527c:	811a      	strh	r2, [r3, #8]


  return 0;
 801527e:	2300      	movs	r3, #0
}
 8015280:	4618      	mov	r0, r3
 8015282:	3718      	adds	r7, #24
 8015284:	46bd      	mov	sp, r7
 8015286:	bd80      	pop	{r7, pc}
 8015288:	0802009c 	.word	0x0802009c
 801528c:	08020200 	.word	0x08020200
 8015290:	080200fc 	.word	0x080200fc

08015294 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8015294:	b580      	push	{r7, lr}
 8015296:	b082      	sub	sp, #8
 8015298:	af00      	add	r7, sp, #0
 801529a:	6078      	str	r0, [r7, #4]
 801529c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801529e:	2200      	movs	r2, #0
 80152a0:	6839      	ldr	r1, [r7, #0]
 80152a2:	6878      	ldr	r0, [r7, #4]
 80152a4:	f7ff ff8e 	bl	80151c4 <pbuf_add_header_impl>
 80152a8:	4603      	mov	r3, r0
}
 80152aa:	4618      	mov	r0, r3
 80152ac:	3708      	adds	r7, #8
 80152ae:	46bd      	mov	sp, r7
 80152b0:	bd80      	pop	{r7, pc}
	...

080152b4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80152b4:	b580      	push	{r7, lr}
 80152b6:	b084      	sub	sp, #16
 80152b8:	af00      	add	r7, sp, #0
 80152ba:	6078      	str	r0, [r7, #4]
 80152bc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d106      	bne.n	80152d2 <pbuf_remove_header+0x1e>
 80152c4:	4b20      	ldr	r3, [pc, #128]	@ (8015348 <pbuf_remove_header+0x94>)
 80152c6:	f240 224b 	movw	r2, #587	@ 0x24b
 80152ca:	4920      	ldr	r1, [pc, #128]	@ (801534c <pbuf_remove_header+0x98>)
 80152cc:	4820      	ldr	r0, [pc, #128]	@ (8015350 <pbuf_remove_header+0x9c>)
 80152ce:	f009 f847 	bl	801e360 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d003      	beq.n	80152e0 <pbuf_remove_header+0x2c>
 80152d8:	683b      	ldr	r3, [r7, #0]
 80152da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80152de:	d301      	bcc.n	80152e4 <pbuf_remove_header+0x30>
    return 1;
 80152e0:	2301      	movs	r3, #1
 80152e2:	e02c      	b.n	801533e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80152e4:	683b      	ldr	r3, [r7, #0]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d101      	bne.n	80152ee <pbuf_remove_header+0x3a>
    return 0;
 80152ea:	2300      	movs	r3, #0
 80152ec:	e027      	b.n	801533e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80152ee:	683b      	ldr	r3, [r7, #0]
 80152f0:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	895b      	ldrh	r3, [r3, #10]
 80152f6:	89fa      	ldrh	r2, [r7, #14]
 80152f8:	429a      	cmp	r2, r3
 80152fa:	d908      	bls.n	801530e <pbuf_remove_header+0x5a>
 80152fc:	4b12      	ldr	r3, [pc, #72]	@ (8015348 <pbuf_remove_header+0x94>)
 80152fe:	f240 2255 	movw	r2, #597	@ 0x255
 8015302:	4914      	ldr	r1, [pc, #80]	@ (8015354 <pbuf_remove_header+0xa0>)
 8015304:	4812      	ldr	r0, [pc, #72]	@ (8015350 <pbuf_remove_header+0x9c>)
 8015306:	f009 f82b 	bl	801e360 <iprintf>
 801530a:	2301      	movs	r3, #1
 801530c:	e017      	b.n	801533e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	685b      	ldr	r3, [r3, #4]
 8015312:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	685a      	ldr	r2, [r3, #4]
 8015318:	683b      	ldr	r3, [r7, #0]
 801531a:	441a      	add	r2, r3
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	895a      	ldrh	r2, [r3, #10]
 8015324:	89fb      	ldrh	r3, [r7, #14]
 8015326:	1ad3      	subs	r3, r2, r3
 8015328:	b29a      	uxth	r2, r3
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	891a      	ldrh	r2, [r3, #8]
 8015332:	89fb      	ldrh	r3, [r7, #14]
 8015334:	1ad3      	subs	r3, r2, r3
 8015336:	b29a      	uxth	r2, r3
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801533c:	2300      	movs	r3, #0
}
 801533e:	4618      	mov	r0, r3
 8015340:	3710      	adds	r7, #16
 8015342:	46bd      	mov	sp, r7
 8015344:	bd80      	pop	{r7, pc}
 8015346:	bf00      	nop
 8015348:	0802009c 	.word	0x0802009c
 801534c:	08020200 	.word	0x08020200
 8015350:	080200fc 	.word	0x080200fc
 8015354:	0802020c 	.word	0x0802020c

08015358 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b082      	sub	sp, #8
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
 8015360:	460b      	mov	r3, r1
 8015362:	807b      	strh	r3, [r7, #2]
 8015364:	4613      	mov	r3, r2
 8015366:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8015368:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801536c:	2b00      	cmp	r3, #0
 801536e:	da08      	bge.n	8015382 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8015370:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015374:	425b      	negs	r3, r3
 8015376:	4619      	mov	r1, r3
 8015378:	6878      	ldr	r0, [r7, #4]
 801537a:	f7ff ff9b 	bl	80152b4 <pbuf_remove_header>
 801537e:	4603      	mov	r3, r0
 8015380:	e007      	b.n	8015392 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8015382:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015386:	787a      	ldrb	r2, [r7, #1]
 8015388:	4619      	mov	r1, r3
 801538a:	6878      	ldr	r0, [r7, #4]
 801538c:	f7ff ff1a 	bl	80151c4 <pbuf_add_header_impl>
 8015390:	4603      	mov	r3, r0
  }
}
 8015392:	4618      	mov	r0, r3
 8015394:	3708      	adds	r7, #8
 8015396:	46bd      	mov	sp, r7
 8015398:	bd80      	pop	{r7, pc}

0801539a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801539a:	b580      	push	{r7, lr}
 801539c:	b082      	sub	sp, #8
 801539e:	af00      	add	r7, sp, #0
 80153a0:	6078      	str	r0, [r7, #4]
 80153a2:	460b      	mov	r3, r1
 80153a4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80153a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80153aa:	2201      	movs	r2, #1
 80153ac:	4619      	mov	r1, r3
 80153ae:	6878      	ldr	r0, [r7, #4]
 80153b0:	f7ff ffd2 	bl	8015358 <pbuf_header_impl>
 80153b4:	4603      	mov	r3, r0
}
 80153b6:	4618      	mov	r0, r3
 80153b8:	3708      	adds	r7, #8
 80153ba:	46bd      	mov	sp, r7
 80153bc:	bd80      	pop	{r7, pc}
	...

080153c0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80153c0:	b580      	push	{r7, lr}
 80153c2:	b088      	sub	sp, #32
 80153c4:	af00      	add	r7, sp, #0
 80153c6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	2b00      	cmp	r3, #0
 80153cc:	d10b      	bne.n	80153e6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80153ce:	687b      	ldr	r3, [r7, #4]
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d106      	bne.n	80153e2 <pbuf_free+0x22>
 80153d4:	4b3b      	ldr	r3, [pc, #236]	@ (80154c4 <pbuf_free+0x104>)
 80153d6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80153da:	493b      	ldr	r1, [pc, #236]	@ (80154c8 <pbuf_free+0x108>)
 80153dc:	483b      	ldr	r0, [pc, #236]	@ (80154cc <pbuf_free+0x10c>)
 80153de:	f008 ffbf 	bl	801e360 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80153e2:	2300      	movs	r3, #0
 80153e4:	e069      	b.n	80154ba <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80153e6:	2300      	movs	r3, #0
 80153e8:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80153ea:	e062      	b.n	80154b2 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80153ec:	f008 fe9a 	bl	801e124 <sys_arch_protect>
 80153f0:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	7b9b      	ldrb	r3, [r3, #14]
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	d106      	bne.n	8015408 <pbuf_free+0x48>
 80153fa:	4b32      	ldr	r3, [pc, #200]	@ (80154c4 <pbuf_free+0x104>)
 80153fc:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8015400:	4933      	ldr	r1, [pc, #204]	@ (80154d0 <pbuf_free+0x110>)
 8015402:	4832      	ldr	r0, [pc, #200]	@ (80154cc <pbuf_free+0x10c>)
 8015404:	f008 ffac 	bl	801e360 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	7b9b      	ldrb	r3, [r3, #14]
 801540c:	3b01      	subs	r3, #1
 801540e:	b2da      	uxtb	r2, r3
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	739a      	strb	r2, [r3, #14]
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	7b9b      	ldrb	r3, [r3, #14]
 8015418:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801541a:	69b8      	ldr	r0, [r7, #24]
 801541c:	f008 fe90 	bl	801e140 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8015420:	7dfb      	ldrb	r3, [r7, #23]
 8015422:	2b00      	cmp	r3, #0
 8015424:	d143      	bne.n	80154ae <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	681b      	ldr	r3, [r3, #0]
 801542a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	7b1b      	ldrb	r3, [r3, #12]
 8015430:	f003 030f 	and.w	r3, r3, #15
 8015434:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	7b5b      	ldrb	r3, [r3, #13]
 801543a:	f003 0302 	and.w	r3, r3, #2
 801543e:	2b00      	cmp	r3, #0
 8015440:	d011      	beq.n	8015466 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8015446:	68bb      	ldr	r3, [r7, #8]
 8015448:	691b      	ldr	r3, [r3, #16]
 801544a:	2b00      	cmp	r3, #0
 801544c:	d106      	bne.n	801545c <pbuf_free+0x9c>
 801544e:	4b1d      	ldr	r3, [pc, #116]	@ (80154c4 <pbuf_free+0x104>)
 8015450:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8015454:	491f      	ldr	r1, [pc, #124]	@ (80154d4 <pbuf_free+0x114>)
 8015456:	481d      	ldr	r0, [pc, #116]	@ (80154cc <pbuf_free+0x10c>)
 8015458:	f008 ff82 	bl	801e360 <iprintf>
        pc->custom_free_function(p);
 801545c:	68bb      	ldr	r3, [r7, #8]
 801545e:	691b      	ldr	r3, [r3, #16]
 8015460:	6878      	ldr	r0, [r7, #4]
 8015462:	4798      	blx	r3
 8015464:	e01d      	b.n	80154a2 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8015466:	7bfb      	ldrb	r3, [r7, #15]
 8015468:	2b02      	cmp	r3, #2
 801546a:	d104      	bne.n	8015476 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801546c:	6879      	ldr	r1, [r7, #4]
 801546e:	200c      	movs	r0, #12
 8015470:	f7ff f902 	bl	8014678 <memp_free>
 8015474:	e015      	b.n	80154a2 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8015476:	7bfb      	ldrb	r3, [r7, #15]
 8015478:	2b01      	cmp	r3, #1
 801547a:	d104      	bne.n	8015486 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801547c:	6879      	ldr	r1, [r7, #4]
 801547e:	200b      	movs	r0, #11
 8015480:	f7ff f8fa 	bl	8014678 <memp_free>
 8015484:	e00d      	b.n	80154a2 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8015486:	7bfb      	ldrb	r3, [r7, #15]
 8015488:	2b00      	cmp	r3, #0
 801548a:	d103      	bne.n	8015494 <pbuf_free+0xd4>
          mem_free(p);
 801548c:	6878      	ldr	r0, [r7, #4]
 801548e:	f7fe fd3f 	bl	8013f10 <mem_free>
 8015492:	e006      	b.n	80154a2 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8015494:	4b0b      	ldr	r3, [pc, #44]	@ (80154c4 <pbuf_free+0x104>)
 8015496:	f240 320f 	movw	r2, #783	@ 0x30f
 801549a:	490f      	ldr	r1, [pc, #60]	@ (80154d8 <pbuf_free+0x118>)
 801549c:	480b      	ldr	r0, [pc, #44]	@ (80154cc <pbuf_free+0x10c>)
 801549e:	f008 ff5f 	bl	801e360 <iprintf>
        }
      }
      count++;
 80154a2:	7ffb      	ldrb	r3, [r7, #31]
 80154a4:	3301      	adds	r3, #1
 80154a6:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80154a8:	693b      	ldr	r3, [r7, #16]
 80154aa:	607b      	str	r3, [r7, #4]
 80154ac:	e001      	b.n	80154b2 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80154ae:	2300      	movs	r3, #0
 80154b0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	d199      	bne.n	80153ec <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80154b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80154ba:	4618      	mov	r0, r3
 80154bc:	3720      	adds	r7, #32
 80154be:	46bd      	mov	sp, r7
 80154c0:	bd80      	pop	{r7, pc}
 80154c2:	bf00      	nop
 80154c4:	0802009c 	.word	0x0802009c
 80154c8:	08020200 	.word	0x08020200
 80154cc:	080200fc 	.word	0x080200fc
 80154d0:	0802022c 	.word	0x0802022c
 80154d4:	08020244 	.word	0x08020244
 80154d8:	08020268 	.word	0x08020268

080154dc <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80154dc:	b480      	push	{r7}
 80154de:	b085      	sub	sp, #20
 80154e0:	af00      	add	r7, sp, #0
 80154e2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80154e4:	2300      	movs	r3, #0
 80154e6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80154e8:	e005      	b.n	80154f6 <pbuf_clen+0x1a>
    ++len;
 80154ea:	89fb      	ldrh	r3, [r7, #14]
 80154ec:	3301      	adds	r3, #1
 80154ee:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	681b      	ldr	r3, [r3, #0]
 80154f4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d1f6      	bne.n	80154ea <pbuf_clen+0xe>
  }
  return len;
 80154fc:	89fb      	ldrh	r3, [r7, #14]
}
 80154fe:	4618      	mov	r0, r3
 8015500:	3714      	adds	r7, #20
 8015502:	46bd      	mov	sp, r7
 8015504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015508:	4770      	bx	lr
	...

0801550c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801550c:	b580      	push	{r7, lr}
 801550e:	b084      	sub	sp, #16
 8015510:	af00      	add	r7, sp, #0
 8015512:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d016      	beq.n	8015548 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801551a:	f008 fe03 	bl	801e124 <sys_arch_protect>
 801551e:	60f8      	str	r0, [r7, #12]
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	7b9b      	ldrb	r3, [r3, #14]
 8015524:	3301      	adds	r3, #1
 8015526:	b2da      	uxtb	r2, r3
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	739a      	strb	r2, [r3, #14]
 801552c:	68f8      	ldr	r0, [r7, #12]
 801552e:	f008 fe07 	bl	801e140 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	7b9b      	ldrb	r3, [r3, #14]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d106      	bne.n	8015548 <pbuf_ref+0x3c>
 801553a:	4b05      	ldr	r3, [pc, #20]	@ (8015550 <pbuf_ref+0x44>)
 801553c:	f240 3242 	movw	r2, #834	@ 0x342
 8015540:	4904      	ldr	r1, [pc, #16]	@ (8015554 <pbuf_ref+0x48>)
 8015542:	4805      	ldr	r0, [pc, #20]	@ (8015558 <pbuf_ref+0x4c>)
 8015544:	f008 ff0c 	bl	801e360 <iprintf>
  }
}
 8015548:	bf00      	nop
 801554a:	3710      	adds	r7, #16
 801554c:	46bd      	mov	sp, r7
 801554e:	bd80      	pop	{r7, pc}
 8015550:	0802009c 	.word	0x0802009c
 8015554:	0802027c 	.word	0x0802027c
 8015558:	080200fc 	.word	0x080200fc

0801555c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801555c:	b580      	push	{r7, lr}
 801555e:	b084      	sub	sp, #16
 8015560:	af00      	add	r7, sp, #0
 8015562:	6078      	str	r0, [r7, #4]
 8015564:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	2b00      	cmp	r3, #0
 801556a:	d002      	beq.n	8015572 <pbuf_cat+0x16>
 801556c:	683b      	ldr	r3, [r7, #0]
 801556e:	2b00      	cmp	r3, #0
 8015570:	d107      	bne.n	8015582 <pbuf_cat+0x26>
 8015572:	4b20      	ldr	r3, [pc, #128]	@ (80155f4 <pbuf_cat+0x98>)
 8015574:	f240 3259 	movw	r2, #857	@ 0x359
 8015578:	491f      	ldr	r1, [pc, #124]	@ (80155f8 <pbuf_cat+0x9c>)
 801557a:	4820      	ldr	r0, [pc, #128]	@ (80155fc <pbuf_cat+0xa0>)
 801557c:	f008 fef0 	bl	801e360 <iprintf>
 8015580:	e034      	b.n	80155ec <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	60fb      	str	r3, [r7, #12]
 8015586:	e00a      	b.n	801559e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	891a      	ldrh	r2, [r3, #8]
 801558c:	683b      	ldr	r3, [r7, #0]
 801558e:	891b      	ldrh	r3, [r3, #8]
 8015590:	4413      	add	r3, r2
 8015592:	b29a      	uxth	r2, r3
 8015594:	68fb      	ldr	r3, [r7, #12]
 8015596:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	681b      	ldr	r3, [r3, #0]
 801559c:	60fb      	str	r3, [r7, #12]
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	681b      	ldr	r3, [r3, #0]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d1f0      	bne.n	8015588 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	891a      	ldrh	r2, [r3, #8]
 80155aa:	68fb      	ldr	r3, [r7, #12]
 80155ac:	895b      	ldrh	r3, [r3, #10]
 80155ae:	429a      	cmp	r2, r3
 80155b0:	d006      	beq.n	80155c0 <pbuf_cat+0x64>
 80155b2:	4b10      	ldr	r3, [pc, #64]	@ (80155f4 <pbuf_cat+0x98>)
 80155b4:	f240 3262 	movw	r2, #866	@ 0x362
 80155b8:	4911      	ldr	r1, [pc, #68]	@ (8015600 <pbuf_cat+0xa4>)
 80155ba:	4810      	ldr	r0, [pc, #64]	@ (80155fc <pbuf_cat+0xa0>)
 80155bc:	f008 fed0 	bl	801e360 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	681b      	ldr	r3, [r3, #0]
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d006      	beq.n	80155d6 <pbuf_cat+0x7a>
 80155c8:	4b0a      	ldr	r3, [pc, #40]	@ (80155f4 <pbuf_cat+0x98>)
 80155ca:	f240 3263 	movw	r2, #867	@ 0x363
 80155ce:	490d      	ldr	r1, [pc, #52]	@ (8015604 <pbuf_cat+0xa8>)
 80155d0:	480a      	ldr	r0, [pc, #40]	@ (80155fc <pbuf_cat+0xa0>)
 80155d2:	f008 fec5 	bl	801e360 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	891a      	ldrh	r2, [r3, #8]
 80155da:	683b      	ldr	r3, [r7, #0]
 80155dc:	891b      	ldrh	r3, [r3, #8]
 80155de:	4413      	add	r3, r2
 80155e0:	b29a      	uxth	r2, r3
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80155e6:	68fb      	ldr	r3, [r7, #12]
 80155e8:	683a      	ldr	r2, [r7, #0]
 80155ea:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80155ec:	3710      	adds	r7, #16
 80155ee:	46bd      	mov	sp, r7
 80155f0:	bd80      	pop	{r7, pc}
 80155f2:	bf00      	nop
 80155f4:	0802009c 	.word	0x0802009c
 80155f8:	08020290 	.word	0x08020290
 80155fc:	080200fc 	.word	0x080200fc
 8015600:	080202c8 	.word	0x080202c8
 8015604:	080202f8 	.word	0x080202f8

08015608 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8015608:	b580      	push	{r7, lr}
 801560a:	b082      	sub	sp, #8
 801560c:	af00      	add	r7, sp, #0
 801560e:	6078      	str	r0, [r7, #4]
 8015610:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8015612:	6839      	ldr	r1, [r7, #0]
 8015614:	6878      	ldr	r0, [r7, #4]
 8015616:	f7ff ffa1 	bl	801555c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801561a:	6838      	ldr	r0, [r7, #0]
 801561c:	f7ff ff76 	bl	801550c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8015620:	bf00      	nop
 8015622:	3708      	adds	r7, #8
 8015624:	46bd      	mov	sp, r7
 8015626:	bd80      	pop	{r7, pc}

08015628 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b086      	sub	sp, #24
 801562c:	af00      	add	r7, sp, #0
 801562e:	6078      	str	r0, [r7, #4]
 8015630:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8015632:	2300      	movs	r3, #0
 8015634:	617b      	str	r3, [r7, #20]
 8015636:	2300      	movs	r3, #0
 8015638:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	2b00      	cmp	r3, #0
 801563e:	d008      	beq.n	8015652 <pbuf_copy+0x2a>
 8015640:	683b      	ldr	r3, [r7, #0]
 8015642:	2b00      	cmp	r3, #0
 8015644:	d005      	beq.n	8015652 <pbuf_copy+0x2a>
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	891a      	ldrh	r2, [r3, #8]
 801564a:	683b      	ldr	r3, [r7, #0]
 801564c:	891b      	ldrh	r3, [r3, #8]
 801564e:	429a      	cmp	r2, r3
 8015650:	d209      	bcs.n	8015666 <pbuf_copy+0x3e>
 8015652:	4b57      	ldr	r3, [pc, #348]	@ (80157b0 <pbuf_copy+0x188>)
 8015654:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8015658:	4956      	ldr	r1, [pc, #344]	@ (80157b4 <pbuf_copy+0x18c>)
 801565a:	4857      	ldr	r0, [pc, #348]	@ (80157b8 <pbuf_copy+0x190>)
 801565c:	f008 fe80 	bl	801e360 <iprintf>
 8015660:	f06f 030f 	mvn.w	r3, #15
 8015664:	e09f      	b.n	80157a6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	895b      	ldrh	r3, [r3, #10]
 801566a:	461a      	mov	r2, r3
 801566c:	697b      	ldr	r3, [r7, #20]
 801566e:	1ad2      	subs	r2, r2, r3
 8015670:	683b      	ldr	r3, [r7, #0]
 8015672:	895b      	ldrh	r3, [r3, #10]
 8015674:	4619      	mov	r1, r3
 8015676:	693b      	ldr	r3, [r7, #16]
 8015678:	1acb      	subs	r3, r1, r3
 801567a:	429a      	cmp	r2, r3
 801567c:	d306      	bcc.n	801568c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801567e:	683b      	ldr	r3, [r7, #0]
 8015680:	895b      	ldrh	r3, [r3, #10]
 8015682:	461a      	mov	r2, r3
 8015684:	693b      	ldr	r3, [r7, #16]
 8015686:	1ad3      	subs	r3, r2, r3
 8015688:	60fb      	str	r3, [r7, #12]
 801568a:	e005      	b.n	8015698 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	895b      	ldrh	r3, [r3, #10]
 8015690:	461a      	mov	r2, r3
 8015692:	697b      	ldr	r3, [r7, #20]
 8015694:	1ad3      	subs	r3, r2, r3
 8015696:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	685a      	ldr	r2, [r3, #4]
 801569c:	697b      	ldr	r3, [r7, #20]
 801569e:	18d0      	adds	r0, r2, r3
 80156a0:	683b      	ldr	r3, [r7, #0]
 80156a2:	685a      	ldr	r2, [r3, #4]
 80156a4:	693b      	ldr	r3, [r7, #16]
 80156a6:	4413      	add	r3, r2
 80156a8:	68fa      	ldr	r2, [r7, #12]
 80156aa:	4619      	mov	r1, r3
 80156ac:	f009 f983 	bl	801e9b6 <memcpy>
    offset_to += len;
 80156b0:	697a      	ldr	r2, [r7, #20]
 80156b2:	68fb      	ldr	r3, [r7, #12]
 80156b4:	4413      	add	r3, r2
 80156b6:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80156b8:	693a      	ldr	r2, [r7, #16]
 80156ba:	68fb      	ldr	r3, [r7, #12]
 80156bc:	4413      	add	r3, r2
 80156be:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	895b      	ldrh	r3, [r3, #10]
 80156c4:	461a      	mov	r2, r3
 80156c6:	697b      	ldr	r3, [r7, #20]
 80156c8:	4293      	cmp	r3, r2
 80156ca:	d906      	bls.n	80156da <pbuf_copy+0xb2>
 80156cc:	4b38      	ldr	r3, [pc, #224]	@ (80157b0 <pbuf_copy+0x188>)
 80156ce:	f240 32d9 	movw	r2, #985	@ 0x3d9
 80156d2:	493a      	ldr	r1, [pc, #232]	@ (80157bc <pbuf_copy+0x194>)
 80156d4:	4838      	ldr	r0, [pc, #224]	@ (80157b8 <pbuf_copy+0x190>)
 80156d6:	f008 fe43 	bl	801e360 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80156da:	683b      	ldr	r3, [r7, #0]
 80156dc:	895b      	ldrh	r3, [r3, #10]
 80156de:	461a      	mov	r2, r3
 80156e0:	693b      	ldr	r3, [r7, #16]
 80156e2:	4293      	cmp	r3, r2
 80156e4:	d906      	bls.n	80156f4 <pbuf_copy+0xcc>
 80156e6:	4b32      	ldr	r3, [pc, #200]	@ (80157b0 <pbuf_copy+0x188>)
 80156e8:	f240 32da 	movw	r2, #986	@ 0x3da
 80156ec:	4934      	ldr	r1, [pc, #208]	@ (80157c0 <pbuf_copy+0x198>)
 80156ee:	4832      	ldr	r0, [pc, #200]	@ (80157b8 <pbuf_copy+0x190>)
 80156f0:	f008 fe36 	bl	801e360 <iprintf>
    if (offset_from >= p_from->len) {
 80156f4:	683b      	ldr	r3, [r7, #0]
 80156f6:	895b      	ldrh	r3, [r3, #10]
 80156f8:	461a      	mov	r2, r3
 80156fa:	693b      	ldr	r3, [r7, #16]
 80156fc:	4293      	cmp	r3, r2
 80156fe:	d304      	bcc.n	801570a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8015700:	2300      	movs	r3, #0
 8015702:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8015704:	683b      	ldr	r3, [r7, #0]
 8015706:	681b      	ldr	r3, [r3, #0]
 8015708:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	895b      	ldrh	r3, [r3, #10]
 801570e:	461a      	mov	r2, r3
 8015710:	697b      	ldr	r3, [r7, #20]
 8015712:	4293      	cmp	r3, r2
 8015714:	d114      	bne.n	8015740 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8015716:	2300      	movs	r3, #0
 8015718:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d10c      	bne.n	8015740 <pbuf_copy+0x118>
 8015726:	683b      	ldr	r3, [r7, #0]
 8015728:	2b00      	cmp	r3, #0
 801572a:	d009      	beq.n	8015740 <pbuf_copy+0x118>
 801572c:	4b20      	ldr	r3, [pc, #128]	@ (80157b0 <pbuf_copy+0x188>)
 801572e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8015732:	4924      	ldr	r1, [pc, #144]	@ (80157c4 <pbuf_copy+0x19c>)
 8015734:	4820      	ldr	r0, [pc, #128]	@ (80157b8 <pbuf_copy+0x190>)
 8015736:	f008 fe13 	bl	801e360 <iprintf>
 801573a:	f06f 030f 	mvn.w	r3, #15
 801573e:	e032      	b.n	80157a6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8015740:	683b      	ldr	r3, [r7, #0]
 8015742:	2b00      	cmp	r3, #0
 8015744:	d013      	beq.n	801576e <pbuf_copy+0x146>
 8015746:	683b      	ldr	r3, [r7, #0]
 8015748:	895a      	ldrh	r2, [r3, #10]
 801574a:	683b      	ldr	r3, [r7, #0]
 801574c:	891b      	ldrh	r3, [r3, #8]
 801574e:	429a      	cmp	r2, r3
 8015750:	d10d      	bne.n	801576e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015752:	683b      	ldr	r3, [r7, #0]
 8015754:	681b      	ldr	r3, [r3, #0]
 8015756:	2b00      	cmp	r3, #0
 8015758:	d009      	beq.n	801576e <pbuf_copy+0x146>
 801575a:	4b15      	ldr	r3, [pc, #84]	@ (80157b0 <pbuf_copy+0x188>)
 801575c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8015760:	4919      	ldr	r1, [pc, #100]	@ (80157c8 <pbuf_copy+0x1a0>)
 8015762:	4815      	ldr	r0, [pc, #84]	@ (80157b8 <pbuf_copy+0x190>)
 8015764:	f008 fdfc 	bl	801e360 <iprintf>
 8015768:	f06f 0305 	mvn.w	r3, #5
 801576c:	e01b      	b.n	80157a6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	2b00      	cmp	r3, #0
 8015772:	d013      	beq.n	801579c <pbuf_copy+0x174>
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	895a      	ldrh	r2, [r3, #10]
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	891b      	ldrh	r3, [r3, #8]
 801577c:	429a      	cmp	r2, r3
 801577e:	d10d      	bne.n	801579c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	2b00      	cmp	r3, #0
 8015786:	d009      	beq.n	801579c <pbuf_copy+0x174>
 8015788:	4b09      	ldr	r3, [pc, #36]	@ (80157b0 <pbuf_copy+0x188>)
 801578a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801578e:	490e      	ldr	r1, [pc, #56]	@ (80157c8 <pbuf_copy+0x1a0>)
 8015790:	4809      	ldr	r0, [pc, #36]	@ (80157b8 <pbuf_copy+0x190>)
 8015792:	f008 fde5 	bl	801e360 <iprintf>
 8015796:	f06f 0305 	mvn.w	r3, #5
 801579a:	e004      	b.n	80157a6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801579c:	683b      	ldr	r3, [r7, #0]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	f47f af61 	bne.w	8015666 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80157a4:	2300      	movs	r3, #0
}
 80157a6:	4618      	mov	r0, r3
 80157a8:	3718      	adds	r7, #24
 80157aa:	46bd      	mov	sp, r7
 80157ac:	bd80      	pop	{r7, pc}
 80157ae:	bf00      	nop
 80157b0:	0802009c 	.word	0x0802009c
 80157b4:	08020344 	.word	0x08020344
 80157b8:	080200fc 	.word	0x080200fc
 80157bc:	08020374 	.word	0x08020374
 80157c0:	0802038c 	.word	0x0802038c
 80157c4:	080203a8 	.word	0x080203a8
 80157c8:	080203b8 	.word	0x080203b8

080157cc <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80157cc:	b580      	push	{r7, lr}
 80157ce:	b088      	sub	sp, #32
 80157d0:	af00      	add	r7, sp, #0
 80157d2:	60f8      	str	r0, [r7, #12]
 80157d4:	60b9      	str	r1, [r7, #8]
 80157d6:	4611      	mov	r1, r2
 80157d8:	461a      	mov	r2, r3
 80157da:	460b      	mov	r3, r1
 80157dc:	80fb      	strh	r3, [r7, #6]
 80157de:	4613      	mov	r3, r2
 80157e0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80157e2:	2300      	movs	r3, #0
 80157e4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80157e6:	2300      	movs	r3, #0
 80157e8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80157ea:	68fb      	ldr	r3, [r7, #12]
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d108      	bne.n	8015802 <pbuf_copy_partial+0x36>
 80157f0:	4b2b      	ldr	r3, [pc, #172]	@ (80158a0 <pbuf_copy_partial+0xd4>)
 80157f2:	f240 420a 	movw	r2, #1034	@ 0x40a
 80157f6:	492b      	ldr	r1, [pc, #172]	@ (80158a4 <pbuf_copy_partial+0xd8>)
 80157f8:	482b      	ldr	r0, [pc, #172]	@ (80158a8 <pbuf_copy_partial+0xdc>)
 80157fa:	f008 fdb1 	bl	801e360 <iprintf>
 80157fe:	2300      	movs	r3, #0
 8015800:	e04a      	b.n	8015898 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8015802:	68bb      	ldr	r3, [r7, #8]
 8015804:	2b00      	cmp	r3, #0
 8015806:	d108      	bne.n	801581a <pbuf_copy_partial+0x4e>
 8015808:	4b25      	ldr	r3, [pc, #148]	@ (80158a0 <pbuf_copy_partial+0xd4>)
 801580a:	f240 420b 	movw	r2, #1035	@ 0x40b
 801580e:	4927      	ldr	r1, [pc, #156]	@ (80158ac <pbuf_copy_partial+0xe0>)
 8015810:	4825      	ldr	r0, [pc, #148]	@ (80158a8 <pbuf_copy_partial+0xdc>)
 8015812:	f008 fda5 	bl	801e360 <iprintf>
 8015816:	2300      	movs	r3, #0
 8015818:	e03e      	b.n	8015898 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801581a:	68fb      	ldr	r3, [r7, #12]
 801581c:	61fb      	str	r3, [r7, #28]
 801581e:	e034      	b.n	801588a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8015820:	88bb      	ldrh	r3, [r7, #4]
 8015822:	2b00      	cmp	r3, #0
 8015824:	d00a      	beq.n	801583c <pbuf_copy_partial+0x70>
 8015826:	69fb      	ldr	r3, [r7, #28]
 8015828:	895b      	ldrh	r3, [r3, #10]
 801582a:	88ba      	ldrh	r2, [r7, #4]
 801582c:	429a      	cmp	r2, r3
 801582e:	d305      	bcc.n	801583c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8015830:	69fb      	ldr	r3, [r7, #28]
 8015832:	895b      	ldrh	r3, [r3, #10]
 8015834:	88ba      	ldrh	r2, [r7, #4]
 8015836:	1ad3      	subs	r3, r2, r3
 8015838:	80bb      	strh	r3, [r7, #4]
 801583a:	e023      	b.n	8015884 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801583c:	69fb      	ldr	r3, [r7, #28]
 801583e:	895a      	ldrh	r2, [r3, #10]
 8015840:	88bb      	ldrh	r3, [r7, #4]
 8015842:	1ad3      	subs	r3, r2, r3
 8015844:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8015846:	8b3a      	ldrh	r2, [r7, #24]
 8015848:	88fb      	ldrh	r3, [r7, #6]
 801584a:	429a      	cmp	r2, r3
 801584c:	d901      	bls.n	8015852 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801584e:	88fb      	ldrh	r3, [r7, #6]
 8015850:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8015852:	8b7b      	ldrh	r3, [r7, #26]
 8015854:	68ba      	ldr	r2, [r7, #8]
 8015856:	18d0      	adds	r0, r2, r3
 8015858:	69fb      	ldr	r3, [r7, #28]
 801585a:	685a      	ldr	r2, [r3, #4]
 801585c:	88bb      	ldrh	r3, [r7, #4]
 801585e:	4413      	add	r3, r2
 8015860:	8b3a      	ldrh	r2, [r7, #24]
 8015862:	4619      	mov	r1, r3
 8015864:	f009 f8a7 	bl	801e9b6 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8015868:	8afa      	ldrh	r2, [r7, #22]
 801586a:	8b3b      	ldrh	r3, [r7, #24]
 801586c:	4413      	add	r3, r2
 801586e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8015870:	8b7a      	ldrh	r2, [r7, #26]
 8015872:	8b3b      	ldrh	r3, [r7, #24]
 8015874:	4413      	add	r3, r2
 8015876:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8015878:	88fa      	ldrh	r2, [r7, #6]
 801587a:	8b3b      	ldrh	r3, [r7, #24]
 801587c:	1ad3      	subs	r3, r2, r3
 801587e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8015880:	2300      	movs	r3, #0
 8015882:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8015884:	69fb      	ldr	r3, [r7, #28]
 8015886:	681b      	ldr	r3, [r3, #0]
 8015888:	61fb      	str	r3, [r7, #28]
 801588a:	88fb      	ldrh	r3, [r7, #6]
 801588c:	2b00      	cmp	r3, #0
 801588e:	d002      	beq.n	8015896 <pbuf_copy_partial+0xca>
 8015890:	69fb      	ldr	r3, [r7, #28]
 8015892:	2b00      	cmp	r3, #0
 8015894:	d1c4      	bne.n	8015820 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8015896:	8afb      	ldrh	r3, [r7, #22]
}
 8015898:	4618      	mov	r0, r3
 801589a:	3720      	adds	r7, #32
 801589c:	46bd      	mov	sp, r7
 801589e:	bd80      	pop	{r7, pc}
 80158a0:	0802009c 	.word	0x0802009c
 80158a4:	080203e4 	.word	0x080203e4
 80158a8:	080200fc 	.word	0x080200fc
 80158ac:	08020404 	.word	0x08020404

080158b0 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 80158b0:	b580      	push	{r7, lr}
 80158b2:	b088      	sub	sp, #32
 80158b4:	af00      	add	r7, sp, #0
 80158b6:	60f8      	str	r0, [r7, #12]
 80158b8:	60b9      	str	r1, [r7, #8]
 80158ba:	4613      	mov	r3, r2
 80158bc:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 80158be:	88fb      	ldrh	r3, [r7, #6]
 80158c0:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 80158c2:	2300      	movs	r3, #0
 80158c4:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 80158c6:	68fb      	ldr	r3, [r7, #12]
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d109      	bne.n	80158e0 <pbuf_take+0x30>
 80158cc:	4b3a      	ldr	r3, [pc, #232]	@ (80159b8 <pbuf_take+0x108>)
 80158ce:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 80158d2:	493a      	ldr	r1, [pc, #232]	@ (80159bc <pbuf_take+0x10c>)
 80158d4:	483a      	ldr	r0, [pc, #232]	@ (80159c0 <pbuf_take+0x110>)
 80158d6:	f008 fd43 	bl	801e360 <iprintf>
 80158da:	f06f 030f 	mvn.w	r3, #15
 80158de:	e067      	b.n	80159b0 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80158e0:	68bb      	ldr	r3, [r7, #8]
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d109      	bne.n	80158fa <pbuf_take+0x4a>
 80158e6:	4b34      	ldr	r3, [pc, #208]	@ (80159b8 <pbuf_take+0x108>)
 80158e8:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 80158ec:	4935      	ldr	r1, [pc, #212]	@ (80159c4 <pbuf_take+0x114>)
 80158ee:	4834      	ldr	r0, [pc, #208]	@ (80159c0 <pbuf_take+0x110>)
 80158f0:	f008 fd36 	bl	801e360 <iprintf>
 80158f4:	f06f 030f 	mvn.w	r3, #15
 80158f8:	e05a      	b.n	80159b0 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 80158fa:	68fb      	ldr	r3, [r7, #12]
 80158fc:	891b      	ldrh	r3, [r3, #8]
 80158fe:	88fa      	ldrh	r2, [r7, #6]
 8015900:	429a      	cmp	r2, r3
 8015902:	d909      	bls.n	8015918 <pbuf_take+0x68>
 8015904:	4b2c      	ldr	r3, [pc, #176]	@ (80159b8 <pbuf_take+0x108>)
 8015906:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 801590a:	492f      	ldr	r1, [pc, #188]	@ (80159c8 <pbuf_take+0x118>)
 801590c:	482c      	ldr	r0, [pc, #176]	@ (80159c0 <pbuf_take+0x110>)
 801590e:	f008 fd27 	bl	801e360 <iprintf>
 8015912:	f04f 33ff 	mov.w	r3, #4294967295
 8015916:	e04b      	b.n	80159b0 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8015918:	68fb      	ldr	r3, [r7, #12]
 801591a:	2b00      	cmp	r3, #0
 801591c:	d007      	beq.n	801592e <pbuf_take+0x7e>
 801591e:	68bb      	ldr	r3, [r7, #8]
 8015920:	2b00      	cmp	r3, #0
 8015922:	d004      	beq.n	801592e <pbuf_take+0x7e>
 8015924:	68fb      	ldr	r3, [r7, #12]
 8015926:	891b      	ldrh	r3, [r3, #8]
 8015928:	88fa      	ldrh	r2, [r7, #6]
 801592a:	429a      	cmp	r2, r3
 801592c:	d902      	bls.n	8015934 <pbuf_take+0x84>
    return ERR_ARG;
 801592e:	f06f 030f 	mvn.w	r3, #15
 8015932:	e03d      	b.n	80159b0 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8015934:	68fb      	ldr	r3, [r7, #12]
 8015936:	61fb      	str	r3, [r7, #28]
 8015938:	e028      	b.n	801598c <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801593a:	69fb      	ldr	r3, [r7, #28]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d106      	bne.n	801594e <pbuf_take+0x9e>
 8015940:	4b1d      	ldr	r3, [pc, #116]	@ (80159b8 <pbuf_take+0x108>)
 8015942:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 8015946:	4921      	ldr	r1, [pc, #132]	@ (80159cc <pbuf_take+0x11c>)
 8015948:	481d      	ldr	r0, [pc, #116]	@ (80159c0 <pbuf_take+0x110>)
 801594a:	f008 fd09 	bl	801e360 <iprintf>
    buf_copy_len = total_copy_len;
 801594e:	697b      	ldr	r3, [r7, #20]
 8015950:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 8015952:	69fb      	ldr	r3, [r7, #28]
 8015954:	895b      	ldrh	r3, [r3, #10]
 8015956:	461a      	mov	r2, r3
 8015958:	69bb      	ldr	r3, [r7, #24]
 801595a:	4293      	cmp	r3, r2
 801595c:	d902      	bls.n	8015964 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 801595e:	69fb      	ldr	r3, [r7, #28]
 8015960:	895b      	ldrh	r3, [r3, #10]
 8015962:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8015964:	69fb      	ldr	r3, [r7, #28]
 8015966:	6858      	ldr	r0, [r3, #4]
 8015968:	68ba      	ldr	r2, [r7, #8]
 801596a:	693b      	ldr	r3, [r7, #16]
 801596c:	4413      	add	r3, r2
 801596e:	69ba      	ldr	r2, [r7, #24]
 8015970:	4619      	mov	r1, r3
 8015972:	f009 f820 	bl	801e9b6 <memcpy>
    total_copy_len -= buf_copy_len;
 8015976:	697a      	ldr	r2, [r7, #20]
 8015978:	69bb      	ldr	r3, [r7, #24]
 801597a:	1ad3      	subs	r3, r2, r3
 801597c:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 801597e:	693a      	ldr	r2, [r7, #16]
 8015980:	69bb      	ldr	r3, [r7, #24]
 8015982:	4413      	add	r3, r2
 8015984:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8015986:	69fb      	ldr	r3, [r7, #28]
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	61fb      	str	r3, [r7, #28]
 801598c:	697b      	ldr	r3, [r7, #20]
 801598e:	2b00      	cmp	r3, #0
 8015990:	d1d3      	bne.n	801593a <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8015992:	697b      	ldr	r3, [r7, #20]
 8015994:	2b00      	cmp	r3, #0
 8015996:	d103      	bne.n	80159a0 <pbuf_take+0xf0>
 8015998:	88fb      	ldrh	r3, [r7, #6]
 801599a:	693a      	ldr	r2, [r7, #16]
 801599c:	429a      	cmp	r2, r3
 801599e:	d006      	beq.n	80159ae <pbuf_take+0xfe>
 80159a0:	4b05      	ldr	r3, [pc, #20]	@ (80159b8 <pbuf_take+0x108>)
 80159a2:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 80159a6:	490a      	ldr	r1, [pc, #40]	@ (80159d0 <pbuf_take+0x120>)
 80159a8:	4805      	ldr	r0, [pc, #20]	@ (80159c0 <pbuf_take+0x110>)
 80159aa:	f008 fcd9 	bl	801e360 <iprintf>
  return ERR_OK;
 80159ae:	2300      	movs	r3, #0
}
 80159b0:	4618      	mov	r0, r3
 80159b2:	3720      	adds	r7, #32
 80159b4:	46bd      	mov	sp, r7
 80159b6:	bd80      	pop	{r7, pc}
 80159b8:	0802009c 	.word	0x0802009c
 80159bc:	08020474 	.word	0x08020474
 80159c0:	080200fc 	.word	0x080200fc
 80159c4:	0802048c 	.word	0x0802048c
 80159c8:	080204a8 	.word	0x080204a8
 80159cc:	080204c8 	.word	0x080204c8
 80159d0:	080204e0 	.word	0x080204e0

080159d4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80159d4:	b580      	push	{r7, lr}
 80159d6:	b084      	sub	sp, #16
 80159d8:	af00      	add	r7, sp, #0
 80159da:	4603      	mov	r3, r0
 80159dc:	603a      	str	r2, [r7, #0]
 80159de:	71fb      	strb	r3, [r7, #7]
 80159e0:	460b      	mov	r3, r1
 80159e2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80159e4:	683b      	ldr	r3, [r7, #0]
 80159e6:	8919      	ldrh	r1, [r3, #8]
 80159e8:	88ba      	ldrh	r2, [r7, #4]
 80159ea:	79fb      	ldrb	r3, [r7, #7]
 80159ec:	4618      	mov	r0, r3
 80159ee:	f7ff fa03 	bl	8014df8 <pbuf_alloc>
 80159f2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80159f4:	68fb      	ldr	r3, [r7, #12]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d101      	bne.n	80159fe <pbuf_clone+0x2a>
    return NULL;
 80159fa:	2300      	movs	r3, #0
 80159fc:	e011      	b.n	8015a22 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80159fe:	6839      	ldr	r1, [r7, #0]
 8015a00:	68f8      	ldr	r0, [r7, #12]
 8015a02:	f7ff fe11 	bl	8015628 <pbuf_copy>
 8015a06:	4603      	mov	r3, r0
 8015a08:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8015a0a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d006      	beq.n	8015a20 <pbuf_clone+0x4c>
 8015a12:	4b06      	ldr	r3, [pc, #24]	@ (8015a2c <pbuf_clone+0x58>)
 8015a14:	f240 5224 	movw	r2, #1316	@ 0x524
 8015a18:	4905      	ldr	r1, [pc, #20]	@ (8015a30 <pbuf_clone+0x5c>)
 8015a1a:	4806      	ldr	r0, [pc, #24]	@ (8015a34 <pbuf_clone+0x60>)
 8015a1c:	f008 fca0 	bl	801e360 <iprintf>
  return q;
 8015a20:	68fb      	ldr	r3, [r7, #12]
}
 8015a22:	4618      	mov	r0, r3
 8015a24:	3710      	adds	r7, #16
 8015a26:	46bd      	mov	sp, r7
 8015a28:	bd80      	pop	{r7, pc}
 8015a2a:	bf00      	nop
 8015a2c:	0802009c 	.word	0x0802009c
 8015a30:	08020510 	.word	0x08020510
 8015a34:	080200fc 	.word	0x080200fc

08015a38 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8015a38:	b580      	push	{r7, lr}
 8015a3a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8015a3c:	f008 fb90 	bl	801e160 <rand>
 8015a40:	4603      	mov	r3, r0
 8015a42:	b29b      	uxth	r3, r3
 8015a44:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8015a48:	b29b      	uxth	r3, r3
 8015a4a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8015a4e:	b29a      	uxth	r2, r3
 8015a50:	4b01      	ldr	r3, [pc, #4]	@ (8015a58 <tcp_init+0x20>)
 8015a52:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8015a54:	bf00      	nop
 8015a56:	bd80      	pop	{r7, pc}
 8015a58:	2000002c 	.word	0x2000002c

08015a5c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8015a5c:	b580      	push	{r7, lr}
 8015a5e:	b082      	sub	sp, #8
 8015a60:	af00      	add	r7, sp, #0
 8015a62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	7d1b      	ldrb	r3, [r3, #20]
 8015a68:	2b01      	cmp	r3, #1
 8015a6a:	d105      	bne.n	8015a78 <tcp_free+0x1c>
 8015a6c:	4b06      	ldr	r3, [pc, #24]	@ (8015a88 <tcp_free+0x2c>)
 8015a6e:	22d4      	movs	r2, #212	@ 0xd4
 8015a70:	4906      	ldr	r1, [pc, #24]	@ (8015a8c <tcp_free+0x30>)
 8015a72:	4807      	ldr	r0, [pc, #28]	@ (8015a90 <tcp_free+0x34>)
 8015a74:	f008 fc74 	bl	801e360 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8015a78:	6879      	ldr	r1, [r7, #4]
 8015a7a:	2001      	movs	r0, #1
 8015a7c:	f7fe fdfc 	bl	8014678 <memp_free>
}
 8015a80:	bf00      	nop
 8015a82:	3708      	adds	r7, #8
 8015a84:	46bd      	mov	sp, r7
 8015a86:	bd80      	pop	{r7, pc}
 8015a88:	0802059c 	.word	0x0802059c
 8015a8c:	080205cc 	.word	0x080205cc
 8015a90:	080205e0 	.word	0x080205e0

08015a94 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8015a94:	b580      	push	{r7, lr}
 8015a96:	b082      	sub	sp, #8
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	7d1b      	ldrb	r3, [r3, #20]
 8015aa0:	2b01      	cmp	r3, #1
 8015aa2:	d105      	bne.n	8015ab0 <tcp_free_listen+0x1c>
 8015aa4:	4b06      	ldr	r3, [pc, #24]	@ (8015ac0 <tcp_free_listen+0x2c>)
 8015aa6:	22df      	movs	r2, #223	@ 0xdf
 8015aa8:	4906      	ldr	r1, [pc, #24]	@ (8015ac4 <tcp_free_listen+0x30>)
 8015aaa:	4807      	ldr	r0, [pc, #28]	@ (8015ac8 <tcp_free_listen+0x34>)
 8015aac:	f008 fc58 	bl	801e360 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8015ab0:	6879      	ldr	r1, [r7, #4]
 8015ab2:	2002      	movs	r0, #2
 8015ab4:	f7fe fde0 	bl	8014678 <memp_free>
}
 8015ab8:	bf00      	nop
 8015aba:	3708      	adds	r7, #8
 8015abc:	46bd      	mov	sp, r7
 8015abe:	bd80      	pop	{r7, pc}
 8015ac0:	0802059c 	.word	0x0802059c
 8015ac4:	08020608 	.word	0x08020608
 8015ac8:	080205e0 	.word	0x080205e0

08015acc <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8015acc:	b580      	push	{r7, lr}
 8015ace:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8015ad0:	f000 fea4 	bl	801681c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8015ad4:	4b07      	ldr	r3, [pc, #28]	@ (8015af4 <tcp_tmr+0x28>)
 8015ad6:	781b      	ldrb	r3, [r3, #0]
 8015ad8:	3301      	adds	r3, #1
 8015ada:	b2da      	uxtb	r2, r3
 8015adc:	4b05      	ldr	r3, [pc, #20]	@ (8015af4 <tcp_tmr+0x28>)
 8015ade:	701a      	strb	r2, [r3, #0]
 8015ae0:	4b04      	ldr	r3, [pc, #16]	@ (8015af4 <tcp_tmr+0x28>)
 8015ae2:	781b      	ldrb	r3, [r3, #0]
 8015ae4:	f003 0301 	and.w	r3, r3, #1
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d001      	beq.n	8015af0 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8015aec:	f000 fb54 	bl	8016198 <tcp_slowtmr>
  }
}
 8015af0:	bf00      	nop
 8015af2:	bd80      	pop	{r7, pc}
 8015af4:	20012b11 	.word	0x20012b11

08015af8 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8015af8:	b580      	push	{r7, lr}
 8015afa:	b084      	sub	sp, #16
 8015afc:	af00      	add	r7, sp, #0
 8015afe:	6078      	str	r0, [r7, #4]
 8015b00:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8015b02:	683b      	ldr	r3, [r7, #0]
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d105      	bne.n	8015b14 <tcp_remove_listener+0x1c>
 8015b08:	4b0d      	ldr	r3, [pc, #52]	@ (8015b40 <tcp_remove_listener+0x48>)
 8015b0a:	22ff      	movs	r2, #255	@ 0xff
 8015b0c:	490d      	ldr	r1, [pc, #52]	@ (8015b44 <tcp_remove_listener+0x4c>)
 8015b0e:	480e      	ldr	r0, [pc, #56]	@ (8015b48 <tcp_remove_listener+0x50>)
 8015b10:	f008 fc26 	bl	801e360 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	60fb      	str	r3, [r7, #12]
 8015b18:	e00a      	b.n	8015b30 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8015b1a:	68fb      	ldr	r3, [r7, #12]
 8015b1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015b1e:	683a      	ldr	r2, [r7, #0]
 8015b20:	429a      	cmp	r2, r3
 8015b22:	d102      	bne.n	8015b2a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8015b24:	68fb      	ldr	r3, [r7, #12]
 8015b26:	2200      	movs	r2, #0
 8015b28:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8015b2a:	68fb      	ldr	r3, [r7, #12]
 8015b2c:	68db      	ldr	r3, [r3, #12]
 8015b2e:	60fb      	str	r3, [r7, #12]
 8015b30:	68fb      	ldr	r3, [r7, #12]
 8015b32:	2b00      	cmp	r3, #0
 8015b34:	d1f1      	bne.n	8015b1a <tcp_remove_listener+0x22>
    }
  }
}
 8015b36:	bf00      	nop
 8015b38:	bf00      	nop
 8015b3a:	3710      	adds	r7, #16
 8015b3c:	46bd      	mov	sp, r7
 8015b3e:	bd80      	pop	{r7, pc}
 8015b40:	0802059c 	.word	0x0802059c
 8015b44:	08020624 	.word	0x08020624
 8015b48:	080205e0 	.word	0x080205e0

08015b4c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8015b4c:	b580      	push	{r7, lr}
 8015b4e:	b084      	sub	sp, #16
 8015b50:	af00      	add	r7, sp, #0
 8015b52:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d106      	bne.n	8015b68 <tcp_listen_closed+0x1c>
 8015b5a:	4b14      	ldr	r3, [pc, #80]	@ (8015bac <tcp_listen_closed+0x60>)
 8015b5c:	f240 1211 	movw	r2, #273	@ 0x111
 8015b60:	4913      	ldr	r1, [pc, #76]	@ (8015bb0 <tcp_listen_closed+0x64>)
 8015b62:	4814      	ldr	r0, [pc, #80]	@ (8015bb4 <tcp_listen_closed+0x68>)
 8015b64:	f008 fbfc 	bl	801e360 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	7d1b      	ldrb	r3, [r3, #20]
 8015b6c:	2b01      	cmp	r3, #1
 8015b6e:	d006      	beq.n	8015b7e <tcp_listen_closed+0x32>
 8015b70:	4b0e      	ldr	r3, [pc, #56]	@ (8015bac <tcp_listen_closed+0x60>)
 8015b72:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8015b76:	4910      	ldr	r1, [pc, #64]	@ (8015bb8 <tcp_listen_closed+0x6c>)
 8015b78:	480e      	ldr	r0, [pc, #56]	@ (8015bb4 <tcp_listen_closed+0x68>)
 8015b7a:	f008 fbf1 	bl	801e360 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8015b7e:	2301      	movs	r3, #1
 8015b80:	60fb      	str	r3, [r7, #12]
 8015b82:	e00b      	b.n	8015b9c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8015b84:	4a0d      	ldr	r2, [pc, #52]	@ (8015bbc <tcp_listen_closed+0x70>)
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	6879      	ldr	r1, [r7, #4]
 8015b90:	4618      	mov	r0, r3
 8015b92:	f7ff ffb1 	bl	8015af8 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8015b96:	68fb      	ldr	r3, [r7, #12]
 8015b98:	3301      	adds	r3, #1
 8015b9a:	60fb      	str	r3, [r7, #12]
 8015b9c:	68fb      	ldr	r3, [r7, #12]
 8015b9e:	2b03      	cmp	r3, #3
 8015ba0:	d9f0      	bls.n	8015b84 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8015ba2:	bf00      	nop
 8015ba4:	bf00      	nop
 8015ba6:	3710      	adds	r7, #16
 8015ba8:	46bd      	mov	sp, r7
 8015baa:	bd80      	pop	{r7, pc}
 8015bac:	0802059c 	.word	0x0802059c
 8015bb0:	0802064c 	.word	0x0802064c
 8015bb4:	080205e0 	.word	0x080205e0
 8015bb8:	08020658 	.word	0x08020658
 8015bbc:	08022bc8 	.word	0x08022bc8

08015bc0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8015bc0:	b5b0      	push	{r4, r5, r7, lr}
 8015bc2:	b088      	sub	sp, #32
 8015bc4:	af04      	add	r7, sp, #16
 8015bc6:	6078      	str	r0, [r7, #4]
 8015bc8:	460b      	mov	r3, r1
 8015bca:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d106      	bne.n	8015be0 <tcp_close_shutdown+0x20>
 8015bd2:	4b63      	ldr	r3, [pc, #396]	@ (8015d60 <tcp_close_shutdown+0x1a0>)
 8015bd4:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8015bd8:	4962      	ldr	r1, [pc, #392]	@ (8015d64 <tcp_close_shutdown+0x1a4>)
 8015bda:	4863      	ldr	r0, [pc, #396]	@ (8015d68 <tcp_close_shutdown+0x1a8>)
 8015bdc:	f008 fbc0 	bl	801e360 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8015be0:	78fb      	ldrb	r3, [r7, #3]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d066      	beq.n	8015cb4 <tcp_close_shutdown+0xf4>
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	7d1b      	ldrb	r3, [r3, #20]
 8015bea:	2b04      	cmp	r3, #4
 8015bec:	d003      	beq.n	8015bf6 <tcp_close_shutdown+0x36>
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	7d1b      	ldrb	r3, [r3, #20]
 8015bf2:	2b07      	cmp	r3, #7
 8015bf4:	d15e      	bne.n	8015cb4 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	d104      	bne.n	8015c08 <tcp_close_shutdown+0x48>
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015c02:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015c06:	d055      	beq.n	8015cb4 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8015c08:	687b      	ldr	r3, [r7, #4]
 8015c0a:	8b5b      	ldrh	r3, [r3, #26]
 8015c0c:	f003 0310 	and.w	r3, r3, #16
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d106      	bne.n	8015c22 <tcp_close_shutdown+0x62>
 8015c14:	4b52      	ldr	r3, [pc, #328]	@ (8015d60 <tcp_close_shutdown+0x1a0>)
 8015c16:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8015c1a:	4954      	ldr	r1, [pc, #336]	@ (8015d6c <tcp_close_shutdown+0x1ac>)
 8015c1c:	4852      	ldr	r0, [pc, #328]	@ (8015d68 <tcp_close_shutdown+0x1a8>)
 8015c1e:	f008 fb9f 	bl	801e360 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015c2a:	687d      	ldr	r5, [r7, #4]
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	3304      	adds	r3, #4
 8015c30:	687a      	ldr	r2, [r7, #4]
 8015c32:	8ad2      	ldrh	r2, [r2, #22]
 8015c34:	6879      	ldr	r1, [r7, #4]
 8015c36:	8b09      	ldrh	r1, [r1, #24]
 8015c38:	9102      	str	r1, [sp, #8]
 8015c3a:	9201      	str	r2, [sp, #4]
 8015c3c:	9300      	str	r3, [sp, #0]
 8015c3e:	462b      	mov	r3, r5
 8015c40:	4622      	mov	r2, r4
 8015c42:	4601      	mov	r1, r0
 8015c44:	6878      	ldr	r0, [r7, #4]
 8015c46:	f004 fe8d 	bl	801a964 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8015c4a:	6878      	ldr	r0, [r7, #4]
 8015c4c:	f001 f8c8 	bl	8016de0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8015c50:	4b47      	ldr	r3, [pc, #284]	@ (8015d70 <tcp_close_shutdown+0x1b0>)
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	687a      	ldr	r2, [r7, #4]
 8015c56:	429a      	cmp	r2, r3
 8015c58:	d105      	bne.n	8015c66 <tcp_close_shutdown+0xa6>
 8015c5a:	4b45      	ldr	r3, [pc, #276]	@ (8015d70 <tcp_close_shutdown+0x1b0>)
 8015c5c:	681b      	ldr	r3, [r3, #0]
 8015c5e:	68db      	ldr	r3, [r3, #12]
 8015c60:	4a43      	ldr	r2, [pc, #268]	@ (8015d70 <tcp_close_shutdown+0x1b0>)
 8015c62:	6013      	str	r3, [r2, #0]
 8015c64:	e013      	b.n	8015c8e <tcp_close_shutdown+0xce>
 8015c66:	4b42      	ldr	r3, [pc, #264]	@ (8015d70 <tcp_close_shutdown+0x1b0>)
 8015c68:	681b      	ldr	r3, [r3, #0]
 8015c6a:	60fb      	str	r3, [r7, #12]
 8015c6c:	e00c      	b.n	8015c88 <tcp_close_shutdown+0xc8>
 8015c6e:	68fb      	ldr	r3, [r7, #12]
 8015c70:	68db      	ldr	r3, [r3, #12]
 8015c72:	687a      	ldr	r2, [r7, #4]
 8015c74:	429a      	cmp	r2, r3
 8015c76:	d104      	bne.n	8015c82 <tcp_close_shutdown+0xc2>
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	68da      	ldr	r2, [r3, #12]
 8015c7c:	68fb      	ldr	r3, [r7, #12]
 8015c7e:	60da      	str	r2, [r3, #12]
 8015c80:	e005      	b.n	8015c8e <tcp_close_shutdown+0xce>
 8015c82:	68fb      	ldr	r3, [r7, #12]
 8015c84:	68db      	ldr	r3, [r3, #12]
 8015c86:	60fb      	str	r3, [r7, #12]
 8015c88:	68fb      	ldr	r3, [r7, #12]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d1ef      	bne.n	8015c6e <tcp_close_shutdown+0xae>
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	2200      	movs	r2, #0
 8015c92:	60da      	str	r2, [r3, #12]
 8015c94:	4b37      	ldr	r3, [pc, #220]	@ (8015d74 <tcp_close_shutdown+0x1b4>)
 8015c96:	2201      	movs	r2, #1
 8015c98:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8015c9a:	4b37      	ldr	r3, [pc, #220]	@ (8015d78 <tcp_close_shutdown+0x1b8>)
 8015c9c:	681b      	ldr	r3, [r3, #0]
 8015c9e:	687a      	ldr	r2, [r7, #4]
 8015ca0:	429a      	cmp	r2, r3
 8015ca2:	d102      	bne.n	8015caa <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8015ca4:	f003 fd5c 	bl	8019760 <tcp_trigger_input_pcb_close>
 8015ca8:	e002      	b.n	8015cb0 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8015caa:	6878      	ldr	r0, [r7, #4]
 8015cac:	f7ff fed6 	bl	8015a5c <tcp_free>
      }
      return ERR_OK;
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	e050      	b.n	8015d56 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	7d1b      	ldrb	r3, [r3, #20]
 8015cb8:	2b02      	cmp	r3, #2
 8015cba:	d03b      	beq.n	8015d34 <tcp_close_shutdown+0x174>
 8015cbc:	2b02      	cmp	r3, #2
 8015cbe:	dc44      	bgt.n	8015d4a <tcp_close_shutdown+0x18a>
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d002      	beq.n	8015cca <tcp_close_shutdown+0x10a>
 8015cc4:	2b01      	cmp	r3, #1
 8015cc6:	d02a      	beq.n	8015d1e <tcp_close_shutdown+0x15e>
 8015cc8:	e03f      	b.n	8015d4a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	8adb      	ldrh	r3, [r3, #22]
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	d021      	beq.n	8015d16 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8015d7c <tcp_close_shutdown+0x1bc>)
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	687a      	ldr	r2, [r7, #4]
 8015cd8:	429a      	cmp	r2, r3
 8015cda:	d105      	bne.n	8015ce8 <tcp_close_shutdown+0x128>
 8015cdc:	4b27      	ldr	r3, [pc, #156]	@ (8015d7c <tcp_close_shutdown+0x1bc>)
 8015cde:	681b      	ldr	r3, [r3, #0]
 8015ce0:	68db      	ldr	r3, [r3, #12]
 8015ce2:	4a26      	ldr	r2, [pc, #152]	@ (8015d7c <tcp_close_shutdown+0x1bc>)
 8015ce4:	6013      	str	r3, [r2, #0]
 8015ce6:	e013      	b.n	8015d10 <tcp_close_shutdown+0x150>
 8015ce8:	4b24      	ldr	r3, [pc, #144]	@ (8015d7c <tcp_close_shutdown+0x1bc>)
 8015cea:	681b      	ldr	r3, [r3, #0]
 8015cec:	60bb      	str	r3, [r7, #8]
 8015cee:	e00c      	b.n	8015d0a <tcp_close_shutdown+0x14a>
 8015cf0:	68bb      	ldr	r3, [r7, #8]
 8015cf2:	68db      	ldr	r3, [r3, #12]
 8015cf4:	687a      	ldr	r2, [r7, #4]
 8015cf6:	429a      	cmp	r2, r3
 8015cf8:	d104      	bne.n	8015d04 <tcp_close_shutdown+0x144>
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	68da      	ldr	r2, [r3, #12]
 8015cfe:	68bb      	ldr	r3, [r7, #8]
 8015d00:	60da      	str	r2, [r3, #12]
 8015d02:	e005      	b.n	8015d10 <tcp_close_shutdown+0x150>
 8015d04:	68bb      	ldr	r3, [r7, #8]
 8015d06:	68db      	ldr	r3, [r3, #12]
 8015d08:	60bb      	str	r3, [r7, #8]
 8015d0a:	68bb      	ldr	r3, [r7, #8]
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	d1ef      	bne.n	8015cf0 <tcp_close_shutdown+0x130>
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	2200      	movs	r2, #0
 8015d14:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8015d16:	6878      	ldr	r0, [r7, #4]
 8015d18:	f7ff fea0 	bl	8015a5c <tcp_free>
      break;
 8015d1c:	e01a      	b.n	8015d54 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8015d1e:	6878      	ldr	r0, [r7, #4]
 8015d20:	f7ff ff14 	bl	8015b4c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8015d24:	6879      	ldr	r1, [r7, #4]
 8015d26:	4816      	ldr	r0, [pc, #88]	@ (8015d80 <tcp_close_shutdown+0x1c0>)
 8015d28:	f001 f8aa 	bl	8016e80 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8015d2c:	6878      	ldr	r0, [r7, #4]
 8015d2e:	f7ff feb1 	bl	8015a94 <tcp_free_listen>
      break;
 8015d32:	e00f      	b.n	8015d54 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015d34:	6879      	ldr	r1, [r7, #4]
 8015d36:	480e      	ldr	r0, [pc, #56]	@ (8015d70 <tcp_close_shutdown+0x1b0>)
 8015d38:	f001 f8a2 	bl	8016e80 <tcp_pcb_remove>
 8015d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8015d74 <tcp_close_shutdown+0x1b4>)
 8015d3e:	2201      	movs	r2, #1
 8015d40:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8015d42:	6878      	ldr	r0, [r7, #4]
 8015d44:	f7ff fe8a 	bl	8015a5c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8015d48:	e004      	b.n	8015d54 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8015d4a:	6878      	ldr	r0, [r7, #4]
 8015d4c:	f000 f81a 	bl	8015d84 <tcp_close_shutdown_fin>
 8015d50:	4603      	mov	r3, r0
 8015d52:	e000      	b.n	8015d56 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8015d54:	2300      	movs	r3, #0
}
 8015d56:	4618      	mov	r0, r3
 8015d58:	3710      	adds	r7, #16
 8015d5a:	46bd      	mov	sp, r7
 8015d5c:	bdb0      	pop	{r4, r5, r7, pc}
 8015d5e:	bf00      	nop
 8015d60:	0802059c 	.word	0x0802059c
 8015d64:	08020670 	.word	0x08020670
 8015d68:	080205e0 	.word	0x080205e0
 8015d6c:	08020690 	.word	0x08020690
 8015d70:	20012b08 	.word	0x20012b08
 8015d74:	20012b10 	.word	0x20012b10
 8015d78:	20012b48 	.word	0x20012b48
 8015d7c:	20012b00 	.word	0x20012b00
 8015d80:	20012b04 	.word	0x20012b04

08015d84 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8015d84:	b580      	push	{r7, lr}
 8015d86:	b084      	sub	sp, #16
 8015d88:	af00      	add	r7, sp, #0
 8015d8a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	d106      	bne.n	8015da0 <tcp_close_shutdown_fin+0x1c>
 8015d92:	4b2e      	ldr	r3, [pc, #184]	@ (8015e4c <tcp_close_shutdown_fin+0xc8>)
 8015d94:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8015d98:	492d      	ldr	r1, [pc, #180]	@ (8015e50 <tcp_close_shutdown_fin+0xcc>)
 8015d9a:	482e      	ldr	r0, [pc, #184]	@ (8015e54 <tcp_close_shutdown_fin+0xd0>)
 8015d9c:	f008 fae0 	bl	801e360 <iprintf>

  switch (pcb->state) {
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	7d1b      	ldrb	r3, [r3, #20]
 8015da4:	2b07      	cmp	r3, #7
 8015da6:	d020      	beq.n	8015dea <tcp_close_shutdown_fin+0x66>
 8015da8:	2b07      	cmp	r3, #7
 8015daa:	dc2b      	bgt.n	8015e04 <tcp_close_shutdown_fin+0x80>
 8015dac:	2b03      	cmp	r3, #3
 8015dae:	d002      	beq.n	8015db6 <tcp_close_shutdown_fin+0x32>
 8015db0:	2b04      	cmp	r3, #4
 8015db2:	d00d      	beq.n	8015dd0 <tcp_close_shutdown_fin+0x4c>
 8015db4:	e026      	b.n	8015e04 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8015db6:	6878      	ldr	r0, [r7, #4]
 8015db8:	f003 fee2 	bl	8019b80 <tcp_send_fin>
 8015dbc:	4603      	mov	r3, r0
 8015dbe:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015dc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d11f      	bne.n	8015e08 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	2205      	movs	r2, #5
 8015dcc:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015dce:	e01b      	b.n	8015e08 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8015dd0:	6878      	ldr	r0, [r7, #4]
 8015dd2:	f003 fed5 	bl	8019b80 <tcp_send_fin>
 8015dd6:	4603      	mov	r3, r0
 8015dd8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	d114      	bne.n	8015e0c <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	2205      	movs	r2, #5
 8015de6:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015de8:	e010      	b.n	8015e0c <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8015dea:	6878      	ldr	r0, [r7, #4]
 8015dec:	f003 fec8 	bl	8019b80 <tcp_send_fin>
 8015df0:	4603      	mov	r3, r0
 8015df2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d109      	bne.n	8015e10 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	2209      	movs	r2, #9
 8015e00:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015e02:	e005      	b.n	8015e10 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8015e04:	2300      	movs	r3, #0
 8015e06:	e01c      	b.n	8015e42 <tcp_close_shutdown_fin+0xbe>
      break;
 8015e08:	bf00      	nop
 8015e0a:	e002      	b.n	8015e12 <tcp_close_shutdown_fin+0x8e>
      break;
 8015e0c:	bf00      	nop
 8015e0e:	e000      	b.n	8015e12 <tcp_close_shutdown_fin+0x8e>
      break;
 8015e10:	bf00      	nop
  }

  if (err == ERR_OK) {
 8015e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d103      	bne.n	8015e22 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8015e1a:	6878      	ldr	r0, [r7, #4]
 8015e1c:	f003 ffee 	bl	8019dfc <tcp_output>
 8015e20:	e00d      	b.n	8015e3e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8015e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e2a:	d108      	bne.n	8015e3e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	8b5b      	ldrh	r3, [r3, #26]
 8015e30:	f043 0308 	orr.w	r3, r3, #8
 8015e34:	b29a      	uxth	r2, r3
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8015e3a:	2300      	movs	r3, #0
 8015e3c:	e001      	b.n	8015e42 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8015e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015e42:	4618      	mov	r0, r3
 8015e44:	3710      	adds	r7, #16
 8015e46:	46bd      	mov	sp, r7
 8015e48:	bd80      	pop	{r7, pc}
 8015e4a:	bf00      	nop
 8015e4c:	0802059c 	.word	0x0802059c
 8015e50:	0802064c 	.word	0x0802064c
 8015e54:	080205e0 	.word	0x080205e0

08015e58 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8015e58:	b580      	push	{r7, lr}
 8015e5a:	b082      	sub	sp, #8
 8015e5c:	af00      	add	r7, sp, #0
 8015e5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	2b00      	cmp	r3, #0
 8015e64:	d109      	bne.n	8015e7a <tcp_close+0x22>
 8015e66:	4b0f      	ldr	r3, [pc, #60]	@ (8015ea4 <tcp_close+0x4c>)
 8015e68:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8015e6c:	490e      	ldr	r1, [pc, #56]	@ (8015ea8 <tcp_close+0x50>)
 8015e6e:	480f      	ldr	r0, [pc, #60]	@ (8015eac <tcp_close+0x54>)
 8015e70:	f008 fa76 	bl	801e360 <iprintf>
 8015e74:	f06f 030f 	mvn.w	r3, #15
 8015e78:	e00f      	b.n	8015e9a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	7d1b      	ldrb	r3, [r3, #20]
 8015e7e:	2b01      	cmp	r3, #1
 8015e80:	d006      	beq.n	8015e90 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	8b5b      	ldrh	r3, [r3, #26]
 8015e86:	f043 0310 	orr.w	r3, r3, #16
 8015e8a:	b29a      	uxth	r2, r3
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8015e90:	2101      	movs	r1, #1
 8015e92:	6878      	ldr	r0, [r7, #4]
 8015e94:	f7ff fe94 	bl	8015bc0 <tcp_close_shutdown>
 8015e98:	4603      	mov	r3, r0
}
 8015e9a:	4618      	mov	r0, r3
 8015e9c:	3708      	adds	r7, #8
 8015e9e:	46bd      	mov	sp, r7
 8015ea0:	bd80      	pop	{r7, pc}
 8015ea2:	bf00      	nop
 8015ea4:	0802059c 	.word	0x0802059c
 8015ea8:	080206ac 	.word	0x080206ac
 8015eac:	080205e0 	.word	0x080205e0

08015eb0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8015eb0:	b580      	push	{r7, lr}
 8015eb2:	b08e      	sub	sp, #56	@ 0x38
 8015eb4:	af04      	add	r7, sp, #16
 8015eb6:	6078      	str	r0, [r7, #4]
 8015eb8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d107      	bne.n	8015ed0 <tcp_abandon+0x20>
 8015ec0:	4b52      	ldr	r3, [pc, #328]	@ (801600c <tcp_abandon+0x15c>)
 8015ec2:	f240 223d 	movw	r2, #573	@ 0x23d
 8015ec6:	4952      	ldr	r1, [pc, #328]	@ (8016010 <tcp_abandon+0x160>)
 8015ec8:	4852      	ldr	r0, [pc, #328]	@ (8016014 <tcp_abandon+0x164>)
 8015eca:	f008 fa49 	bl	801e360 <iprintf>
 8015ece:	e099      	b.n	8016004 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	7d1b      	ldrb	r3, [r3, #20]
 8015ed4:	2b01      	cmp	r3, #1
 8015ed6:	d106      	bne.n	8015ee6 <tcp_abandon+0x36>
 8015ed8:	4b4c      	ldr	r3, [pc, #304]	@ (801600c <tcp_abandon+0x15c>)
 8015eda:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8015ede:	494e      	ldr	r1, [pc, #312]	@ (8016018 <tcp_abandon+0x168>)
 8015ee0:	484c      	ldr	r0, [pc, #304]	@ (8016014 <tcp_abandon+0x164>)
 8015ee2:	f008 fa3d 	bl	801e360 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	7d1b      	ldrb	r3, [r3, #20]
 8015eea:	2b0a      	cmp	r3, #10
 8015eec:	d107      	bne.n	8015efe <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8015eee:	6879      	ldr	r1, [r7, #4]
 8015ef0:	484a      	ldr	r0, [pc, #296]	@ (801601c <tcp_abandon+0x16c>)
 8015ef2:	f000 ffc5 	bl	8016e80 <tcp_pcb_remove>
    tcp_free(pcb);
 8015ef6:	6878      	ldr	r0, [r7, #4]
 8015ef8:	f7ff fdb0 	bl	8015a5c <tcp_free>
 8015efc:	e082      	b.n	8016004 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8015efe:	2300      	movs	r3, #0
 8015f00:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8015f02:	2300      	movs	r3, #0
 8015f04:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015f0a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015f10:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015f18:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8015f1a:	687b      	ldr	r3, [r7, #4]
 8015f1c:	691b      	ldr	r3, [r3, #16]
 8015f1e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	7d1b      	ldrb	r3, [r3, #20]
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d126      	bne.n	8015f76 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	8adb      	ldrh	r3, [r3, #22]
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d02e      	beq.n	8015f8e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015f30:	4b3b      	ldr	r3, [pc, #236]	@ (8016020 <tcp_abandon+0x170>)
 8015f32:	681b      	ldr	r3, [r3, #0]
 8015f34:	687a      	ldr	r2, [r7, #4]
 8015f36:	429a      	cmp	r2, r3
 8015f38:	d105      	bne.n	8015f46 <tcp_abandon+0x96>
 8015f3a:	4b39      	ldr	r3, [pc, #228]	@ (8016020 <tcp_abandon+0x170>)
 8015f3c:	681b      	ldr	r3, [r3, #0]
 8015f3e:	68db      	ldr	r3, [r3, #12]
 8015f40:	4a37      	ldr	r2, [pc, #220]	@ (8016020 <tcp_abandon+0x170>)
 8015f42:	6013      	str	r3, [r2, #0]
 8015f44:	e013      	b.n	8015f6e <tcp_abandon+0xbe>
 8015f46:	4b36      	ldr	r3, [pc, #216]	@ (8016020 <tcp_abandon+0x170>)
 8015f48:	681b      	ldr	r3, [r3, #0]
 8015f4a:	61fb      	str	r3, [r7, #28]
 8015f4c:	e00c      	b.n	8015f68 <tcp_abandon+0xb8>
 8015f4e:	69fb      	ldr	r3, [r7, #28]
 8015f50:	68db      	ldr	r3, [r3, #12]
 8015f52:	687a      	ldr	r2, [r7, #4]
 8015f54:	429a      	cmp	r2, r3
 8015f56:	d104      	bne.n	8015f62 <tcp_abandon+0xb2>
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	68da      	ldr	r2, [r3, #12]
 8015f5c:	69fb      	ldr	r3, [r7, #28]
 8015f5e:	60da      	str	r2, [r3, #12]
 8015f60:	e005      	b.n	8015f6e <tcp_abandon+0xbe>
 8015f62:	69fb      	ldr	r3, [r7, #28]
 8015f64:	68db      	ldr	r3, [r3, #12]
 8015f66:	61fb      	str	r3, [r7, #28]
 8015f68:	69fb      	ldr	r3, [r7, #28]
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	d1ef      	bne.n	8015f4e <tcp_abandon+0x9e>
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	2200      	movs	r2, #0
 8015f72:	60da      	str	r2, [r3, #12]
 8015f74:	e00b      	b.n	8015f8e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8015f76:	683b      	ldr	r3, [r7, #0]
 8015f78:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	8adb      	ldrh	r3, [r3, #22]
 8015f7e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015f80:	6879      	ldr	r1, [r7, #4]
 8015f82:	4828      	ldr	r0, [pc, #160]	@ (8016024 <tcp_abandon+0x174>)
 8015f84:	f000 ff7c 	bl	8016e80 <tcp_pcb_remove>
 8015f88:	4b27      	ldr	r3, [pc, #156]	@ (8016028 <tcp_abandon+0x178>)
 8015f8a:	2201      	movs	r2, #1
 8015f8c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d004      	beq.n	8015fa0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015f9a:	4618      	mov	r0, r3
 8015f9c:	f000 fd1e 	bl	80169dc <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d004      	beq.n	8015fb2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015fac:	4618      	mov	r0, r3
 8015fae:	f000 fd15 	bl	80169dc <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d004      	beq.n	8015fc4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015fbe:	4618      	mov	r0, r3
 8015fc0:	f000 fd0c 	bl	80169dc <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8015fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	d00e      	beq.n	8015fe8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8015fca:	6879      	ldr	r1, [r7, #4]
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	3304      	adds	r3, #4
 8015fd0:	687a      	ldr	r2, [r7, #4]
 8015fd2:	8b12      	ldrh	r2, [r2, #24]
 8015fd4:	9202      	str	r2, [sp, #8]
 8015fd6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015fd8:	9201      	str	r2, [sp, #4]
 8015fda:	9300      	str	r3, [sp, #0]
 8015fdc:	460b      	mov	r3, r1
 8015fde:	697a      	ldr	r2, [r7, #20]
 8015fe0:	69b9      	ldr	r1, [r7, #24]
 8015fe2:	6878      	ldr	r0, [r7, #4]
 8015fe4:	f004 fcbe 	bl	801a964 <tcp_rst>
    }
    last_state = pcb->state;
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	7d1b      	ldrb	r3, [r3, #20]
 8015fec:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8015fee:	6878      	ldr	r0, [r7, #4]
 8015ff0:	f7ff fd34 	bl	8015a5c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8015ff4:	693b      	ldr	r3, [r7, #16]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d004      	beq.n	8016004 <tcp_abandon+0x154>
 8015ffa:	693b      	ldr	r3, [r7, #16]
 8015ffc:	f06f 010c 	mvn.w	r1, #12
 8016000:	68f8      	ldr	r0, [r7, #12]
 8016002:	4798      	blx	r3
  }
}
 8016004:	3728      	adds	r7, #40	@ 0x28
 8016006:	46bd      	mov	sp, r7
 8016008:	bd80      	pop	{r7, pc}
 801600a:	bf00      	nop
 801600c:	0802059c 	.word	0x0802059c
 8016010:	080206e0 	.word	0x080206e0
 8016014:	080205e0 	.word	0x080205e0
 8016018:	080206fc 	.word	0x080206fc
 801601c:	20012b0c 	.word	0x20012b0c
 8016020:	20012b00 	.word	0x20012b00
 8016024:	20012b08 	.word	0x20012b08
 8016028:	20012b10 	.word	0x20012b10

0801602c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801602c:	b580      	push	{r7, lr}
 801602e:	b082      	sub	sp, #8
 8016030:	af00      	add	r7, sp, #0
 8016032:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8016034:	2101      	movs	r1, #1
 8016036:	6878      	ldr	r0, [r7, #4]
 8016038:	f7ff ff3a 	bl	8015eb0 <tcp_abandon>
}
 801603c:	bf00      	nop
 801603e:	3708      	adds	r7, #8
 8016040:	46bd      	mov	sp, r7
 8016042:	bd80      	pop	{r7, pc}

08016044 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8016044:	b580      	push	{r7, lr}
 8016046:	b084      	sub	sp, #16
 8016048:	af00      	add	r7, sp, #0
 801604a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	2b00      	cmp	r3, #0
 8016050:	d106      	bne.n	8016060 <tcp_update_rcv_ann_wnd+0x1c>
 8016052:	4b25      	ldr	r3, [pc, #148]	@ (80160e8 <tcp_update_rcv_ann_wnd+0xa4>)
 8016054:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8016058:	4924      	ldr	r1, [pc, #144]	@ (80160ec <tcp_update_rcv_ann_wnd+0xa8>)
 801605a:	4825      	ldr	r0, [pc, #148]	@ (80160f0 <tcp_update_rcv_ann_wnd+0xac>)
 801605c:	f008 f980 	bl	801e360 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016064:	687a      	ldr	r2, [r7, #4]
 8016066:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8016068:	4413      	add	r3, r2
 801606a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016070:	687a      	ldr	r2, [r7, #4]
 8016072:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8016074:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8016078:	bf28      	it	cs
 801607a:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 801607e:	b292      	uxth	r2, r2
 8016080:	4413      	add	r3, r2
 8016082:	68fa      	ldr	r2, [r7, #12]
 8016084:	1ad3      	subs	r3, r2, r3
 8016086:	2b00      	cmp	r3, #0
 8016088:	db08      	blt.n	801609c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801608a:	687b      	ldr	r3, [r7, #4]
 801608c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8016092:	687b      	ldr	r3, [r7, #4]
 8016094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016096:	68fa      	ldr	r2, [r7, #12]
 8016098:	1ad3      	subs	r3, r2, r3
 801609a:	e020      	b.n	80160de <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80160a0:	687b      	ldr	r3, [r7, #4]
 80160a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80160a4:	1ad3      	subs	r3, r2, r3
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	dd03      	ble.n	80160b2 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	2200      	movs	r2, #0
 80160ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80160b0:	e014      	b.n	80160dc <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80160ba:	1ad3      	subs	r3, r2, r3
 80160bc:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80160be:	68bb      	ldr	r3, [r7, #8]
 80160c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80160c4:	d306      	bcc.n	80160d4 <tcp_update_rcv_ann_wnd+0x90>
 80160c6:	4b08      	ldr	r3, [pc, #32]	@ (80160e8 <tcp_update_rcv_ann_wnd+0xa4>)
 80160c8:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80160cc:	4909      	ldr	r1, [pc, #36]	@ (80160f4 <tcp_update_rcv_ann_wnd+0xb0>)
 80160ce:	4808      	ldr	r0, [pc, #32]	@ (80160f0 <tcp_update_rcv_ann_wnd+0xac>)
 80160d0:	f008 f946 	bl	801e360 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80160d4:	68bb      	ldr	r3, [r7, #8]
 80160d6:	b29a      	uxth	r2, r3
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 80160dc:	2300      	movs	r3, #0
  }
}
 80160de:	4618      	mov	r0, r3
 80160e0:	3710      	adds	r7, #16
 80160e2:	46bd      	mov	sp, r7
 80160e4:	bd80      	pop	{r7, pc}
 80160e6:	bf00      	nop
 80160e8:	0802059c 	.word	0x0802059c
 80160ec:	080207f8 	.word	0x080207f8
 80160f0:	080205e0 	.word	0x080205e0
 80160f4:	0802081c 	.word	0x0802081c

080160f8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80160f8:	b580      	push	{r7, lr}
 80160fa:	b084      	sub	sp, #16
 80160fc:	af00      	add	r7, sp, #0
 80160fe:	6078      	str	r0, [r7, #4]
 8016100:	460b      	mov	r3, r1
 8016102:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	2b00      	cmp	r3, #0
 8016108:	d107      	bne.n	801611a <tcp_recved+0x22>
 801610a:	4b1f      	ldr	r3, [pc, #124]	@ (8016188 <tcp_recved+0x90>)
 801610c:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8016110:	491e      	ldr	r1, [pc, #120]	@ (801618c <tcp_recved+0x94>)
 8016112:	481f      	ldr	r0, [pc, #124]	@ (8016190 <tcp_recved+0x98>)
 8016114:	f008 f924 	bl	801e360 <iprintf>
 8016118:	e032      	b.n	8016180 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	7d1b      	ldrb	r3, [r3, #20]
 801611e:	2b01      	cmp	r3, #1
 8016120:	d106      	bne.n	8016130 <tcp_recved+0x38>
 8016122:	4b19      	ldr	r3, [pc, #100]	@ (8016188 <tcp_recved+0x90>)
 8016124:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8016128:	491a      	ldr	r1, [pc, #104]	@ (8016194 <tcp_recved+0x9c>)
 801612a:	4819      	ldr	r0, [pc, #100]	@ (8016190 <tcp_recved+0x98>)
 801612c:	f008 f918 	bl	801e360 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016134:	887b      	ldrh	r3, [r7, #2]
 8016136:	4413      	add	r3, r2
 8016138:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801613a:	89fb      	ldrh	r3, [r7, #14]
 801613c:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8016140:	d804      	bhi.n	801614c <tcp_recved+0x54>
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016146:	89fa      	ldrh	r2, [r7, #14]
 8016148:	429a      	cmp	r2, r3
 801614a:	d204      	bcs.n	8016156 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8016152:	851a      	strh	r2, [r3, #40]	@ 0x28
 8016154:	e002      	b.n	801615c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	89fa      	ldrh	r2, [r7, #14]
 801615a:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801615c:	6878      	ldr	r0, [r7, #4]
 801615e:	f7ff ff71 	bl	8016044 <tcp_update_rcv_ann_wnd>
 8016162:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8016164:	68bb      	ldr	r3, [r7, #8]
 8016166:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801616a:	d309      	bcc.n	8016180 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	8b5b      	ldrh	r3, [r3, #26]
 8016170:	f043 0302 	orr.w	r3, r3, #2
 8016174:	b29a      	uxth	r2, r3
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801617a:	6878      	ldr	r0, [r7, #4]
 801617c:	f003 fe3e 	bl	8019dfc <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8016180:	3710      	adds	r7, #16
 8016182:	46bd      	mov	sp, r7
 8016184:	bd80      	pop	{r7, pc}
 8016186:	bf00      	nop
 8016188:	0802059c 	.word	0x0802059c
 801618c:	08020838 	.word	0x08020838
 8016190:	080205e0 	.word	0x080205e0
 8016194:	08020850 	.word	0x08020850

08016198 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8016198:	b5b0      	push	{r4, r5, r7, lr}
 801619a:	b090      	sub	sp, #64	@ 0x40
 801619c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801619e:	2300      	movs	r3, #0
 80161a0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80161a4:	4b95      	ldr	r3, [pc, #596]	@ (80163fc <tcp_slowtmr+0x264>)
 80161a6:	681b      	ldr	r3, [r3, #0]
 80161a8:	3301      	adds	r3, #1
 80161aa:	4a94      	ldr	r2, [pc, #592]	@ (80163fc <tcp_slowtmr+0x264>)
 80161ac:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80161ae:	4b94      	ldr	r3, [pc, #592]	@ (8016400 <tcp_slowtmr+0x268>)
 80161b0:	781b      	ldrb	r3, [r3, #0]
 80161b2:	3301      	adds	r3, #1
 80161b4:	b2da      	uxtb	r2, r3
 80161b6:	4b92      	ldr	r3, [pc, #584]	@ (8016400 <tcp_slowtmr+0x268>)
 80161b8:	701a      	strb	r2, [r3, #0]
 80161ba:	e000      	b.n	80161be <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80161bc:	bf00      	nop
  prev = NULL;
 80161be:	2300      	movs	r3, #0
 80161c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 80161c2:	4b90      	ldr	r3, [pc, #576]	@ (8016404 <tcp_slowtmr+0x26c>)
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80161c8:	e29f      	b.n	801670a <tcp_slowtmr+0x572>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80161ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161cc:	7d1b      	ldrb	r3, [r3, #20]
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d106      	bne.n	80161e0 <tcp_slowtmr+0x48>
 80161d2:	4b8d      	ldr	r3, [pc, #564]	@ (8016408 <tcp_slowtmr+0x270>)
 80161d4:	f240 42be 	movw	r2, #1214	@ 0x4be
 80161d8:	498c      	ldr	r1, [pc, #560]	@ (801640c <tcp_slowtmr+0x274>)
 80161da:	488d      	ldr	r0, [pc, #564]	@ (8016410 <tcp_slowtmr+0x278>)
 80161dc:	f008 f8c0 	bl	801e360 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80161e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161e2:	7d1b      	ldrb	r3, [r3, #20]
 80161e4:	2b01      	cmp	r3, #1
 80161e6:	d106      	bne.n	80161f6 <tcp_slowtmr+0x5e>
 80161e8:	4b87      	ldr	r3, [pc, #540]	@ (8016408 <tcp_slowtmr+0x270>)
 80161ea:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80161ee:	4989      	ldr	r1, [pc, #548]	@ (8016414 <tcp_slowtmr+0x27c>)
 80161f0:	4887      	ldr	r0, [pc, #540]	@ (8016410 <tcp_slowtmr+0x278>)
 80161f2:	f008 f8b5 	bl	801e360 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80161f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161f8:	7d1b      	ldrb	r3, [r3, #20]
 80161fa:	2b0a      	cmp	r3, #10
 80161fc:	d106      	bne.n	801620c <tcp_slowtmr+0x74>
 80161fe:	4b82      	ldr	r3, [pc, #520]	@ (8016408 <tcp_slowtmr+0x270>)
 8016200:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8016204:	4984      	ldr	r1, [pc, #528]	@ (8016418 <tcp_slowtmr+0x280>)
 8016206:	4882      	ldr	r0, [pc, #520]	@ (8016410 <tcp_slowtmr+0x278>)
 8016208:	f008 f8aa 	bl	801e360 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801620c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801620e:	7f9a      	ldrb	r2, [r3, #30]
 8016210:	4b7b      	ldr	r3, [pc, #492]	@ (8016400 <tcp_slowtmr+0x268>)
 8016212:	781b      	ldrb	r3, [r3, #0]
 8016214:	429a      	cmp	r2, r3
 8016216:	d105      	bne.n	8016224 <tcp_slowtmr+0x8c>
      prev = pcb;
 8016218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801621a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801621c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801621e:	68db      	ldr	r3, [r3, #12]
 8016220:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8016222:	e272      	b.n	801670a <tcp_slowtmr+0x572>
    pcb->last_timer = tcp_timer_ctr;
 8016224:	4b76      	ldr	r3, [pc, #472]	@ (8016400 <tcp_slowtmr+0x268>)
 8016226:	781a      	ldrb	r2, [r3, #0]
 8016228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801622a:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 801622c:	2300      	movs	r3, #0
 801622e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8016232:	2300      	movs	r3, #0
 8016234:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8016238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801623a:	7d1b      	ldrb	r3, [r3, #20]
 801623c:	2b02      	cmp	r3, #2
 801623e:	d10a      	bne.n	8016256 <tcp_slowtmr+0xbe>
 8016240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016242:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016246:	2b05      	cmp	r3, #5
 8016248:	d905      	bls.n	8016256 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801624a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801624e:	3301      	adds	r3, #1
 8016250:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016254:	e11e      	b.n	8016494 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8016256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016258:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801625c:	2b0b      	cmp	r3, #11
 801625e:	d905      	bls.n	801626c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8016260:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016264:	3301      	adds	r3, #1
 8016266:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801626a:	e113      	b.n	8016494 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 801626c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801626e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016272:	2b00      	cmp	r3, #0
 8016274:	d075      	beq.n	8016362 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8016276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801627a:	2b00      	cmp	r3, #0
 801627c:	d006      	beq.n	801628c <tcp_slowtmr+0xf4>
 801627e:	4b62      	ldr	r3, [pc, #392]	@ (8016408 <tcp_slowtmr+0x270>)
 8016280:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8016284:	4965      	ldr	r1, [pc, #404]	@ (801641c <tcp_slowtmr+0x284>)
 8016286:	4862      	ldr	r0, [pc, #392]	@ (8016410 <tcp_slowtmr+0x278>)
 8016288:	f008 f86a 	bl	801e360 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801628c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801628e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016290:	2b00      	cmp	r3, #0
 8016292:	d106      	bne.n	80162a2 <tcp_slowtmr+0x10a>
 8016294:	4b5c      	ldr	r3, [pc, #368]	@ (8016408 <tcp_slowtmr+0x270>)
 8016296:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 801629a:	4961      	ldr	r1, [pc, #388]	@ (8016420 <tcp_slowtmr+0x288>)
 801629c:	485c      	ldr	r0, [pc, #368]	@ (8016410 <tcp_slowtmr+0x278>)
 801629e:	f008 f85f 	bl	801e360 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80162a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162a4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80162a8:	2b0b      	cmp	r3, #11
 80162aa:	d905      	bls.n	80162b8 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80162ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80162b0:	3301      	adds	r3, #1
 80162b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80162b6:	e0ed      	b.n	8016494 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80162b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162ba:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80162be:	3b01      	subs	r3, #1
 80162c0:	4a58      	ldr	r2, [pc, #352]	@ (8016424 <tcp_slowtmr+0x28c>)
 80162c2:	5cd3      	ldrb	r3, [r2, r3]
 80162c4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80162c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162c8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80162cc:	7c7a      	ldrb	r2, [r7, #17]
 80162ce:	429a      	cmp	r2, r3
 80162d0:	d907      	bls.n	80162e2 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80162d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162d4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80162d8:	3301      	adds	r3, #1
 80162da:	b2da      	uxtb	r2, r3
 80162dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162de:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80162e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162e4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80162e8:	7c7a      	ldrb	r2, [r7, #17]
 80162ea:	429a      	cmp	r2, r3
 80162ec:	f200 80d2 	bhi.w	8016494 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80162f0:	2301      	movs	r3, #1
 80162f2:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80162f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d108      	bne.n	8016310 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80162fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016300:	f004 fc24 	bl	801ab4c <tcp_zero_window_probe>
 8016304:	4603      	mov	r3, r0
 8016306:	2b00      	cmp	r3, #0
 8016308:	d014      	beq.n	8016334 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801630a:	2300      	movs	r3, #0
 801630c:	623b      	str	r3, [r7, #32]
 801630e:	e011      	b.n	8016334 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8016310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016312:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016316:	4619      	mov	r1, r3
 8016318:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801631a:	f003 fae9 	bl	80198f0 <tcp_split_unsent_seg>
 801631e:	4603      	mov	r3, r0
 8016320:	2b00      	cmp	r3, #0
 8016322:	d107      	bne.n	8016334 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8016324:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016326:	f003 fd69 	bl	8019dfc <tcp_output>
 801632a:	4603      	mov	r3, r0
 801632c:	2b00      	cmp	r3, #0
 801632e:	d101      	bne.n	8016334 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8016330:	2300      	movs	r3, #0
 8016332:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8016334:	6a3b      	ldr	r3, [r7, #32]
 8016336:	2b00      	cmp	r3, #0
 8016338:	f000 80ac 	beq.w	8016494 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 801633c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801633e:	2200      	movs	r2, #0
 8016340:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8016344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016346:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801634a:	2b06      	cmp	r3, #6
 801634c:	f200 80a2 	bhi.w	8016494 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8016350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016352:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016356:	3301      	adds	r3, #1
 8016358:	b2da      	uxtb	r2, r3
 801635a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801635c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8016360:	e098      	b.n	8016494 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8016362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016364:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016368:	2b00      	cmp	r3, #0
 801636a:	db0f      	blt.n	801638c <tcp_slowtmr+0x1f4>
 801636c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801636e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016372:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8016376:	4293      	cmp	r3, r2
 8016378:	d008      	beq.n	801638c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801637a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801637c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016380:	b29b      	uxth	r3, r3
 8016382:	3301      	adds	r3, #1
 8016384:	b29b      	uxth	r3, r3
 8016386:	b21a      	sxth	r2, r3
 8016388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801638a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 801638c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801638e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8016392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016394:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8016398:	429a      	cmp	r2, r3
 801639a:	db7b      	blt.n	8016494 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801639c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801639e:	f004 f821 	bl	801a3e4 <tcp_rexmit_rto_prepare>
 80163a2:	4603      	mov	r3, r0
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d007      	beq.n	80163b8 <tcp_slowtmr+0x220>
 80163a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d171      	bne.n	8016494 <tcp_slowtmr+0x2fc>
 80163b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d06d      	beq.n	8016494 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80163b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163ba:	7d1b      	ldrb	r3, [r3, #20]
 80163bc:	2b02      	cmp	r3, #2
 80163be:	d03a      	beq.n	8016436 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80163c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80163c6:	2b0c      	cmp	r3, #12
 80163c8:	bf28      	it	cs
 80163ca:	230c      	movcs	r3, #12
 80163cc:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80163ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163d0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80163d4:	10db      	asrs	r3, r3, #3
 80163d6:	b21b      	sxth	r3, r3
 80163d8:	461a      	mov	r2, r3
 80163da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163dc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80163e0:	4413      	add	r3, r2
 80163e2:	7efa      	ldrb	r2, [r7, #27]
 80163e4:	4910      	ldr	r1, [pc, #64]	@ (8016428 <tcp_slowtmr+0x290>)
 80163e6:	5c8a      	ldrb	r2, [r1, r2]
 80163e8:	4093      	lsls	r3, r2
 80163ea:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80163ec:	697b      	ldr	r3, [r7, #20]
 80163ee:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80163f2:	4293      	cmp	r3, r2
 80163f4:	dc1a      	bgt.n	801642c <tcp_slowtmr+0x294>
 80163f6:	697b      	ldr	r3, [r7, #20]
 80163f8:	b21a      	sxth	r2, r3
 80163fa:	e019      	b.n	8016430 <tcp_slowtmr+0x298>
 80163fc:	20012afc 	.word	0x20012afc
 8016400:	20012b12 	.word	0x20012b12
 8016404:	20012b08 	.word	0x20012b08
 8016408:	0802059c 	.word	0x0802059c
 801640c:	080208e0 	.word	0x080208e0
 8016410:	080205e0 	.word	0x080205e0
 8016414:	0802090c 	.word	0x0802090c
 8016418:	08020938 	.word	0x08020938
 801641c:	08020968 	.word	0x08020968
 8016420:	0802099c 	.word	0x0802099c
 8016424:	08022bc0 	.word	0x08022bc0
 8016428:	08022bb0 	.word	0x08022bb0
 801642c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8016430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016432:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8016436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016438:	2200      	movs	r2, #0
 801643a:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801643c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801643e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016444:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016448:	4293      	cmp	r3, r2
 801644a:	bf28      	it	cs
 801644c:	4613      	movcs	r3, r2
 801644e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8016450:	8a7b      	ldrh	r3, [r7, #18]
 8016452:	085b      	lsrs	r3, r3, #1
 8016454:	b29a      	uxth	r2, r3
 8016456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016458:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801645c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801645e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8016462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016464:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016466:	005b      	lsls	r3, r3, #1
 8016468:	b29b      	uxth	r3, r3
 801646a:	429a      	cmp	r2, r3
 801646c:	d206      	bcs.n	801647c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801646e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016470:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016472:	005b      	lsls	r3, r3, #1
 8016474:	b29a      	uxth	r2, r3
 8016476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016478:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 801647c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801647e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8016480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016482:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8016486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016488:	2200      	movs	r2, #0
 801648a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 801648e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016490:	f004 f818 	bl	801a4c4 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8016494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016496:	7d1b      	ldrb	r3, [r3, #20]
 8016498:	2b06      	cmp	r3, #6
 801649a:	d111      	bne.n	80164c0 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 801649c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801649e:	8b5b      	ldrh	r3, [r3, #26]
 80164a0:	f003 0310 	and.w	r3, r3, #16
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d00b      	beq.n	80164c0 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80164a8:	4b9d      	ldr	r3, [pc, #628]	@ (8016720 <tcp_slowtmr+0x588>)
 80164aa:	681a      	ldr	r2, [r3, #0]
 80164ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164ae:	6a1b      	ldr	r3, [r3, #32]
 80164b0:	1ad3      	subs	r3, r2, r3
 80164b2:	2b28      	cmp	r3, #40	@ 0x28
 80164b4:	d904      	bls.n	80164c0 <tcp_slowtmr+0x328>
          ++pcb_remove;
 80164b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80164ba:	3301      	adds	r3, #1
 80164bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80164c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164c2:	7a5b      	ldrb	r3, [r3, #9]
 80164c4:	f003 0308 	and.w	r3, r3, #8
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d04c      	beq.n	8016566 <tcp_slowtmr+0x3ce>
        ((pcb->state == ESTABLISHED) ||
 80164cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164ce:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80164d0:	2b04      	cmp	r3, #4
 80164d2:	d003      	beq.n	80164dc <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 80164d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164d6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80164d8:	2b07      	cmp	r3, #7
 80164da:	d144      	bne.n	8016566 <tcp_slowtmr+0x3ce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80164dc:	4b90      	ldr	r3, [pc, #576]	@ (8016720 <tcp_slowtmr+0x588>)
 80164de:	681a      	ldr	r2, [r3, #0]
 80164e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164e2:	6a1b      	ldr	r3, [r3, #32]
 80164e4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80164e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80164ec:	f503 2324 	add.w	r3, r3, #671744	@ 0xa4000
 80164f0:	f603 43b8 	addw	r3, r3, #3256	@ 0xcb8
 80164f4:	498b      	ldr	r1, [pc, #556]	@ (8016724 <tcp_slowtmr+0x58c>)
 80164f6:	fba1 1303 	umull	r1, r3, r1, r3
 80164fa:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80164fc:	429a      	cmp	r2, r3
 80164fe:	d90a      	bls.n	8016516 <tcp_slowtmr+0x37e>
        ++pcb_remove;
 8016500:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016504:	3301      	adds	r3, #1
 8016506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801650a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801650e:	3301      	adds	r3, #1
 8016510:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016514:	e027      	b.n	8016566 <tcp_slowtmr+0x3ce>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016516:	4b82      	ldr	r3, [pc, #520]	@ (8016720 <tcp_slowtmr+0x588>)
 8016518:	681a      	ldr	r2, [r3, #0]
 801651a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801651c:	6a1b      	ldr	r3, [r3, #32]
 801651e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8016520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016522:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8016526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016528:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801652c:	4618      	mov	r0, r3
 801652e:	4b7e      	ldr	r3, [pc, #504]	@ (8016728 <tcp_slowtmr+0x590>)
 8016530:	fb00 f303 	mul.w	r3, r0, r3
 8016534:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8016536:	497b      	ldr	r1, [pc, #492]	@ (8016724 <tcp_slowtmr+0x58c>)
 8016538:	fba1 1303 	umull	r1, r3, r1, r3
 801653c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801653e:	429a      	cmp	r2, r3
 8016540:	d911      	bls.n	8016566 <tcp_slowtmr+0x3ce>
        err = tcp_keepalive(pcb);
 8016542:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016544:	f004 fac2 	bl	801aacc <tcp_keepalive>
 8016548:	4603      	mov	r3, r0
 801654a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 801654e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8016552:	2b00      	cmp	r3, #0
 8016554:	d107      	bne.n	8016566 <tcp_slowtmr+0x3ce>
          pcb->keep_cnt_sent++;
 8016556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016558:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801655c:	3301      	adds	r3, #1
 801655e:	b2da      	uxtb	r2, r3
 8016560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016562:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8016566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801656a:	2b00      	cmp	r3, #0
 801656c:	d011      	beq.n	8016592 <tcp_slowtmr+0x3fa>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801656e:	4b6c      	ldr	r3, [pc, #432]	@ (8016720 <tcp_slowtmr+0x588>)
 8016570:	681a      	ldr	r2, [r3, #0]
 8016572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016574:	6a1b      	ldr	r3, [r3, #32]
 8016576:	1ad2      	subs	r2, r2, r3
 8016578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801657a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801657e:	4619      	mov	r1, r3
 8016580:	460b      	mov	r3, r1
 8016582:	005b      	lsls	r3, r3, #1
 8016584:	440b      	add	r3, r1
 8016586:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8016588:	429a      	cmp	r2, r3
 801658a:	d302      	bcc.n	8016592 <tcp_slowtmr+0x3fa>
      tcp_free_ooseq(pcb);
 801658c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801658e:	f000 fddb 	bl	8017148 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8016592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016594:	7d1b      	ldrb	r3, [r3, #20]
 8016596:	2b03      	cmp	r3, #3
 8016598:	d10b      	bne.n	80165b2 <tcp_slowtmr+0x41a>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801659a:	4b61      	ldr	r3, [pc, #388]	@ (8016720 <tcp_slowtmr+0x588>)
 801659c:	681a      	ldr	r2, [r3, #0]
 801659e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165a0:	6a1b      	ldr	r3, [r3, #32]
 80165a2:	1ad3      	subs	r3, r2, r3
 80165a4:	2b28      	cmp	r3, #40	@ 0x28
 80165a6:	d904      	bls.n	80165b2 <tcp_slowtmr+0x41a>
        ++pcb_remove;
 80165a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80165ac:	3301      	adds	r3, #1
 80165ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 80165b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165b4:	7d1b      	ldrb	r3, [r3, #20]
 80165b6:	2b09      	cmp	r3, #9
 80165b8:	d10b      	bne.n	80165d2 <tcp_slowtmr+0x43a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80165ba:	4b59      	ldr	r3, [pc, #356]	@ (8016720 <tcp_slowtmr+0x588>)
 80165bc:	681a      	ldr	r2, [r3, #0]
 80165be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165c0:	6a1b      	ldr	r3, [r3, #32]
 80165c2:	1ad3      	subs	r3, r2, r3
 80165c4:	2bf0      	cmp	r3, #240	@ 0xf0
 80165c6:	d904      	bls.n	80165d2 <tcp_slowtmr+0x43a>
        ++pcb_remove;
 80165c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80165cc:	3301      	adds	r3, #1
 80165ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 80165d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d060      	beq.n	801669c <tcp_slowtmr+0x504>
      tcp_err_fn err_fn = pcb->errf;
 80165da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80165e0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80165e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80165e4:	f000 fbfc 	bl	8016de0 <tcp_pcb_purge>
      if (prev != NULL) {
 80165e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d010      	beq.n	8016610 <tcp_slowtmr+0x478>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80165ee:	4b4f      	ldr	r3, [pc, #316]	@ (801672c <tcp_slowtmr+0x594>)
 80165f0:	681b      	ldr	r3, [r3, #0]
 80165f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80165f4:	429a      	cmp	r2, r3
 80165f6:	d106      	bne.n	8016606 <tcp_slowtmr+0x46e>
 80165f8:	4b4d      	ldr	r3, [pc, #308]	@ (8016730 <tcp_slowtmr+0x598>)
 80165fa:	f240 526d 	movw	r2, #1389	@ 0x56d
 80165fe:	494d      	ldr	r1, [pc, #308]	@ (8016734 <tcp_slowtmr+0x59c>)
 8016600:	484d      	ldr	r0, [pc, #308]	@ (8016738 <tcp_slowtmr+0x5a0>)
 8016602:	f007 fead 	bl	801e360 <iprintf>
        prev->next = pcb->next;
 8016606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016608:	68da      	ldr	r2, [r3, #12]
 801660a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801660c:	60da      	str	r2, [r3, #12]
 801660e:	e00f      	b.n	8016630 <tcp_slowtmr+0x498>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8016610:	4b46      	ldr	r3, [pc, #280]	@ (801672c <tcp_slowtmr+0x594>)
 8016612:	681b      	ldr	r3, [r3, #0]
 8016614:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016616:	429a      	cmp	r2, r3
 8016618:	d006      	beq.n	8016628 <tcp_slowtmr+0x490>
 801661a:	4b45      	ldr	r3, [pc, #276]	@ (8016730 <tcp_slowtmr+0x598>)
 801661c:	f240 5271 	movw	r2, #1393	@ 0x571
 8016620:	4946      	ldr	r1, [pc, #280]	@ (801673c <tcp_slowtmr+0x5a4>)
 8016622:	4845      	ldr	r0, [pc, #276]	@ (8016738 <tcp_slowtmr+0x5a0>)
 8016624:	f007 fe9c 	bl	801e360 <iprintf>
        tcp_active_pcbs = pcb->next;
 8016628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801662a:	68db      	ldr	r3, [r3, #12]
 801662c:	4a3f      	ldr	r2, [pc, #252]	@ (801672c <tcp_slowtmr+0x594>)
 801662e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8016630:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016634:	2b00      	cmp	r3, #0
 8016636:	d013      	beq.n	8016660 <tcp_slowtmr+0x4c8>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8016638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801663a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801663c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801663e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8016640:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8016642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016644:	3304      	adds	r3, #4
 8016646:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016648:	8ad2      	ldrh	r2, [r2, #22]
 801664a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801664c:	8b09      	ldrh	r1, [r1, #24]
 801664e:	9102      	str	r1, [sp, #8]
 8016650:	9201      	str	r2, [sp, #4]
 8016652:	9300      	str	r3, [sp, #0]
 8016654:	462b      	mov	r3, r5
 8016656:	4622      	mov	r2, r4
 8016658:	4601      	mov	r1, r0
 801665a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801665c:	f004 f982 	bl	801a964 <tcp_rst>
      err_arg = pcb->callback_arg;
 8016660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016662:	691b      	ldr	r3, [r3, #16]
 8016664:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8016666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016668:	7d1b      	ldrb	r3, [r3, #20]
 801666a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801666c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801666e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8016670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016672:	68db      	ldr	r3, [r3, #12]
 8016674:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8016676:	6838      	ldr	r0, [r7, #0]
 8016678:	f7ff f9f0 	bl	8015a5c <tcp_free>
      tcp_active_pcbs_changed = 0;
 801667c:	4b30      	ldr	r3, [pc, #192]	@ (8016740 <tcp_slowtmr+0x5a8>)
 801667e:	2200      	movs	r2, #0
 8016680:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8016682:	68fb      	ldr	r3, [r7, #12]
 8016684:	2b00      	cmp	r3, #0
 8016686:	d004      	beq.n	8016692 <tcp_slowtmr+0x4fa>
 8016688:	68fb      	ldr	r3, [r7, #12]
 801668a:	f06f 010c 	mvn.w	r1, #12
 801668e:	68b8      	ldr	r0, [r7, #8]
 8016690:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8016692:	4b2b      	ldr	r3, [pc, #172]	@ (8016740 <tcp_slowtmr+0x5a8>)
 8016694:	781b      	ldrb	r3, [r3, #0]
 8016696:	2b00      	cmp	r3, #0
 8016698:	d037      	beq.n	801670a <tcp_slowtmr+0x572>
        goto tcp_slowtmr_start;
 801669a:	e590      	b.n	80161be <tcp_slowtmr+0x26>
      prev = pcb;
 801669c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801669e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80166a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80166a2:	68db      	ldr	r3, [r3, #12]
 80166a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 80166a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166a8:	7f1b      	ldrb	r3, [r3, #28]
 80166aa:	3301      	adds	r3, #1
 80166ac:	b2da      	uxtb	r2, r3
 80166ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166b0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80166b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166b4:	7f1a      	ldrb	r2, [r3, #28]
 80166b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166b8:	7f5b      	ldrb	r3, [r3, #29]
 80166ba:	429a      	cmp	r2, r3
 80166bc:	d325      	bcc.n	801670a <tcp_slowtmr+0x572>
        prev->polltmr = 0;
 80166be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166c0:	2200      	movs	r2, #0
 80166c2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80166c4:	4b1e      	ldr	r3, [pc, #120]	@ (8016740 <tcp_slowtmr+0x5a8>)
 80166c6:	2200      	movs	r2, #0
 80166c8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80166ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d00b      	beq.n	80166ec <tcp_slowtmr+0x554>
 80166d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80166da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80166dc:	6912      	ldr	r2, [r2, #16]
 80166de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80166e0:	4610      	mov	r0, r2
 80166e2:	4798      	blx	r3
 80166e4:	4603      	mov	r3, r0
 80166e6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80166ea:	e002      	b.n	80166f2 <tcp_slowtmr+0x55a>
 80166ec:	2300      	movs	r3, #0
 80166ee:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 80166f2:	4b13      	ldr	r3, [pc, #76]	@ (8016740 <tcp_slowtmr+0x5a8>)
 80166f4:	781b      	ldrb	r3, [r3, #0]
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	f47f ad60 	bne.w	80161bc <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80166fc:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8016700:	2b00      	cmp	r3, #0
 8016702:	d102      	bne.n	801670a <tcp_slowtmr+0x572>
          tcp_output(prev);
 8016704:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016706:	f003 fb79 	bl	8019dfc <tcp_output>
  while (pcb != NULL) {
 801670a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801670c:	2b00      	cmp	r3, #0
 801670e:	f47f ad5c 	bne.w	80161ca <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8016712:	2300      	movs	r3, #0
 8016714:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8016716:	4b0b      	ldr	r3, [pc, #44]	@ (8016744 <tcp_slowtmr+0x5ac>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801671c:	e067      	b.n	80167ee <tcp_slowtmr+0x656>
 801671e:	bf00      	nop
 8016720:	20012afc 	.word	0x20012afc
 8016724:	10624dd3 	.word	0x10624dd3
 8016728:	000124f8 	.word	0x000124f8
 801672c:	20012b08 	.word	0x20012b08
 8016730:	0802059c 	.word	0x0802059c
 8016734:	080209d4 	.word	0x080209d4
 8016738:	080205e0 	.word	0x080205e0
 801673c:	08020a00 	.word	0x08020a00
 8016740:	20012b10 	.word	0x20012b10
 8016744:	20012b0c 	.word	0x20012b0c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801674a:	7d1b      	ldrb	r3, [r3, #20]
 801674c:	2b0a      	cmp	r3, #10
 801674e:	d006      	beq.n	801675e <tcp_slowtmr+0x5c6>
 8016750:	4b2b      	ldr	r3, [pc, #172]	@ (8016800 <tcp_slowtmr+0x668>)
 8016752:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8016756:	492b      	ldr	r1, [pc, #172]	@ (8016804 <tcp_slowtmr+0x66c>)
 8016758:	482b      	ldr	r0, [pc, #172]	@ (8016808 <tcp_slowtmr+0x670>)
 801675a:	f007 fe01 	bl	801e360 <iprintf>
    pcb_remove = 0;
 801675e:	2300      	movs	r3, #0
 8016760:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016764:	4b29      	ldr	r3, [pc, #164]	@ (801680c <tcp_slowtmr+0x674>)
 8016766:	681a      	ldr	r2, [r3, #0]
 8016768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801676a:	6a1b      	ldr	r3, [r3, #32]
 801676c:	1ad3      	subs	r3, r2, r3
 801676e:	2bf0      	cmp	r3, #240	@ 0xf0
 8016770:	d904      	bls.n	801677c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8016772:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016776:	3301      	adds	r3, #1
 8016778:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801677c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016780:	2b00      	cmp	r3, #0
 8016782:	d02f      	beq.n	80167e4 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8016784:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016786:	f000 fb2b 	bl	8016de0 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801678a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801678c:	2b00      	cmp	r3, #0
 801678e:	d010      	beq.n	80167b2 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8016790:	4b1f      	ldr	r3, [pc, #124]	@ (8016810 <tcp_slowtmr+0x678>)
 8016792:	681b      	ldr	r3, [r3, #0]
 8016794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016796:	429a      	cmp	r2, r3
 8016798:	d106      	bne.n	80167a8 <tcp_slowtmr+0x610>
 801679a:	4b19      	ldr	r3, [pc, #100]	@ (8016800 <tcp_slowtmr+0x668>)
 801679c:	f240 52af 	movw	r2, #1455	@ 0x5af
 80167a0:	491c      	ldr	r1, [pc, #112]	@ (8016814 <tcp_slowtmr+0x67c>)
 80167a2:	4819      	ldr	r0, [pc, #100]	@ (8016808 <tcp_slowtmr+0x670>)
 80167a4:	f007 fddc 	bl	801e360 <iprintf>
        prev->next = pcb->next;
 80167a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167aa:	68da      	ldr	r2, [r3, #12]
 80167ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167ae:	60da      	str	r2, [r3, #12]
 80167b0:	e00f      	b.n	80167d2 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80167b2:	4b17      	ldr	r3, [pc, #92]	@ (8016810 <tcp_slowtmr+0x678>)
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80167b8:	429a      	cmp	r2, r3
 80167ba:	d006      	beq.n	80167ca <tcp_slowtmr+0x632>
 80167bc:	4b10      	ldr	r3, [pc, #64]	@ (8016800 <tcp_slowtmr+0x668>)
 80167be:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80167c2:	4915      	ldr	r1, [pc, #84]	@ (8016818 <tcp_slowtmr+0x680>)
 80167c4:	4810      	ldr	r0, [pc, #64]	@ (8016808 <tcp_slowtmr+0x670>)
 80167c6:	f007 fdcb 	bl	801e360 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80167ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167cc:	68db      	ldr	r3, [r3, #12]
 80167ce:	4a10      	ldr	r2, [pc, #64]	@ (8016810 <tcp_slowtmr+0x678>)
 80167d0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80167d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167d4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80167d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167d8:	68db      	ldr	r3, [r3, #12]
 80167da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80167dc:	69f8      	ldr	r0, [r7, #28]
 80167de:	f7ff f93d 	bl	8015a5c <tcp_free>
 80167e2:	e004      	b.n	80167ee <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80167e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80167e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167ea:	68db      	ldr	r3, [r3, #12]
 80167ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80167ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	d1a9      	bne.n	8016748 <tcp_slowtmr+0x5b0>
    }
  }
}
 80167f4:	bf00      	nop
 80167f6:	bf00      	nop
 80167f8:	3730      	adds	r7, #48	@ 0x30
 80167fa:	46bd      	mov	sp, r7
 80167fc:	bdb0      	pop	{r4, r5, r7, pc}
 80167fe:	bf00      	nop
 8016800:	0802059c 	.word	0x0802059c
 8016804:	08020a2c 	.word	0x08020a2c
 8016808:	080205e0 	.word	0x080205e0
 801680c:	20012afc 	.word	0x20012afc
 8016810:	20012b0c 	.word	0x20012b0c
 8016814:	08020a5c 	.word	0x08020a5c
 8016818:	08020a84 	.word	0x08020a84

0801681c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801681c:	b580      	push	{r7, lr}
 801681e:	b082      	sub	sp, #8
 8016820:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8016822:	4b2d      	ldr	r3, [pc, #180]	@ (80168d8 <tcp_fasttmr+0xbc>)
 8016824:	781b      	ldrb	r3, [r3, #0]
 8016826:	3301      	adds	r3, #1
 8016828:	b2da      	uxtb	r2, r3
 801682a:	4b2b      	ldr	r3, [pc, #172]	@ (80168d8 <tcp_fasttmr+0xbc>)
 801682c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801682e:	4b2b      	ldr	r3, [pc, #172]	@ (80168dc <tcp_fasttmr+0xc0>)
 8016830:	681b      	ldr	r3, [r3, #0]
 8016832:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016834:	e048      	b.n	80168c8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	7f9a      	ldrb	r2, [r3, #30]
 801683a:	4b27      	ldr	r3, [pc, #156]	@ (80168d8 <tcp_fasttmr+0xbc>)
 801683c:	781b      	ldrb	r3, [r3, #0]
 801683e:	429a      	cmp	r2, r3
 8016840:	d03f      	beq.n	80168c2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8016842:	4b25      	ldr	r3, [pc, #148]	@ (80168d8 <tcp_fasttmr+0xbc>)
 8016844:	781a      	ldrb	r2, [r3, #0]
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801684a:	687b      	ldr	r3, [r7, #4]
 801684c:	8b5b      	ldrh	r3, [r3, #26]
 801684e:	f003 0301 	and.w	r3, r3, #1
 8016852:	2b00      	cmp	r3, #0
 8016854:	d010      	beq.n	8016878 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	8b5b      	ldrh	r3, [r3, #26]
 801685a:	f043 0302 	orr.w	r3, r3, #2
 801685e:	b29a      	uxth	r2, r3
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8016864:	6878      	ldr	r0, [r7, #4]
 8016866:	f003 fac9 	bl	8019dfc <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	8b5b      	ldrh	r3, [r3, #26]
 801686e:	f023 0303 	bic.w	r3, r3, #3
 8016872:	b29a      	uxth	r2, r3
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8016878:	687b      	ldr	r3, [r7, #4]
 801687a:	8b5b      	ldrh	r3, [r3, #26]
 801687c:	f003 0308 	and.w	r3, r3, #8
 8016880:	2b00      	cmp	r3, #0
 8016882:	d009      	beq.n	8016898 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	8b5b      	ldrh	r3, [r3, #26]
 8016888:	f023 0308 	bic.w	r3, r3, #8
 801688c:	b29a      	uxth	r2, r3
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8016892:	6878      	ldr	r0, [r7, #4]
 8016894:	f7ff fa76 	bl	8015d84 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	68db      	ldr	r3, [r3, #12]
 801689c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d00a      	beq.n	80168bc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80168a6:	4b0e      	ldr	r3, [pc, #56]	@ (80168e0 <tcp_fasttmr+0xc4>)
 80168a8:	2200      	movs	r2, #0
 80168aa:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80168ac:	6878      	ldr	r0, [r7, #4]
 80168ae:	f000 f819 	bl	80168e4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80168b2:	4b0b      	ldr	r3, [pc, #44]	@ (80168e0 <tcp_fasttmr+0xc4>)
 80168b4:	781b      	ldrb	r3, [r3, #0]
 80168b6:	2b00      	cmp	r3, #0
 80168b8:	d000      	beq.n	80168bc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80168ba:	e7b8      	b.n	801682e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80168bc:	683b      	ldr	r3, [r7, #0]
 80168be:	607b      	str	r3, [r7, #4]
 80168c0:	e002      	b.n	80168c8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	68db      	ldr	r3, [r3, #12]
 80168c6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	d1b3      	bne.n	8016836 <tcp_fasttmr+0x1a>
    }
  }
}
 80168ce:	bf00      	nop
 80168d0:	bf00      	nop
 80168d2:	3708      	adds	r7, #8
 80168d4:	46bd      	mov	sp, r7
 80168d6:	bd80      	pop	{r7, pc}
 80168d8:	20012b12 	.word	0x20012b12
 80168dc:	20012b08 	.word	0x20012b08
 80168e0:	20012b10 	.word	0x20012b10

080168e4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80168e4:	b590      	push	{r4, r7, lr}
 80168e6:	b085      	sub	sp, #20
 80168e8:	af00      	add	r7, sp, #0
 80168ea:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d109      	bne.n	8016906 <tcp_process_refused_data+0x22>
 80168f2:	4b37      	ldr	r3, [pc, #220]	@ (80169d0 <tcp_process_refused_data+0xec>)
 80168f4:	f240 6209 	movw	r2, #1545	@ 0x609
 80168f8:	4936      	ldr	r1, [pc, #216]	@ (80169d4 <tcp_process_refused_data+0xf0>)
 80168fa:	4837      	ldr	r0, [pc, #220]	@ (80169d8 <tcp_process_refused_data+0xf4>)
 80168fc:	f007 fd30 	bl	801e360 <iprintf>
 8016900:	f06f 030f 	mvn.w	r3, #15
 8016904:	e060      	b.n	80169c8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801690a:	7b5b      	ldrb	r3, [r3, #13]
 801690c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016912:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	2200      	movs	r2, #0
 8016918:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016920:	2b00      	cmp	r3, #0
 8016922:	d00b      	beq.n	801693c <tcp_process_refused_data+0x58>
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	6918      	ldr	r0, [r3, #16]
 801692e:	2300      	movs	r3, #0
 8016930:	68ba      	ldr	r2, [r7, #8]
 8016932:	6879      	ldr	r1, [r7, #4]
 8016934:	47a0      	blx	r4
 8016936:	4603      	mov	r3, r0
 8016938:	73fb      	strb	r3, [r7, #15]
 801693a:	e007      	b.n	801694c <tcp_process_refused_data+0x68>
 801693c:	2300      	movs	r3, #0
 801693e:	68ba      	ldr	r2, [r7, #8]
 8016940:	6879      	ldr	r1, [r7, #4]
 8016942:	2000      	movs	r0, #0
 8016944:	f000 f8a4 	bl	8016a90 <tcp_recv_null>
 8016948:	4603      	mov	r3, r0
 801694a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801694c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016950:	2b00      	cmp	r3, #0
 8016952:	d12a      	bne.n	80169aa <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8016954:	7bbb      	ldrb	r3, [r7, #14]
 8016956:	f003 0320 	and.w	r3, r3, #32
 801695a:	2b00      	cmp	r3, #0
 801695c:	d033      	beq.n	80169c6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016962:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8016966:	d005      	beq.n	8016974 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801696c:	3301      	adds	r3, #1
 801696e:	b29a      	uxth	r2, r3
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801697a:	2b00      	cmp	r3, #0
 801697c:	d00b      	beq.n	8016996 <tcp_process_refused_data+0xb2>
 801697e:	687b      	ldr	r3, [r7, #4]
 8016980:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	6918      	ldr	r0, [r3, #16]
 8016988:	2300      	movs	r3, #0
 801698a:	2200      	movs	r2, #0
 801698c:	6879      	ldr	r1, [r7, #4]
 801698e:	47a0      	blx	r4
 8016990:	4603      	mov	r3, r0
 8016992:	73fb      	strb	r3, [r7, #15]
 8016994:	e001      	b.n	801699a <tcp_process_refused_data+0xb6>
 8016996:	2300      	movs	r3, #0
 8016998:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801699a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801699e:	f113 0f0d 	cmn.w	r3, #13
 80169a2:	d110      	bne.n	80169c6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80169a4:	f06f 030c 	mvn.w	r3, #12
 80169a8:	e00e      	b.n	80169c8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80169aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169ae:	f113 0f0d 	cmn.w	r3, #13
 80169b2:	d102      	bne.n	80169ba <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80169b4:	f06f 030c 	mvn.w	r3, #12
 80169b8:	e006      	b.n	80169c8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	68ba      	ldr	r2, [r7, #8]
 80169be:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80169c0:	f06f 0304 	mvn.w	r3, #4
 80169c4:	e000      	b.n	80169c8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80169c6:	2300      	movs	r3, #0
}
 80169c8:	4618      	mov	r0, r3
 80169ca:	3714      	adds	r7, #20
 80169cc:	46bd      	mov	sp, r7
 80169ce:	bd90      	pop	{r4, r7, pc}
 80169d0:	0802059c 	.word	0x0802059c
 80169d4:	08020aac 	.word	0x08020aac
 80169d8:	080205e0 	.word	0x080205e0

080169dc <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80169dc:	b580      	push	{r7, lr}
 80169de:	b084      	sub	sp, #16
 80169e0:	af00      	add	r7, sp, #0
 80169e2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80169e4:	e007      	b.n	80169f6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	681b      	ldr	r3, [r3, #0]
 80169ea:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80169ec:	6878      	ldr	r0, [r7, #4]
 80169ee:	f000 f80a 	bl	8016a06 <tcp_seg_free>
    seg = next;
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80169f6:	687b      	ldr	r3, [r7, #4]
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d1f4      	bne.n	80169e6 <tcp_segs_free+0xa>
  }
}
 80169fc:	bf00      	nop
 80169fe:	bf00      	nop
 8016a00:	3710      	adds	r7, #16
 8016a02:	46bd      	mov	sp, r7
 8016a04:	bd80      	pop	{r7, pc}

08016a06 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8016a06:	b580      	push	{r7, lr}
 8016a08:	b082      	sub	sp, #8
 8016a0a:	af00      	add	r7, sp, #0
 8016a0c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8016a0e:	687b      	ldr	r3, [r7, #4]
 8016a10:	2b00      	cmp	r3, #0
 8016a12:	d00c      	beq.n	8016a2e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	685b      	ldr	r3, [r3, #4]
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d004      	beq.n	8016a26 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8016a1c:	687b      	ldr	r3, [r7, #4]
 8016a1e:	685b      	ldr	r3, [r3, #4]
 8016a20:	4618      	mov	r0, r3
 8016a22:	f7fe fccd 	bl	80153c0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8016a26:	6879      	ldr	r1, [r7, #4]
 8016a28:	2003      	movs	r0, #3
 8016a2a:	f7fd fe25 	bl	8014678 <memp_free>
  }
}
 8016a2e:	bf00      	nop
 8016a30:	3708      	adds	r7, #8
 8016a32:	46bd      	mov	sp, r7
 8016a34:	bd80      	pop	{r7, pc}
	...

08016a38 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8016a38:	b580      	push	{r7, lr}
 8016a3a:	b084      	sub	sp, #16
 8016a3c:	af00      	add	r7, sp, #0
 8016a3e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d106      	bne.n	8016a54 <tcp_seg_copy+0x1c>
 8016a46:	4b0f      	ldr	r3, [pc, #60]	@ (8016a84 <tcp_seg_copy+0x4c>)
 8016a48:	f240 6282 	movw	r2, #1666	@ 0x682
 8016a4c:	490e      	ldr	r1, [pc, #56]	@ (8016a88 <tcp_seg_copy+0x50>)
 8016a4e:	480f      	ldr	r0, [pc, #60]	@ (8016a8c <tcp_seg_copy+0x54>)
 8016a50:	f007 fc86 	bl	801e360 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8016a54:	2003      	movs	r0, #3
 8016a56:	f7fd fd99 	bl	801458c <memp_malloc>
 8016a5a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	d101      	bne.n	8016a66 <tcp_seg_copy+0x2e>
    return NULL;
 8016a62:	2300      	movs	r3, #0
 8016a64:	e00a      	b.n	8016a7c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8016a66:	2210      	movs	r2, #16
 8016a68:	6879      	ldr	r1, [r7, #4]
 8016a6a:	68f8      	ldr	r0, [r7, #12]
 8016a6c:	f007 ffa3 	bl	801e9b6 <memcpy>
  pbuf_ref(cseg->p);
 8016a70:	68fb      	ldr	r3, [r7, #12]
 8016a72:	685b      	ldr	r3, [r3, #4]
 8016a74:	4618      	mov	r0, r3
 8016a76:	f7fe fd49 	bl	801550c <pbuf_ref>
  return cseg;
 8016a7a:	68fb      	ldr	r3, [r7, #12]
}
 8016a7c:	4618      	mov	r0, r3
 8016a7e:	3710      	adds	r7, #16
 8016a80:	46bd      	mov	sp, r7
 8016a82:	bd80      	pop	{r7, pc}
 8016a84:	0802059c 	.word	0x0802059c
 8016a88:	08020af0 	.word	0x08020af0
 8016a8c:	080205e0 	.word	0x080205e0

08016a90 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b084      	sub	sp, #16
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	60f8      	str	r0, [r7, #12]
 8016a98:	60b9      	str	r1, [r7, #8]
 8016a9a:	607a      	str	r2, [r7, #4]
 8016a9c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8016a9e:	68bb      	ldr	r3, [r7, #8]
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d109      	bne.n	8016ab8 <tcp_recv_null+0x28>
 8016aa4:	4b12      	ldr	r3, [pc, #72]	@ (8016af0 <tcp_recv_null+0x60>)
 8016aa6:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8016aaa:	4912      	ldr	r1, [pc, #72]	@ (8016af4 <tcp_recv_null+0x64>)
 8016aac:	4812      	ldr	r0, [pc, #72]	@ (8016af8 <tcp_recv_null+0x68>)
 8016aae:	f007 fc57 	bl	801e360 <iprintf>
 8016ab2:	f06f 030f 	mvn.w	r3, #15
 8016ab6:	e016      	b.n	8016ae6 <tcp_recv_null+0x56>

  if (p != NULL) {
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	2b00      	cmp	r3, #0
 8016abc:	d009      	beq.n	8016ad2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	891b      	ldrh	r3, [r3, #8]
 8016ac2:	4619      	mov	r1, r3
 8016ac4:	68b8      	ldr	r0, [r7, #8]
 8016ac6:	f7ff fb17 	bl	80160f8 <tcp_recved>
    pbuf_free(p);
 8016aca:	6878      	ldr	r0, [r7, #4]
 8016acc:	f7fe fc78 	bl	80153c0 <pbuf_free>
 8016ad0:	e008      	b.n	8016ae4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8016ad2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d104      	bne.n	8016ae4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8016ada:	68b8      	ldr	r0, [r7, #8]
 8016adc:	f7ff f9bc 	bl	8015e58 <tcp_close>
 8016ae0:	4603      	mov	r3, r0
 8016ae2:	e000      	b.n	8016ae6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8016ae4:	2300      	movs	r3, #0
}
 8016ae6:	4618      	mov	r0, r3
 8016ae8:	3710      	adds	r7, #16
 8016aea:	46bd      	mov	sp, r7
 8016aec:	bd80      	pop	{r7, pc}
 8016aee:	bf00      	nop
 8016af0:	0802059c 	.word	0x0802059c
 8016af4:	08020b0c 	.word	0x08020b0c
 8016af8:	080205e0 	.word	0x080205e0

08016afc <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8016afc:	b580      	push	{r7, lr}
 8016afe:	b086      	sub	sp, #24
 8016b00:	af00      	add	r7, sp, #0
 8016b02:	4603      	mov	r3, r0
 8016b04:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8016b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016b0a:	2b00      	cmp	r3, #0
 8016b0c:	db01      	blt.n	8016b12 <tcp_kill_prio+0x16>
 8016b0e:	79fb      	ldrb	r3, [r7, #7]
 8016b10:	e000      	b.n	8016b14 <tcp_kill_prio+0x18>
 8016b12:	237f      	movs	r3, #127	@ 0x7f
 8016b14:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8016b16:	7afb      	ldrb	r3, [r7, #11]
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d034      	beq.n	8016b86 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8016b1c:	7afb      	ldrb	r3, [r7, #11]
 8016b1e:	3b01      	subs	r3, #1
 8016b20:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8016b22:	2300      	movs	r3, #0
 8016b24:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8016b26:	2300      	movs	r3, #0
 8016b28:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016b2a:	4b19      	ldr	r3, [pc, #100]	@ (8016b90 <tcp_kill_prio+0x94>)
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	617b      	str	r3, [r7, #20]
 8016b30:	e01f      	b.n	8016b72 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8016b32:	697b      	ldr	r3, [r7, #20]
 8016b34:	7d5b      	ldrb	r3, [r3, #21]
 8016b36:	7afa      	ldrb	r2, [r7, #11]
 8016b38:	429a      	cmp	r2, r3
 8016b3a:	d80c      	bhi.n	8016b56 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8016b3c:	697b      	ldr	r3, [r7, #20]
 8016b3e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8016b40:	7afa      	ldrb	r2, [r7, #11]
 8016b42:	429a      	cmp	r2, r3
 8016b44:	d112      	bne.n	8016b6c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8016b46:	4b13      	ldr	r3, [pc, #76]	@ (8016b94 <tcp_kill_prio+0x98>)
 8016b48:	681a      	ldr	r2, [r3, #0]
 8016b4a:	697b      	ldr	r3, [r7, #20]
 8016b4c:	6a1b      	ldr	r3, [r3, #32]
 8016b4e:	1ad3      	subs	r3, r2, r3
 8016b50:	68fa      	ldr	r2, [r7, #12]
 8016b52:	429a      	cmp	r2, r3
 8016b54:	d80a      	bhi.n	8016b6c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8016b56:	4b0f      	ldr	r3, [pc, #60]	@ (8016b94 <tcp_kill_prio+0x98>)
 8016b58:	681a      	ldr	r2, [r3, #0]
 8016b5a:	697b      	ldr	r3, [r7, #20]
 8016b5c:	6a1b      	ldr	r3, [r3, #32]
 8016b5e:	1ad3      	subs	r3, r2, r3
 8016b60:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8016b62:	697b      	ldr	r3, [r7, #20]
 8016b64:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8016b66:	697b      	ldr	r3, [r7, #20]
 8016b68:	7d5b      	ldrb	r3, [r3, #21]
 8016b6a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016b6c:	697b      	ldr	r3, [r7, #20]
 8016b6e:	68db      	ldr	r3, [r3, #12]
 8016b70:	617b      	str	r3, [r7, #20]
 8016b72:	697b      	ldr	r3, [r7, #20]
 8016b74:	2b00      	cmp	r3, #0
 8016b76:	d1dc      	bne.n	8016b32 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8016b78:	693b      	ldr	r3, [r7, #16]
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d004      	beq.n	8016b88 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8016b7e:	6938      	ldr	r0, [r7, #16]
 8016b80:	f7ff fa54 	bl	801602c <tcp_abort>
 8016b84:	e000      	b.n	8016b88 <tcp_kill_prio+0x8c>
    return;
 8016b86:	bf00      	nop
  }
}
 8016b88:	3718      	adds	r7, #24
 8016b8a:	46bd      	mov	sp, r7
 8016b8c:	bd80      	pop	{r7, pc}
 8016b8e:	bf00      	nop
 8016b90:	20012b08 	.word	0x20012b08
 8016b94:	20012afc 	.word	0x20012afc

08016b98 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8016b98:	b580      	push	{r7, lr}
 8016b9a:	b086      	sub	sp, #24
 8016b9c:	af00      	add	r7, sp, #0
 8016b9e:	4603      	mov	r3, r0
 8016ba0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8016ba2:	79fb      	ldrb	r3, [r7, #7]
 8016ba4:	2b08      	cmp	r3, #8
 8016ba6:	d009      	beq.n	8016bbc <tcp_kill_state+0x24>
 8016ba8:	79fb      	ldrb	r3, [r7, #7]
 8016baa:	2b09      	cmp	r3, #9
 8016bac:	d006      	beq.n	8016bbc <tcp_kill_state+0x24>
 8016bae:	4b1a      	ldr	r3, [pc, #104]	@ (8016c18 <tcp_kill_state+0x80>)
 8016bb0:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8016bb4:	4919      	ldr	r1, [pc, #100]	@ (8016c1c <tcp_kill_state+0x84>)
 8016bb6:	481a      	ldr	r0, [pc, #104]	@ (8016c20 <tcp_kill_state+0x88>)
 8016bb8:	f007 fbd2 	bl	801e360 <iprintf>

  inactivity = 0;
 8016bbc:	2300      	movs	r3, #0
 8016bbe:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8016bc0:	2300      	movs	r3, #0
 8016bc2:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016bc4:	4b17      	ldr	r3, [pc, #92]	@ (8016c24 <tcp_kill_state+0x8c>)
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	617b      	str	r3, [r7, #20]
 8016bca:	e017      	b.n	8016bfc <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8016bcc:	697b      	ldr	r3, [r7, #20]
 8016bce:	7d1b      	ldrb	r3, [r3, #20]
 8016bd0:	79fa      	ldrb	r2, [r7, #7]
 8016bd2:	429a      	cmp	r2, r3
 8016bd4:	d10f      	bne.n	8016bf6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016bd6:	4b14      	ldr	r3, [pc, #80]	@ (8016c28 <tcp_kill_state+0x90>)
 8016bd8:	681a      	ldr	r2, [r3, #0]
 8016bda:	697b      	ldr	r3, [r7, #20]
 8016bdc:	6a1b      	ldr	r3, [r3, #32]
 8016bde:	1ad3      	subs	r3, r2, r3
 8016be0:	68fa      	ldr	r2, [r7, #12]
 8016be2:	429a      	cmp	r2, r3
 8016be4:	d807      	bhi.n	8016bf6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8016be6:	4b10      	ldr	r3, [pc, #64]	@ (8016c28 <tcp_kill_state+0x90>)
 8016be8:	681a      	ldr	r2, [r3, #0]
 8016bea:	697b      	ldr	r3, [r7, #20]
 8016bec:	6a1b      	ldr	r3, [r3, #32]
 8016bee:	1ad3      	subs	r3, r2, r3
 8016bf0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8016bf2:	697b      	ldr	r3, [r7, #20]
 8016bf4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016bf6:	697b      	ldr	r3, [r7, #20]
 8016bf8:	68db      	ldr	r3, [r3, #12]
 8016bfa:	617b      	str	r3, [r7, #20]
 8016bfc:	697b      	ldr	r3, [r7, #20]
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d1e4      	bne.n	8016bcc <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8016c02:	693b      	ldr	r3, [r7, #16]
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d003      	beq.n	8016c10 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8016c08:	2100      	movs	r1, #0
 8016c0a:	6938      	ldr	r0, [r7, #16]
 8016c0c:	f7ff f950 	bl	8015eb0 <tcp_abandon>
  }
}
 8016c10:	bf00      	nop
 8016c12:	3718      	adds	r7, #24
 8016c14:	46bd      	mov	sp, r7
 8016c16:	bd80      	pop	{r7, pc}
 8016c18:	0802059c 	.word	0x0802059c
 8016c1c:	08020b28 	.word	0x08020b28
 8016c20:	080205e0 	.word	0x080205e0
 8016c24:	20012b08 	.word	0x20012b08
 8016c28:	20012afc 	.word	0x20012afc

08016c2c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8016c2c:	b580      	push	{r7, lr}
 8016c2e:	b084      	sub	sp, #16
 8016c30:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8016c32:	2300      	movs	r3, #0
 8016c34:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8016c36:	2300      	movs	r3, #0
 8016c38:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016c3a:	4b12      	ldr	r3, [pc, #72]	@ (8016c84 <tcp_kill_timewait+0x58>)
 8016c3c:	681b      	ldr	r3, [r3, #0]
 8016c3e:	60fb      	str	r3, [r7, #12]
 8016c40:	e012      	b.n	8016c68 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016c42:	4b11      	ldr	r3, [pc, #68]	@ (8016c88 <tcp_kill_timewait+0x5c>)
 8016c44:	681a      	ldr	r2, [r3, #0]
 8016c46:	68fb      	ldr	r3, [r7, #12]
 8016c48:	6a1b      	ldr	r3, [r3, #32]
 8016c4a:	1ad3      	subs	r3, r2, r3
 8016c4c:	687a      	ldr	r2, [r7, #4]
 8016c4e:	429a      	cmp	r2, r3
 8016c50:	d807      	bhi.n	8016c62 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8016c52:	4b0d      	ldr	r3, [pc, #52]	@ (8016c88 <tcp_kill_timewait+0x5c>)
 8016c54:	681a      	ldr	r2, [r3, #0]
 8016c56:	68fb      	ldr	r3, [r7, #12]
 8016c58:	6a1b      	ldr	r3, [r3, #32]
 8016c5a:	1ad3      	subs	r3, r2, r3
 8016c5c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8016c5e:	68fb      	ldr	r3, [r7, #12]
 8016c60:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016c62:	68fb      	ldr	r3, [r7, #12]
 8016c64:	68db      	ldr	r3, [r3, #12]
 8016c66:	60fb      	str	r3, [r7, #12]
 8016c68:	68fb      	ldr	r3, [r7, #12]
 8016c6a:	2b00      	cmp	r3, #0
 8016c6c:	d1e9      	bne.n	8016c42 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8016c6e:	68bb      	ldr	r3, [r7, #8]
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d002      	beq.n	8016c7a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8016c74:	68b8      	ldr	r0, [r7, #8]
 8016c76:	f7ff f9d9 	bl	801602c <tcp_abort>
  }
}
 8016c7a:	bf00      	nop
 8016c7c:	3710      	adds	r7, #16
 8016c7e:	46bd      	mov	sp, r7
 8016c80:	bd80      	pop	{r7, pc}
 8016c82:	bf00      	nop
 8016c84:	20012b0c 	.word	0x20012b0c
 8016c88:	20012afc 	.word	0x20012afc

08016c8c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8016c8c:	b580      	push	{r7, lr}
 8016c8e:	b082      	sub	sp, #8
 8016c90:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8016c92:	4b10      	ldr	r3, [pc, #64]	@ (8016cd4 <tcp_handle_closepend+0x48>)
 8016c94:	681b      	ldr	r3, [r3, #0]
 8016c96:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016c98:	e014      	b.n	8016cc4 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	68db      	ldr	r3, [r3, #12]
 8016c9e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	8b5b      	ldrh	r3, [r3, #26]
 8016ca4:	f003 0308 	and.w	r3, r3, #8
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d009      	beq.n	8016cc0 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	8b5b      	ldrh	r3, [r3, #26]
 8016cb0:	f023 0308 	bic.w	r3, r3, #8
 8016cb4:	b29a      	uxth	r2, r3
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8016cba:	6878      	ldr	r0, [r7, #4]
 8016cbc:	f7ff f862 	bl	8015d84 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8016cc0:	683b      	ldr	r3, [r7, #0]
 8016cc2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d1e7      	bne.n	8016c9a <tcp_handle_closepend+0xe>
  }
}
 8016cca:	bf00      	nop
 8016ccc:	bf00      	nop
 8016cce:	3708      	adds	r7, #8
 8016cd0:	46bd      	mov	sp, r7
 8016cd2:	bd80      	pop	{r7, pc}
 8016cd4:	20012b08 	.word	0x20012b08

08016cd8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8016cd8:	b580      	push	{r7, lr}
 8016cda:	b084      	sub	sp, #16
 8016cdc:	af00      	add	r7, sp, #0
 8016cde:	4603      	mov	r3, r0
 8016ce0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016ce2:	2001      	movs	r0, #1
 8016ce4:	f7fd fc52 	bl	801458c <memp_malloc>
 8016ce8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8016cea:	68fb      	ldr	r3, [r7, #12]
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d126      	bne.n	8016d3e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8016cf0:	f7ff ffcc 	bl	8016c8c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8016cf4:	f7ff ff9a 	bl	8016c2c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016cf8:	2001      	movs	r0, #1
 8016cfa:	f7fd fc47 	bl	801458c <memp_malloc>
 8016cfe:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8016d00:	68fb      	ldr	r3, [r7, #12]
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d11b      	bne.n	8016d3e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8016d06:	2009      	movs	r0, #9
 8016d08:	f7ff ff46 	bl	8016b98 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016d0c:	2001      	movs	r0, #1
 8016d0e:	f7fd fc3d 	bl	801458c <memp_malloc>
 8016d12:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8016d14:	68fb      	ldr	r3, [r7, #12]
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	d111      	bne.n	8016d3e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8016d1a:	2008      	movs	r0, #8
 8016d1c:	f7ff ff3c 	bl	8016b98 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016d20:	2001      	movs	r0, #1
 8016d22:	f7fd fc33 	bl	801458c <memp_malloc>
 8016d26:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8016d28:	68fb      	ldr	r3, [r7, #12]
 8016d2a:	2b00      	cmp	r3, #0
 8016d2c:	d107      	bne.n	8016d3e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8016d2e:	79fb      	ldrb	r3, [r7, #7]
 8016d30:	4618      	mov	r0, r3
 8016d32:	f7ff fee3 	bl	8016afc <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016d36:	2001      	movs	r0, #1
 8016d38:	f7fd fc28 	bl	801458c <memp_malloc>
 8016d3c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8016d3e:	68fb      	ldr	r3, [r7, #12]
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d03f      	beq.n	8016dc4 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8016d44:	229c      	movs	r2, #156	@ 0x9c
 8016d46:	2100      	movs	r1, #0
 8016d48:	68f8      	ldr	r0, [r7, #12]
 8016d4a:	f007 fc9d 	bl	801e688 <memset>
    pcb->prio = prio;
 8016d4e:	68fb      	ldr	r3, [r7, #12]
 8016d50:	79fa      	ldrb	r2, [r7, #7]
 8016d52:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8016d5a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016d5e:	68fb      	ldr	r3, [r7, #12]
 8016d60:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8016d64:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8016d66:	68fb      	ldr	r3, [r7, #12]
 8016d68:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016d6a:	68fb      	ldr	r3, [r7, #12]
 8016d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8016d6e:	68fb      	ldr	r3, [r7, #12]
 8016d70:	22ff      	movs	r2, #255	@ 0xff
 8016d72:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8016d74:	68fb      	ldr	r3, [r7, #12]
 8016d76:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8016d7a:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8016d7c:	68fb      	ldr	r3, [r7, #12]
 8016d7e:	2206      	movs	r2, #6
 8016d80:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8016d84:	68fb      	ldr	r3, [r7, #12]
 8016d86:	2206      	movs	r2, #6
 8016d88:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8016d8a:	68fb      	ldr	r3, [r7, #12]
 8016d8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016d90:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8016d92:	68fb      	ldr	r3, [r7, #12]
 8016d94:	2201      	movs	r2, #1
 8016d96:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8016d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8016dd0 <tcp_alloc+0xf8>)
 8016d9c:	681a      	ldr	r2, [r3, #0]
 8016d9e:	68fb      	ldr	r3, [r7, #12]
 8016da0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8016da2:	4b0c      	ldr	r3, [pc, #48]	@ (8016dd4 <tcp_alloc+0xfc>)
 8016da4:	781a      	ldrb	r2, [r3, #0]
 8016da6:	68fb      	ldr	r3, [r7, #12]
 8016da8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8016daa:	68fb      	ldr	r3, [r7, #12]
 8016dac:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8016db0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8016db4:	68fb      	ldr	r3, [r7, #12]
 8016db6:	4a08      	ldr	r2, [pc, #32]	@ (8016dd8 <tcp_alloc+0x100>)
 8016db8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8016dbc:	68fb      	ldr	r3, [r7, #12]
 8016dbe:	4a07      	ldr	r2, [pc, #28]	@ (8016ddc <tcp_alloc+0x104>)
 8016dc0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8016dc4:	68fb      	ldr	r3, [r7, #12]
}
 8016dc6:	4618      	mov	r0, r3
 8016dc8:	3710      	adds	r7, #16
 8016dca:	46bd      	mov	sp, r7
 8016dcc:	bd80      	pop	{r7, pc}
 8016dce:	bf00      	nop
 8016dd0:	20012afc 	.word	0x20012afc
 8016dd4:	20012b12 	.word	0x20012b12
 8016dd8:	08016a91 	.word	0x08016a91
 8016ddc:	006ddd00 	.word	0x006ddd00

08016de0 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8016de0:	b580      	push	{r7, lr}
 8016de2:	b082      	sub	sp, #8
 8016de4:	af00      	add	r7, sp, #0
 8016de6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8016de8:	687b      	ldr	r3, [r7, #4]
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d107      	bne.n	8016dfe <tcp_pcb_purge+0x1e>
 8016dee:	4b21      	ldr	r3, [pc, #132]	@ (8016e74 <tcp_pcb_purge+0x94>)
 8016df0:	f640 0251 	movw	r2, #2129	@ 0x851
 8016df4:	4920      	ldr	r1, [pc, #128]	@ (8016e78 <tcp_pcb_purge+0x98>)
 8016df6:	4821      	ldr	r0, [pc, #132]	@ (8016e7c <tcp_pcb_purge+0x9c>)
 8016df8:	f007 fab2 	bl	801e360 <iprintf>
 8016dfc:	e037      	b.n	8016e6e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	7d1b      	ldrb	r3, [r3, #20]
 8016e02:	2b00      	cmp	r3, #0
 8016e04:	d033      	beq.n	8016e6e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016e0a:	2b0a      	cmp	r3, #10
 8016e0c:	d02f      	beq.n	8016e6e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8016e12:	2b01      	cmp	r3, #1
 8016e14:	d02b      	beq.n	8016e6e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	d007      	beq.n	8016e2e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016e22:	4618      	mov	r0, r3
 8016e24:	f7fe facc 	bl	80153c0 <pbuf_free>
      pcb->refused_data = NULL;
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	2200      	movs	r2, #0
 8016e2c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016e2e:	687b      	ldr	r3, [r7, #4]
 8016e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d002      	beq.n	8016e3c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8016e36:	6878      	ldr	r0, [r7, #4]
 8016e38:	f000 f986 	bl	8017148 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016e42:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016e48:	4618      	mov	r0, r3
 8016e4a:	f7ff fdc7 	bl	80169dc <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8016e4e:	687b      	ldr	r3, [r7, #4]
 8016e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016e52:	4618      	mov	r0, r3
 8016e54:	f7ff fdc2 	bl	80169dc <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	2200      	movs	r2, #0
 8016e5c:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	2200      	movs	r2, #0
 8016e6a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8016e6e:	3708      	adds	r7, #8
 8016e70:	46bd      	mov	sp, r7
 8016e72:	bd80      	pop	{r7, pc}
 8016e74:	0802059c 	.word	0x0802059c
 8016e78:	08020be8 	.word	0x08020be8
 8016e7c:	080205e0 	.word	0x080205e0

08016e80 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8016e80:	b580      	push	{r7, lr}
 8016e82:	b084      	sub	sp, #16
 8016e84:	af00      	add	r7, sp, #0
 8016e86:	6078      	str	r0, [r7, #4]
 8016e88:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016e8a:	683b      	ldr	r3, [r7, #0]
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	d106      	bne.n	8016e9e <tcp_pcb_remove+0x1e>
 8016e90:	4b3e      	ldr	r3, [pc, #248]	@ (8016f8c <tcp_pcb_remove+0x10c>)
 8016e92:	f640 0283 	movw	r2, #2179	@ 0x883
 8016e96:	493e      	ldr	r1, [pc, #248]	@ (8016f90 <tcp_pcb_remove+0x110>)
 8016e98:	483e      	ldr	r0, [pc, #248]	@ (8016f94 <tcp_pcb_remove+0x114>)
 8016e9a:	f007 fa61 	bl	801e360 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d106      	bne.n	8016eb2 <tcp_pcb_remove+0x32>
 8016ea4:	4b39      	ldr	r3, [pc, #228]	@ (8016f8c <tcp_pcb_remove+0x10c>)
 8016ea6:	f640 0284 	movw	r2, #2180	@ 0x884
 8016eaa:	493b      	ldr	r1, [pc, #236]	@ (8016f98 <tcp_pcb_remove+0x118>)
 8016eac:	4839      	ldr	r0, [pc, #228]	@ (8016f94 <tcp_pcb_remove+0x114>)
 8016eae:	f007 fa57 	bl	801e360 <iprintf>

  TCP_RMV(pcblist, pcb);
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	681b      	ldr	r3, [r3, #0]
 8016eb6:	683a      	ldr	r2, [r7, #0]
 8016eb8:	429a      	cmp	r2, r3
 8016eba:	d105      	bne.n	8016ec8 <tcp_pcb_remove+0x48>
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	681b      	ldr	r3, [r3, #0]
 8016ec0:	68da      	ldr	r2, [r3, #12]
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	601a      	str	r2, [r3, #0]
 8016ec6:	e013      	b.n	8016ef0 <tcp_pcb_remove+0x70>
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	60fb      	str	r3, [r7, #12]
 8016ece:	e00c      	b.n	8016eea <tcp_pcb_remove+0x6a>
 8016ed0:	68fb      	ldr	r3, [r7, #12]
 8016ed2:	68db      	ldr	r3, [r3, #12]
 8016ed4:	683a      	ldr	r2, [r7, #0]
 8016ed6:	429a      	cmp	r2, r3
 8016ed8:	d104      	bne.n	8016ee4 <tcp_pcb_remove+0x64>
 8016eda:	683b      	ldr	r3, [r7, #0]
 8016edc:	68da      	ldr	r2, [r3, #12]
 8016ede:	68fb      	ldr	r3, [r7, #12]
 8016ee0:	60da      	str	r2, [r3, #12]
 8016ee2:	e005      	b.n	8016ef0 <tcp_pcb_remove+0x70>
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	68db      	ldr	r3, [r3, #12]
 8016ee8:	60fb      	str	r3, [r7, #12]
 8016eea:	68fb      	ldr	r3, [r7, #12]
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	d1ef      	bne.n	8016ed0 <tcp_pcb_remove+0x50>
 8016ef0:	683b      	ldr	r3, [r7, #0]
 8016ef2:	2200      	movs	r2, #0
 8016ef4:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8016ef6:	6838      	ldr	r0, [r7, #0]
 8016ef8:	f7ff ff72 	bl	8016de0 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016efc:	683b      	ldr	r3, [r7, #0]
 8016efe:	7d1b      	ldrb	r3, [r3, #20]
 8016f00:	2b0a      	cmp	r3, #10
 8016f02:	d013      	beq.n	8016f2c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8016f04:	683b      	ldr	r3, [r7, #0]
 8016f06:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016f08:	2b01      	cmp	r3, #1
 8016f0a:	d00f      	beq.n	8016f2c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016f0c:	683b      	ldr	r3, [r7, #0]
 8016f0e:	8b5b      	ldrh	r3, [r3, #26]
 8016f10:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d009      	beq.n	8016f2c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016f18:	683b      	ldr	r3, [r7, #0]
 8016f1a:	8b5b      	ldrh	r3, [r3, #26]
 8016f1c:	f043 0302 	orr.w	r3, r3, #2
 8016f20:	b29a      	uxth	r2, r3
 8016f22:	683b      	ldr	r3, [r7, #0]
 8016f24:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016f26:	6838      	ldr	r0, [r7, #0]
 8016f28:	f002 ff68 	bl	8019dfc <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8016f2c:	683b      	ldr	r3, [r7, #0]
 8016f2e:	7d1b      	ldrb	r3, [r3, #20]
 8016f30:	2b01      	cmp	r3, #1
 8016f32:	d020      	beq.n	8016f76 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8016f34:	683b      	ldr	r3, [r7, #0]
 8016f36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016f38:	2b00      	cmp	r3, #0
 8016f3a:	d006      	beq.n	8016f4a <tcp_pcb_remove+0xca>
 8016f3c:	4b13      	ldr	r3, [pc, #76]	@ (8016f8c <tcp_pcb_remove+0x10c>)
 8016f3e:	f640 0293 	movw	r2, #2195	@ 0x893
 8016f42:	4916      	ldr	r1, [pc, #88]	@ (8016f9c <tcp_pcb_remove+0x11c>)
 8016f44:	4813      	ldr	r0, [pc, #76]	@ (8016f94 <tcp_pcb_remove+0x114>)
 8016f46:	f007 fa0b 	bl	801e360 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016f4a:	683b      	ldr	r3, [r7, #0]
 8016f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	d006      	beq.n	8016f60 <tcp_pcb_remove+0xe0>
 8016f52:	4b0e      	ldr	r3, [pc, #56]	@ (8016f8c <tcp_pcb_remove+0x10c>)
 8016f54:	f640 0294 	movw	r2, #2196	@ 0x894
 8016f58:	4911      	ldr	r1, [pc, #68]	@ (8016fa0 <tcp_pcb_remove+0x120>)
 8016f5a:	480e      	ldr	r0, [pc, #56]	@ (8016f94 <tcp_pcb_remove+0x114>)
 8016f5c:	f007 fa00 	bl	801e360 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016f60:	683b      	ldr	r3, [r7, #0]
 8016f62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d006      	beq.n	8016f76 <tcp_pcb_remove+0xf6>
 8016f68:	4b08      	ldr	r3, [pc, #32]	@ (8016f8c <tcp_pcb_remove+0x10c>)
 8016f6a:	f640 0296 	movw	r2, #2198	@ 0x896
 8016f6e:	490d      	ldr	r1, [pc, #52]	@ (8016fa4 <tcp_pcb_remove+0x124>)
 8016f70:	4808      	ldr	r0, [pc, #32]	@ (8016f94 <tcp_pcb_remove+0x114>)
 8016f72:	f007 f9f5 	bl	801e360 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8016f76:	683b      	ldr	r3, [r7, #0]
 8016f78:	2200      	movs	r2, #0
 8016f7a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8016f7c:	683b      	ldr	r3, [r7, #0]
 8016f7e:	2200      	movs	r2, #0
 8016f80:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8016f82:	bf00      	nop
 8016f84:	3710      	adds	r7, #16
 8016f86:	46bd      	mov	sp, r7
 8016f88:	bd80      	pop	{r7, pc}
 8016f8a:	bf00      	nop
 8016f8c:	0802059c 	.word	0x0802059c
 8016f90:	08020c04 	.word	0x08020c04
 8016f94:	080205e0 	.word	0x080205e0
 8016f98:	08020c20 	.word	0x08020c20
 8016f9c:	08020c40 	.word	0x08020c40
 8016fa0:	08020c58 	.word	0x08020c58
 8016fa4:	08020c74 	.word	0x08020c74

08016fa8 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8016fa8:	b580      	push	{r7, lr}
 8016faa:	b082      	sub	sp, #8
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	d106      	bne.n	8016fc4 <tcp_next_iss+0x1c>
 8016fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8016fe0 <tcp_next_iss+0x38>)
 8016fb8:	f640 02af 	movw	r2, #2223	@ 0x8af
 8016fbc:	4909      	ldr	r1, [pc, #36]	@ (8016fe4 <tcp_next_iss+0x3c>)
 8016fbe:	480a      	ldr	r0, [pc, #40]	@ (8016fe8 <tcp_next_iss+0x40>)
 8016fc0:	f007 f9ce 	bl	801e360 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8016fc4:	4b09      	ldr	r3, [pc, #36]	@ (8016fec <tcp_next_iss+0x44>)
 8016fc6:	681a      	ldr	r2, [r3, #0]
 8016fc8:	4b09      	ldr	r3, [pc, #36]	@ (8016ff0 <tcp_next_iss+0x48>)
 8016fca:	681b      	ldr	r3, [r3, #0]
 8016fcc:	4413      	add	r3, r2
 8016fce:	4a07      	ldr	r2, [pc, #28]	@ (8016fec <tcp_next_iss+0x44>)
 8016fd0:	6013      	str	r3, [r2, #0]
  return iss;
 8016fd2:	4b06      	ldr	r3, [pc, #24]	@ (8016fec <tcp_next_iss+0x44>)
 8016fd4:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8016fd6:	4618      	mov	r0, r3
 8016fd8:	3708      	adds	r7, #8
 8016fda:	46bd      	mov	sp, r7
 8016fdc:	bd80      	pop	{r7, pc}
 8016fde:	bf00      	nop
 8016fe0:	0802059c 	.word	0x0802059c
 8016fe4:	08020c8c 	.word	0x08020c8c
 8016fe8:	080205e0 	.word	0x080205e0
 8016fec:	20000030 	.word	0x20000030
 8016ff0:	20012afc 	.word	0x20012afc

08016ff4 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8016ff4:	b580      	push	{r7, lr}
 8016ff6:	b086      	sub	sp, #24
 8016ff8:	af00      	add	r7, sp, #0
 8016ffa:	4603      	mov	r3, r0
 8016ffc:	60b9      	str	r1, [r7, #8]
 8016ffe:	607a      	str	r2, [r7, #4]
 8017000:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	2b00      	cmp	r3, #0
 8017006:	d106      	bne.n	8017016 <tcp_eff_send_mss_netif+0x22>
 8017008:	4b14      	ldr	r3, [pc, #80]	@ (801705c <tcp_eff_send_mss_netif+0x68>)
 801700a:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 801700e:	4914      	ldr	r1, [pc, #80]	@ (8017060 <tcp_eff_send_mss_netif+0x6c>)
 8017010:	4814      	ldr	r0, [pc, #80]	@ (8017064 <tcp_eff_send_mss_netif+0x70>)
 8017012:	f007 f9a5 	bl	801e360 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8017016:	68bb      	ldr	r3, [r7, #8]
 8017018:	2b00      	cmp	r3, #0
 801701a:	d101      	bne.n	8017020 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 801701c:	89fb      	ldrh	r3, [r7, #14]
 801701e:	e019      	b.n	8017054 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8017020:	68bb      	ldr	r3, [r7, #8]
 8017022:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8017024:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8017026:	8afb      	ldrh	r3, [r7, #22]
 8017028:	2b00      	cmp	r3, #0
 801702a:	d012      	beq.n	8017052 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 801702c:	2328      	movs	r3, #40	@ 0x28
 801702e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8017030:	8afa      	ldrh	r2, [r7, #22]
 8017032:	8abb      	ldrh	r3, [r7, #20]
 8017034:	429a      	cmp	r2, r3
 8017036:	d904      	bls.n	8017042 <tcp_eff_send_mss_netif+0x4e>
 8017038:	8afa      	ldrh	r2, [r7, #22]
 801703a:	8abb      	ldrh	r3, [r7, #20]
 801703c:	1ad3      	subs	r3, r2, r3
 801703e:	b29b      	uxth	r3, r3
 8017040:	e000      	b.n	8017044 <tcp_eff_send_mss_netif+0x50>
 8017042:	2300      	movs	r3, #0
 8017044:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8017046:	8a7a      	ldrh	r2, [r7, #18]
 8017048:	89fb      	ldrh	r3, [r7, #14]
 801704a:	4293      	cmp	r3, r2
 801704c:	bf28      	it	cs
 801704e:	4613      	movcs	r3, r2
 8017050:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8017052:	89fb      	ldrh	r3, [r7, #14]
}
 8017054:	4618      	mov	r0, r3
 8017056:	3718      	adds	r7, #24
 8017058:	46bd      	mov	sp, r7
 801705a:	bd80      	pop	{r7, pc}
 801705c:	0802059c 	.word	0x0802059c
 8017060:	08020ca8 	.word	0x08020ca8
 8017064:	080205e0 	.word	0x080205e0

08017068 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8017068:	b580      	push	{r7, lr}
 801706a:	b084      	sub	sp, #16
 801706c:	af00      	add	r7, sp, #0
 801706e:	6078      	str	r0, [r7, #4]
 8017070:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8017072:	683b      	ldr	r3, [r7, #0]
 8017074:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	2b00      	cmp	r3, #0
 801707a:	d119      	bne.n	80170b0 <tcp_netif_ip_addr_changed_pcblist+0x48>
 801707c:	4b10      	ldr	r3, [pc, #64]	@ (80170c0 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801707e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8017082:	4910      	ldr	r1, [pc, #64]	@ (80170c4 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8017084:	4810      	ldr	r0, [pc, #64]	@ (80170c8 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8017086:	f007 f96b 	bl	801e360 <iprintf>

  while (pcb != NULL) {
 801708a:	e011      	b.n	80170b0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	681a      	ldr	r2, [r3, #0]
 8017090:	687b      	ldr	r3, [r7, #4]
 8017092:	681b      	ldr	r3, [r3, #0]
 8017094:	429a      	cmp	r2, r3
 8017096:	d108      	bne.n	80170aa <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	68db      	ldr	r3, [r3, #12]
 801709c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801709e:	68f8      	ldr	r0, [r7, #12]
 80170a0:	f7fe ffc4 	bl	801602c <tcp_abort>
      pcb = next;
 80170a4:	68bb      	ldr	r3, [r7, #8]
 80170a6:	60fb      	str	r3, [r7, #12]
 80170a8:	e002      	b.n	80170b0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80170aa:	68fb      	ldr	r3, [r7, #12]
 80170ac:	68db      	ldr	r3, [r3, #12]
 80170ae:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80170b0:	68fb      	ldr	r3, [r7, #12]
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	d1ea      	bne.n	801708c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80170b6:	bf00      	nop
 80170b8:	bf00      	nop
 80170ba:	3710      	adds	r7, #16
 80170bc:	46bd      	mov	sp, r7
 80170be:	bd80      	pop	{r7, pc}
 80170c0:	0802059c 	.word	0x0802059c
 80170c4:	08020cd0 	.word	0x08020cd0
 80170c8:	080205e0 	.word	0x080205e0

080170cc <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80170cc:	b580      	push	{r7, lr}
 80170ce:	b084      	sub	sp, #16
 80170d0:	af00      	add	r7, sp, #0
 80170d2:	6078      	str	r0, [r7, #4]
 80170d4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	2b00      	cmp	r3, #0
 80170da:	d02a      	beq.n	8017132 <tcp_netif_ip_addr_changed+0x66>
 80170dc:	687b      	ldr	r3, [r7, #4]
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d026      	beq.n	8017132 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80170e4:	4b15      	ldr	r3, [pc, #84]	@ (801713c <tcp_netif_ip_addr_changed+0x70>)
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	4619      	mov	r1, r3
 80170ea:	6878      	ldr	r0, [r7, #4]
 80170ec:	f7ff ffbc 	bl	8017068 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80170f0:	4b13      	ldr	r3, [pc, #76]	@ (8017140 <tcp_netif_ip_addr_changed+0x74>)
 80170f2:	681b      	ldr	r3, [r3, #0]
 80170f4:	4619      	mov	r1, r3
 80170f6:	6878      	ldr	r0, [r7, #4]
 80170f8:	f7ff ffb6 	bl	8017068 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80170fc:	683b      	ldr	r3, [r7, #0]
 80170fe:	2b00      	cmp	r3, #0
 8017100:	d017      	beq.n	8017132 <tcp_netif_ip_addr_changed+0x66>
 8017102:	683b      	ldr	r3, [r7, #0]
 8017104:	681b      	ldr	r3, [r3, #0]
 8017106:	2b00      	cmp	r3, #0
 8017108:	d013      	beq.n	8017132 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801710a:	4b0e      	ldr	r3, [pc, #56]	@ (8017144 <tcp_netif_ip_addr_changed+0x78>)
 801710c:	681b      	ldr	r3, [r3, #0]
 801710e:	60fb      	str	r3, [r7, #12]
 8017110:	e00c      	b.n	801712c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8017112:	68fb      	ldr	r3, [r7, #12]
 8017114:	681a      	ldr	r2, [r3, #0]
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	681b      	ldr	r3, [r3, #0]
 801711a:	429a      	cmp	r2, r3
 801711c:	d103      	bne.n	8017126 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801711e:	683b      	ldr	r3, [r7, #0]
 8017120:	681a      	ldr	r2, [r3, #0]
 8017122:	68fb      	ldr	r3, [r7, #12]
 8017124:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017126:	68fb      	ldr	r3, [r7, #12]
 8017128:	68db      	ldr	r3, [r3, #12]
 801712a:	60fb      	str	r3, [r7, #12]
 801712c:	68fb      	ldr	r3, [r7, #12]
 801712e:	2b00      	cmp	r3, #0
 8017130:	d1ef      	bne.n	8017112 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8017132:	bf00      	nop
 8017134:	3710      	adds	r7, #16
 8017136:	46bd      	mov	sp, r7
 8017138:	bd80      	pop	{r7, pc}
 801713a:	bf00      	nop
 801713c:	20012b08 	.word	0x20012b08
 8017140:	20012b00 	.word	0x20012b00
 8017144:	20012b04 	.word	0x20012b04

08017148 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b082      	sub	sp, #8
 801714c:	af00      	add	r7, sp, #0
 801714e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8017150:	687b      	ldr	r3, [r7, #4]
 8017152:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017154:	2b00      	cmp	r3, #0
 8017156:	d007      	beq.n	8017168 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801715c:	4618      	mov	r0, r3
 801715e:	f7ff fc3d 	bl	80169dc <tcp_segs_free>
    pcb->ooseq = NULL;
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	2200      	movs	r2, #0
 8017166:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8017168:	bf00      	nop
 801716a:	3708      	adds	r7, #8
 801716c:	46bd      	mov	sp, r7
 801716e:	bd80      	pop	{r7, pc}

08017170 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8017170:	b590      	push	{r4, r7, lr}
 8017172:	b08d      	sub	sp, #52	@ 0x34
 8017174:	af04      	add	r7, sp, #16
 8017176:	6078      	str	r0, [r7, #4]
 8017178:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801717a:	687b      	ldr	r3, [r7, #4]
 801717c:	2b00      	cmp	r3, #0
 801717e:	d105      	bne.n	801718c <tcp_input+0x1c>
 8017180:	4b9b      	ldr	r3, [pc, #620]	@ (80173f0 <tcp_input+0x280>)
 8017182:	2283      	movs	r2, #131	@ 0x83
 8017184:	499b      	ldr	r1, [pc, #620]	@ (80173f4 <tcp_input+0x284>)
 8017186:	489c      	ldr	r0, [pc, #624]	@ (80173f8 <tcp_input+0x288>)
 8017188:	f007 f8ea 	bl	801e360 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 801718c:	687b      	ldr	r3, [r7, #4]
 801718e:	685b      	ldr	r3, [r3, #4]
 8017190:	4a9a      	ldr	r2, [pc, #616]	@ (80173fc <tcp_input+0x28c>)
 8017192:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	895b      	ldrh	r3, [r3, #10]
 8017198:	2b13      	cmp	r3, #19
 801719a:	f240 83d1 	bls.w	8017940 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801719e:	4b98      	ldr	r3, [pc, #608]	@ (8017400 <tcp_input+0x290>)
 80171a0:	695b      	ldr	r3, [r3, #20]
 80171a2:	4a97      	ldr	r2, [pc, #604]	@ (8017400 <tcp_input+0x290>)
 80171a4:	6812      	ldr	r2, [r2, #0]
 80171a6:	4611      	mov	r1, r2
 80171a8:	4618      	mov	r0, r3
 80171aa:	f005 ff91 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 80171ae:	4603      	mov	r3, r0
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	f040 83c7 	bne.w	8017944 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80171b6:	4b92      	ldr	r3, [pc, #584]	@ (8017400 <tcp_input+0x290>)
 80171b8:	695b      	ldr	r3, [r3, #20]
 80171ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80171be:	2be0      	cmp	r3, #224	@ 0xe0
 80171c0:	f000 83c0 	beq.w	8017944 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80171c4:	4b8d      	ldr	r3, [pc, #564]	@ (80173fc <tcp_input+0x28c>)
 80171c6:	681b      	ldr	r3, [r3, #0]
 80171c8:	899b      	ldrh	r3, [r3, #12]
 80171ca:	b29b      	uxth	r3, r3
 80171cc:	4618      	mov	r0, r3
 80171ce:	f7fc fd05 	bl	8013bdc <lwip_htons>
 80171d2:	4603      	mov	r3, r0
 80171d4:	0b1b      	lsrs	r3, r3, #12
 80171d6:	b29b      	uxth	r3, r3
 80171d8:	b2db      	uxtb	r3, r3
 80171da:	009b      	lsls	r3, r3, #2
 80171dc:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80171de:	7cbb      	ldrb	r3, [r7, #18]
 80171e0:	2b13      	cmp	r3, #19
 80171e2:	f240 83b1 	bls.w	8017948 <tcp_input+0x7d8>
 80171e6:	7cbb      	ldrb	r3, [r7, #18]
 80171e8:	b29a      	uxth	r2, r3
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	891b      	ldrh	r3, [r3, #8]
 80171ee:	429a      	cmp	r2, r3
 80171f0:	f200 83aa 	bhi.w	8017948 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80171f4:	7cbb      	ldrb	r3, [r7, #18]
 80171f6:	b29b      	uxth	r3, r3
 80171f8:	3b14      	subs	r3, #20
 80171fa:	b29a      	uxth	r2, r3
 80171fc:	4b81      	ldr	r3, [pc, #516]	@ (8017404 <tcp_input+0x294>)
 80171fe:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8017200:	4b81      	ldr	r3, [pc, #516]	@ (8017408 <tcp_input+0x298>)
 8017202:	2200      	movs	r2, #0
 8017204:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	895a      	ldrh	r2, [r3, #10]
 801720a:	7cbb      	ldrb	r3, [r7, #18]
 801720c:	b29b      	uxth	r3, r3
 801720e:	429a      	cmp	r2, r3
 8017210:	d309      	bcc.n	8017226 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8017212:	4b7c      	ldr	r3, [pc, #496]	@ (8017404 <tcp_input+0x294>)
 8017214:	881a      	ldrh	r2, [r3, #0]
 8017216:	4b7d      	ldr	r3, [pc, #500]	@ (801740c <tcp_input+0x29c>)
 8017218:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801721a:	7cbb      	ldrb	r3, [r7, #18]
 801721c:	4619      	mov	r1, r3
 801721e:	6878      	ldr	r0, [r7, #4]
 8017220:	f7fe f848 	bl	80152b4 <pbuf_remove_header>
 8017224:	e04e      	b.n	80172c4 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	2b00      	cmp	r3, #0
 801722c:	d105      	bne.n	801723a <tcp_input+0xca>
 801722e:	4b70      	ldr	r3, [pc, #448]	@ (80173f0 <tcp_input+0x280>)
 8017230:	22c2      	movs	r2, #194	@ 0xc2
 8017232:	4977      	ldr	r1, [pc, #476]	@ (8017410 <tcp_input+0x2a0>)
 8017234:	4870      	ldr	r0, [pc, #448]	@ (80173f8 <tcp_input+0x288>)
 8017236:	f007 f893 	bl	801e360 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801723a:	2114      	movs	r1, #20
 801723c:	6878      	ldr	r0, [r7, #4]
 801723e:	f7fe f839 	bl	80152b4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	895a      	ldrh	r2, [r3, #10]
 8017246:	4b71      	ldr	r3, [pc, #452]	@ (801740c <tcp_input+0x29c>)
 8017248:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801724a:	4b6e      	ldr	r3, [pc, #440]	@ (8017404 <tcp_input+0x294>)
 801724c:	881a      	ldrh	r2, [r3, #0]
 801724e:	4b6f      	ldr	r3, [pc, #444]	@ (801740c <tcp_input+0x29c>)
 8017250:	881b      	ldrh	r3, [r3, #0]
 8017252:	1ad3      	subs	r3, r2, r3
 8017254:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8017256:	4b6d      	ldr	r3, [pc, #436]	@ (801740c <tcp_input+0x29c>)
 8017258:	881b      	ldrh	r3, [r3, #0]
 801725a:	4619      	mov	r1, r3
 801725c:	6878      	ldr	r0, [r7, #4]
 801725e:	f7fe f829 	bl	80152b4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	681b      	ldr	r3, [r3, #0]
 8017266:	895b      	ldrh	r3, [r3, #10]
 8017268:	8a3a      	ldrh	r2, [r7, #16]
 801726a:	429a      	cmp	r2, r3
 801726c:	f200 836e 	bhi.w	801794c <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	681b      	ldr	r3, [r3, #0]
 8017274:	685b      	ldr	r3, [r3, #4]
 8017276:	4a64      	ldr	r2, [pc, #400]	@ (8017408 <tcp_input+0x298>)
 8017278:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	8a3a      	ldrh	r2, [r7, #16]
 8017280:	4611      	mov	r1, r2
 8017282:	4618      	mov	r0, r3
 8017284:	f7fe f816 	bl	80152b4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	891a      	ldrh	r2, [r3, #8]
 801728c:	8a3b      	ldrh	r3, [r7, #16]
 801728e:	1ad3      	subs	r3, r2, r3
 8017290:	b29a      	uxth	r2, r3
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	895b      	ldrh	r3, [r3, #10]
 801729a:	2b00      	cmp	r3, #0
 801729c:	d005      	beq.n	80172aa <tcp_input+0x13a>
 801729e:	4b54      	ldr	r3, [pc, #336]	@ (80173f0 <tcp_input+0x280>)
 80172a0:	22df      	movs	r2, #223	@ 0xdf
 80172a2:	495c      	ldr	r1, [pc, #368]	@ (8017414 <tcp_input+0x2a4>)
 80172a4:	4854      	ldr	r0, [pc, #336]	@ (80173f8 <tcp_input+0x288>)
 80172a6:	f007 f85b 	bl	801e360 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	891a      	ldrh	r2, [r3, #8]
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	681b      	ldr	r3, [r3, #0]
 80172b2:	891b      	ldrh	r3, [r3, #8]
 80172b4:	429a      	cmp	r2, r3
 80172b6:	d005      	beq.n	80172c4 <tcp_input+0x154>
 80172b8:	4b4d      	ldr	r3, [pc, #308]	@ (80173f0 <tcp_input+0x280>)
 80172ba:	22e0      	movs	r2, #224	@ 0xe0
 80172bc:	4956      	ldr	r1, [pc, #344]	@ (8017418 <tcp_input+0x2a8>)
 80172be:	484e      	ldr	r0, [pc, #312]	@ (80173f8 <tcp_input+0x288>)
 80172c0:	f007 f84e 	bl	801e360 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80172c4:	4b4d      	ldr	r3, [pc, #308]	@ (80173fc <tcp_input+0x28c>)
 80172c6:	681b      	ldr	r3, [r3, #0]
 80172c8:	881b      	ldrh	r3, [r3, #0]
 80172ca:	b29b      	uxth	r3, r3
 80172cc:	4a4b      	ldr	r2, [pc, #300]	@ (80173fc <tcp_input+0x28c>)
 80172ce:	6814      	ldr	r4, [r2, #0]
 80172d0:	4618      	mov	r0, r3
 80172d2:	f7fc fc83 	bl	8013bdc <lwip_htons>
 80172d6:	4603      	mov	r3, r0
 80172d8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80172da:	4b48      	ldr	r3, [pc, #288]	@ (80173fc <tcp_input+0x28c>)
 80172dc:	681b      	ldr	r3, [r3, #0]
 80172de:	885b      	ldrh	r3, [r3, #2]
 80172e0:	b29b      	uxth	r3, r3
 80172e2:	4a46      	ldr	r2, [pc, #280]	@ (80173fc <tcp_input+0x28c>)
 80172e4:	6814      	ldr	r4, [r2, #0]
 80172e6:	4618      	mov	r0, r3
 80172e8:	f7fc fc78 	bl	8013bdc <lwip_htons>
 80172ec:	4603      	mov	r3, r0
 80172ee:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80172f0:	4b42      	ldr	r3, [pc, #264]	@ (80173fc <tcp_input+0x28c>)
 80172f2:	681b      	ldr	r3, [r3, #0]
 80172f4:	685b      	ldr	r3, [r3, #4]
 80172f6:	4a41      	ldr	r2, [pc, #260]	@ (80173fc <tcp_input+0x28c>)
 80172f8:	6814      	ldr	r4, [r2, #0]
 80172fa:	4618      	mov	r0, r3
 80172fc:	f7fc fc84 	bl	8013c08 <lwip_htonl>
 8017300:	4603      	mov	r3, r0
 8017302:	6063      	str	r3, [r4, #4]
 8017304:	6863      	ldr	r3, [r4, #4]
 8017306:	4a45      	ldr	r2, [pc, #276]	@ (801741c <tcp_input+0x2ac>)
 8017308:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801730a:	4b3c      	ldr	r3, [pc, #240]	@ (80173fc <tcp_input+0x28c>)
 801730c:	681b      	ldr	r3, [r3, #0]
 801730e:	689b      	ldr	r3, [r3, #8]
 8017310:	4a3a      	ldr	r2, [pc, #232]	@ (80173fc <tcp_input+0x28c>)
 8017312:	6814      	ldr	r4, [r2, #0]
 8017314:	4618      	mov	r0, r3
 8017316:	f7fc fc77 	bl	8013c08 <lwip_htonl>
 801731a:	4603      	mov	r3, r0
 801731c:	60a3      	str	r3, [r4, #8]
 801731e:	68a3      	ldr	r3, [r4, #8]
 8017320:	4a3f      	ldr	r2, [pc, #252]	@ (8017420 <tcp_input+0x2b0>)
 8017322:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8017324:	4b35      	ldr	r3, [pc, #212]	@ (80173fc <tcp_input+0x28c>)
 8017326:	681b      	ldr	r3, [r3, #0]
 8017328:	89db      	ldrh	r3, [r3, #14]
 801732a:	b29b      	uxth	r3, r3
 801732c:	4a33      	ldr	r2, [pc, #204]	@ (80173fc <tcp_input+0x28c>)
 801732e:	6814      	ldr	r4, [r2, #0]
 8017330:	4618      	mov	r0, r3
 8017332:	f7fc fc53 	bl	8013bdc <lwip_htons>
 8017336:	4603      	mov	r3, r0
 8017338:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801733a:	4b30      	ldr	r3, [pc, #192]	@ (80173fc <tcp_input+0x28c>)
 801733c:	681b      	ldr	r3, [r3, #0]
 801733e:	899b      	ldrh	r3, [r3, #12]
 8017340:	b29b      	uxth	r3, r3
 8017342:	4618      	mov	r0, r3
 8017344:	f7fc fc4a 	bl	8013bdc <lwip_htons>
 8017348:	4603      	mov	r3, r0
 801734a:	b2db      	uxtb	r3, r3
 801734c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8017350:	b2da      	uxtb	r2, r3
 8017352:	4b34      	ldr	r3, [pc, #208]	@ (8017424 <tcp_input+0x2b4>)
 8017354:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	891a      	ldrh	r2, [r3, #8]
 801735a:	4b33      	ldr	r3, [pc, #204]	@ (8017428 <tcp_input+0x2b8>)
 801735c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801735e:	4b31      	ldr	r3, [pc, #196]	@ (8017424 <tcp_input+0x2b4>)
 8017360:	781b      	ldrb	r3, [r3, #0]
 8017362:	f003 0303 	and.w	r3, r3, #3
 8017366:	2b00      	cmp	r3, #0
 8017368:	d00c      	beq.n	8017384 <tcp_input+0x214>
    tcplen++;
 801736a:	4b2f      	ldr	r3, [pc, #188]	@ (8017428 <tcp_input+0x2b8>)
 801736c:	881b      	ldrh	r3, [r3, #0]
 801736e:	3301      	adds	r3, #1
 8017370:	b29a      	uxth	r2, r3
 8017372:	4b2d      	ldr	r3, [pc, #180]	@ (8017428 <tcp_input+0x2b8>)
 8017374:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	891a      	ldrh	r2, [r3, #8]
 801737a:	4b2b      	ldr	r3, [pc, #172]	@ (8017428 <tcp_input+0x2b8>)
 801737c:	881b      	ldrh	r3, [r3, #0]
 801737e:	429a      	cmp	r2, r3
 8017380:	f200 82e6 	bhi.w	8017950 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8017384:	2300      	movs	r3, #0
 8017386:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017388:	4b28      	ldr	r3, [pc, #160]	@ (801742c <tcp_input+0x2bc>)
 801738a:	681b      	ldr	r3, [r3, #0]
 801738c:	61fb      	str	r3, [r7, #28]
 801738e:	e09d      	b.n	80174cc <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8017390:	69fb      	ldr	r3, [r7, #28]
 8017392:	7d1b      	ldrb	r3, [r3, #20]
 8017394:	2b00      	cmp	r3, #0
 8017396:	d105      	bne.n	80173a4 <tcp_input+0x234>
 8017398:	4b15      	ldr	r3, [pc, #84]	@ (80173f0 <tcp_input+0x280>)
 801739a:	22fb      	movs	r2, #251	@ 0xfb
 801739c:	4924      	ldr	r1, [pc, #144]	@ (8017430 <tcp_input+0x2c0>)
 801739e:	4816      	ldr	r0, [pc, #88]	@ (80173f8 <tcp_input+0x288>)
 80173a0:	f006 ffde 	bl	801e360 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80173a4:	69fb      	ldr	r3, [r7, #28]
 80173a6:	7d1b      	ldrb	r3, [r3, #20]
 80173a8:	2b0a      	cmp	r3, #10
 80173aa:	d105      	bne.n	80173b8 <tcp_input+0x248>
 80173ac:	4b10      	ldr	r3, [pc, #64]	@ (80173f0 <tcp_input+0x280>)
 80173ae:	22fc      	movs	r2, #252	@ 0xfc
 80173b0:	4920      	ldr	r1, [pc, #128]	@ (8017434 <tcp_input+0x2c4>)
 80173b2:	4811      	ldr	r0, [pc, #68]	@ (80173f8 <tcp_input+0x288>)
 80173b4:	f006 ffd4 	bl	801e360 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80173b8:	69fb      	ldr	r3, [r7, #28]
 80173ba:	7d1b      	ldrb	r3, [r3, #20]
 80173bc:	2b01      	cmp	r3, #1
 80173be:	d105      	bne.n	80173cc <tcp_input+0x25c>
 80173c0:	4b0b      	ldr	r3, [pc, #44]	@ (80173f0 <tcp_input+0x280>)
 80173c2:	22fd      	movs	r2, #253	@ 0xfd
 80173c4:	491c      	ldr	r1, [pc, #112]	@ (8017438 <tcp_input+0x2c8>)
 80173c6:	480c      	ldr	r0, [pc, #48]	@ (80173f8 <tcp_input+0x288>)
 80173c8:	f006 ffca 	bl	801e360 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80173cc:	69fb      	ldr	r3, [r7, #28]
 80173ce:	7a1b      	ldrb	r3, [r3, #8]
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	d033      	beq.n	801743c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80173d4:	69fb      	ldr	r3, [r7, #28]
 80173d6:	7a1a      	ldrb	r2, [r3, #8]
 80173d8:	4b09      	ldr	r3, [pc, #36]	@ (8017400 <tcp_input+0x290>)
 80173da:	685b      	ldr	r3, [r3, #4]
 80173dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80173e0:	3301      	adds	r3, #1
 80173e2:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80173e4:	429a      	cmp	r2, r3
 80173e6:	d029      	beq.n	801743c <tcp_input+0x2cc>
      prev = pcb;
 80173e8:	69fb      	ldr	r3, [r7, #28]
 80173ea:	61bb      	str	r3, [r7, #24]
      continue;
 80173ec:	e06b      	b.n	80174c6 <tcp_input+0x356>
 80173ee:	bf00      	nop
 80173f0:	08020d04 	.word	0x08020d04
 80173f4:	08020d38 	.word	0x08020d38
 80173f8:	08020d50 	.word	0x08020d50
 80173fc:	20012b24 	.word	0x20012b24
 8017400:	2000f3a8 	.word	0x2000f3a8
 8017404:	20012b28 	.word	0x20012b28
 8017408:	20012b2c 	.word	0x20012b2c
 801740c:	20012b2a 	.word	0x20012b2a
 8017410:	08020d78 	.word	0x08020d78
 8017414:	08020d88 	.word	0x08020d88
 8017418:	08020d94 	.word	0x08020d94
 801741c:	20012b34 	.word	0x20012b34
 8017420:	20012b38 	.word	0x20012b38
 8017424:	20012b40 	.word	0x20012b40
 8017428:	20012b3e 	.word	0x20012b3e
 801742c:	20012b08 	.word	0x20012b08
 8017430:	08020db4 	.word	0x08020db4
 8017434:	08020ddc 	.word	0x08020ddc
 8017438:	08020e08 	.word	0x08020e08
    }

    if (pcb->remote_port == tcphdr->src &&
 801743c:	69fb      	ldr	r3, [r7, #28]
 801743e:	8b1a      	ldrh	r2, [r3, #24]
 8017440:	4b72      	ldr	r3, [pc, #456]	@ (801760c <tcp_input+0x49c>)
 8017442:	681b      	ldr	r3, [r3, #0]
 8017444:	881b      	ldrh	r3, [r3, #0]
 8017446:	b29b      	uxth	r3, r3
 8017448:	429a      	cmp	r2, r3
 801744a:	d13a      	bne.n	80174c2 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 801744c:	69fb      	ldr	r3, [r7, #28]
 801744e:	8ada      	ldrh	r2, [r3, #22]
 8017450:	4b6e      	ldr	r3, [pc, #440]	@ (801760c <tcp_input+0x49c>)
 8017452:	681b      	ldr	r3, [r3, #0]
 8017454:	885b      	ldrh	r3, [r3, #2]
 8017456:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8017458:	429a      	cmp	r2, r3
 801745a:	d132      	bne.n	80174c2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801745c:	69fb      	ldr	r3, [r7, #28]
 801745e:	685a      	ldr	r2, [r3, #4]
 8017460:	4b6b      	ldr	r3, [pc, #428]	@ (8017610 <tcp_input+0x4a0>)
 8017462:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8017464:	429a      	cmp	r2, r3
 8017466:	d12c      	bne.n	80174c2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017468:	69fb      	ldr	r3, [r7, #28]
 801746a:	681a      	ldr	r2, [r3, #0]
 801746c:	4b68      	ldr	r3, [pc, #416]	@ (8017610 <tcp_input+0x4a0>)
 801746e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017470:	429a      	cmp	r2, r3
 8017472:	d126      	bne.n	80174c2 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8017474:	69fb      	ldr	r3, [r7, #28]
 8017476:	68db      	ldr	r3, [r3, #12]
 8017478:	69fa      	ldr	r2, [r7, #28]
 801747a:	429a      	cmp	r2, r3
 801747c:	d106      	bne.n	801748c <tcp_input+0x31c>
 801747e:	4b65      	ldr	r3, [pc, #404]	@ (8017614 <tcp_input+0x4a4>)
 8017480:	f240 120d 	movw	r2, #269	@ 0x10d
 8017484:	4964      	ldr	r1, [pc, #400]	@ (8017618 <tcp_input+0x4a8>)
 8017486:	4865      	ldr	r0, [pc, #404]	@ (801761c <tcp_input+0x4ac>)
 8017488:	f006 ff6a 	bl	801e360 <iprintf>
      if (prev != NULL) {
 801748c:	69bb      	ldr	r3, [r7, #24]
 801748e:	2b00      	cmp	r3, #0
 8017490:	d00a      	beq.n	80174a8 <tcp_input+0x338>
        prev->next = pcb->next;
 8017492:	69fb      	ldr	r3, [r7, #28]
 8017494:	68da      	ldr	r2, [r3, #12]
 8017496:	69bb      	ldr	r3, [r7, #24]
 8017498:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801749a:	4b61      	ldr	r3, [pc, #388]	@ (8017620 <tcp_input+0x4b0>)
 801749c:	681a      	ldr	r2, [r3, #0]
 801749e:	69fb      	ldr	r3, [r7, #28]
 80174a0:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80174a2:	4a5f      	ldr	r2, [pc, #380]	@ (8017620 <tcp_input+0x4b0>)
 80174a4:	69fb      	ldr	r3, [r7, #28]
 80174a6:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80174a8:	69fb      	ldr	r3, [r7, #28]
 80174aa:	68db      	ldr	r3, [r3, #12]
 80174ac:	69fa      	ldr	r2, [r7, #28]
 80174ae:	429a      	cmp	r2, r3
 80174b0:	d111      	bne.n	80174d6 <tcp_input+0x366>
 80174b2:	4b58      	ldr	r3, [pc, #352]	@ (8017614 <tcp_input+0x4a4>)
 80174b4:	f240 1215 	movw	r2, #277	@ 0x115
 80174b8:	495a      	ldr	r1, [pc, #360]	@ (8017624 <tcp_input+0x4b4>)
 80174ba:	4858      	ldr	r0, [pc, #352]	@ (801761c <tcp_input+0x4ac>)
 80174bc:	f006 ff50 	bl	801e360 <iprintf>
      break;
 80174c0:	e009      	b.n	80174d6 <tcp_input+0x366>
    }
    prev = pcb;
 80174c2:	69fb      	ldr	r3, [r7, #28]
 80174c4:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80174c6:	69fb      	ldr	r3, [r7, #28]
 80174c8:	68db      	ldr	r3, [r3, #12]
 80174ca:	61fb      	str	r3, [r7, #28]
 80174cc:	69fb      	ldr	r3, [r7, #28]
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	f47f af5e 	bne.w	8017390 <tcp_input+0x220>
 80174d4:	e000      	b.n	80174d8 <tcp_input+0x368>
      break;
 80174d6:	bf00      	nop
  }

  if (pcb == NULL) {
 80174d8:	69fb      	ldr	r3, [r7, #28]
 80174da:	2b00      	cmp	r3, #0
 80174dc:	f040 80aa 	bne.w	8017634 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80174e0:	4b51      	ldr	r3, [pc, #324]	@ (8017628 <tcp_input+0x4b8>)
 80174e2:	681b      	ldr	r3, [r3, #0]
 80174e4:	61fb      	str	r3, [r7, #28]
 80174e6:	e03f      	b.n	8017568 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80174e8:	69fb      	ldr	r3, [r7, #28]
 80174ea:	7d1b      	ldrb	r3, [r3, #20]
 80174ec:	2b0a      	cmp	r3, #10
 80174ee:	d006      	beq.n	80174fe <tcp_input+0x38e>
 80174f0:	4b48      	ldr	r3, [pc, #288]	@ (8017614 <tcp_input+0x4a4>)
 80174f2:	f240 121f 	movw	r2, #287	@ 0x11f
 80174f6:	494d      	ldr	r1, [pc, #308]	@ (801762c <tcp_input+0x4bc>)
 80174f8:	4848      	ldr	r0, [pc, #288]	@ (801761c <tcp_input+0x4ac>)
 80174fa:	f006 ff31 	bl	801e360 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80174fe:	69fb      	ldr	r3, [r7, #28]
 8017500:	7a1b      	ldrb	r3, [r3, #8]
 8017502:	2b00      	cmp	r3, #0
 8017504:	d009      	beq.n	801751a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017506:	69fb      	ldr	r3, [r7, #28]
 8017508:	7a1a      	ldrb	r2, [r3, #8]
 801750a:	4b41      	ldr	r3, [pc, #260]	@ (8017610 <tcp_input+0x4a0>)
 801750c:	685b      	ldr	r3, [r3, #4]
 801750e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017512:	3301      	adds	r3, #1
 8017514:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017516:	429a      	cmp	r2, r3
 8017518:	d122      	bne.n	8017560 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801751a:	69fb      	ldr	r3, [r7, #28]
 801751c:	8b1a      	ldrh	r2, [r3, #24]
 801751e:	4b3b      	ldr	r3, [pc, #236]	@ (801760c <tcp_input+0x49c>)
 8017520:	681b      	ldr	r3, [r3, #0]
 8017522:	881b      	ldrh	r3, [r3, #0]
 8017524:	b29b      	uxth	r3, r3
 8017526:	429a      	cmp	r2, r3
 8017528:	d11b      	bne.n	8017562 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801752a:	69fb      	ldr	r3, [r7, #28]
 801752c:	8ada      	ldrh	r2, [r3, #22]
 801752e:	4b37      	ldr	r3, [pc, #220]	@ (801760c <tcp_input+0x49c>)
 8017530:	681b      	ldr	r3, [r3, #0]
 8017532:	885b      	ldrh	r3, [r3, #2]
 8017534:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8017536:	429a      	cmp	r2, r3
 8017538:	d113      	bne.n	8017562 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801753a:	69fb      	ldr	r3, [r7, #28]
 801753c:	685a      	ldr	r2, [r3, #4]
 801753e:	4b34      	ldr	r3, [pc, #208]	@ (8017610 <tcp_input+0x4a0>)
 8017540:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8017542:	429a      	cmp	r2, r3
 8017544:	d10d      	bne.n	8017562 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017546:	69fb      	ldr	r3, [r7, #28]
 8017548:	681a      	ldr	r2, [r3, #0]
 801754a:	4b31      	ldr	r3, [pc, #196]	@ (8017610 <tcp_input+0x4a0>)
 801754c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801754e:	429a      	cmp	r2, r3
 8017550:	d107      	bne.n	8017562 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8017552:	69f8      	ldr	r0, [r7, #28]
 8017554:	f000 fb56 	bl	8017c04 <tcp_timewait_input>
        }
        pbuf_free(p);
 8017558:	6878      	ldr	r0, [r7, #4]
 801755a:	f7fd ff31 	bl	80153c0 <pbuf_free>
        return;
 801755e:	e1fd      	b.n	801795c <tcp_input+0x7ec>
        continue;
 8017560:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017562:	69fb      	ldr	r3, [r7, #28]
 8017564:	68db      	ldr	r3, [r3, #12]
 8017566:	61fb      	str	r3, [r7, #28]
 8017568:	69fb      	ldr	r3, [r7, #28]
 801756a:	2b00      	cmp	r3, #0
 801756c:	d1bc      	bne.n	80174e8 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801756e:	2300      	movs	r3, #0
 8017570:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017572:	4b2f      	ldr	r3, [pc, #188]	@ (8017630 <tcp_input+0x4c0>)
 8017574:	681b      	ldr	r3, [r3, #0]
 8017576:	617b      	str	r3, [r7, #20]
 8017578:	e02a      	b.n	80175d0 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801757a:	697b      	ldr	r3, [r7, #20]
 801757c:	7a1b      	ldrb	r3, [r3, #8]
 801757e:	2b00      	cmp	r3, #0
 8017580:	d00c      	beq.n	801759c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017582:	697b      	ldr	r3, [r7, #20]
 8017584:	7a1a      	ldrb	r2, [r3, #8]
 8017586:	4b22      	ldr	r3, [pc, #136]	@ (8017610 <tcp_input+0x4a0>)
 8017588:	685b      	ldr	r3, [r3, #4]
 801758a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801758e:	3301      	adds	r3, #1
 8017590:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8017592:	429a      	cmp	r2, r3
 8017594:	d002      	beq.n	801759c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8017596:	697b      	ldr	r3, [r7, #20]
 8017598:	61bb      	str	r3, [r7, #24]
        continue;
 801759a:	e016      	b.n	80175ca <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801759c:	697b      	ldr	r3, [r7, #20]
 801759e:	8ada      	ldrh	r2, [r3, #22]
 80175a0:	4b1a      	ldr	r3, [pc, #104]	@ (801760c <tcp_input+0x49c>)
 80175a2:	681b      	ldr	r3, [r3, #0]
 80175a4:	885b      	ldrh	r3, [r3, #2]
 80175a6:	b29b      	uxth	r3, r3
 80175a8:	429a      	cmp	r2, r3
 80175aa:	d10c      	bne.n	80175c6 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80175ac:	697b      	ldr	r3, [r7, #20]
 80175ae:	681a      	ldr	r2, [r3, #0]
 80175b0:	4b17      	ldr	r3, [pc, #92]	@ (8017610 <tcp_input+0x4a0>)
 80175b2:	695b      	ldr	r3, [r3, #20]
 80175b4:	429a      	cmp	r2, r3
 80175b6:	d00f      	beq.n	80175d8 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80175b8:	697b      	ldr	r3, [r7, #20]
 80175ba:	2b00      	cmp	r3, #0
 80175bc:	d00d      	beq.n	80175da <tcp_input+0x46a>
 80175be:	697b      	ldr	r3, [r7, #20]
 80175c0:	681b      	ldr	r3, [r3, #0]
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d009      	beq.n	80175da <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80175c6:	697b      	ldr	r3, [r7, #20]
 80175c8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80175ca:	697b      	ldr	r3, [r7, #20]
 80175cc:	68db      	ldr	r3, [r3, #12]
 80175ce:	617b      	str	r3, [r7, #20]
 80175d0:	697b      	ldr	r3, [r7, #20]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d1d1      	bne.n	801757a <tcp_input+0x40a>
 80175d6:	e000      	b.n	80175da <tcp_input+0x46a>
            break;
 80175d8:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80175da:	697b      	ldr	r3, [r7, #20]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d029      	beq.n	8017634 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80175e0:	69bb      	ldr	r3, [r7, #24]
 80175e2:	2b00      	cmp	r3, #0
 80175e4:	d00a      	beq.n	80175fc <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80175e6:	697b      	ldr	r3, [r7, #20]
 80175e8:	68da      	ldr	r2, [r3, #12]
 80175ea:	69bb      	ldr	r3, [r7, #24]
 80175ec:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80175ee:	4b10      	ldr	r3, [pc, #64]	@ (8017630 <tcp_input+0x4c0>)
 80175f0:	681a      	ldr	r2, [r3, #0]
 80175f2:	697b      	ldr	r3, [r7, #20]
 80175f4:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80175f6:	4a0e      	ldr	r2, [pc, #56]	@ (8017630 <tcp_input+0x4c0>)
 80175f8:	697b      	ldr	r3, [r7, #20]
 80175fa:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80175fc:	6978      	ldr	r0, [r7, #20]
 80175fe:	f000 fa03 	bl	8017a08 <tcp_listen_input>
      }
      pbuf_free(p);
 8017602:	6878      	ldr	r0, [r7, #4]
 8017604:	f7fd fedc 	bl	80153c0 <pbuf_free>
      return;
 8017608:	e1a8      	b.n	801795c <tcp_input+0x7ec>
 801760a:	bf00      	nop
 801760c:	20012b24 	.word	0x20012b24
 8017610:	2000f3a8 	.word	0x2000f3a8
 8017614:	08020d04 	.word	0x08020d04
 8017618:	08020e30 	.word	0x08020e30
 801761c:	08020d50 	.word	0x08020d50
 8017620:	20012b08 	.word	0x20012b08
 8017624:	08020e5c 	.word	0x08020e5c
 8017628:	20012b0c 	.word	0x20012b0c
 801762c:	08020e88 	.word	0x08020e88
 8017630:	20012b04 	.word	0x20012b04
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8017634:	69fb      	ldr	r3, [r7, #28]
 8017636:	2b00      	cmp	r3, #0
 8017638:	f000 8158 	beq.w	80178ec <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801763c:	4b95      	ldr	r3, [pc, #596]	@ (8017894 <tcp_input+0x724>)
 801763e:	2200      	movs	r2, #0
 8017640:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	891a      	ldrh	r2, [r3, #8]
 8017646:	4b93      	ldr	r3, [pc, #588]	@ (8017894 <tcp_input+0x724>)
 8017648:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801764a:	4a92      	ldr	r2, [pc, #584]	@ (8017894 <tcp_input+0x724>)
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8017650:	4b91      	ldr	r3, [pc, #580]	@ (8017898 <tcp_input+0x728>)
 8017652:	681b      	ldr	r3, [r3, #0]
 8017654:	4a8f      	ldr	r2, [pc, #572]	@ (8017894 <tcp_input+0x724>)
 8017656:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8017658:	4b90      	ldr	r3, [pc, #576]	@ (801789c <tcp_input+0x72c>)
 801765a:	2200      	movs	r2, #0
 801765c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801765e:	4b90      	ldr	r3, [pc, #576]	@ (80178a0 <tcp_input+0x730>)
 8017660:	2200      	movs	r2, #0
 8017662:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8017664:	4b8f      	ldr	r3, [pc, #572]	@ (80178a4 <tcp_input+0x734>)
 8017666:	2200      	movs	r2, #0
 8017668:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801766a:	4b8f      	ldr	r3, [pc, #572]	@ (80178a8 <tcp_input+0x738>)
 801766c:	781b      	ldrb	r3, [r3, #0]
 801766e:	f003 0308 	and.w	r3, r3, #8
 8017672:	2b00      	cmp	r3, #0
 8017674:	d006      	beq.n	8017684 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	7b5b      	ldrb	r3, [r3, #13]
 801767a:	f043 0301 	orr.w	r3, r3, #1
 801767e:	b2da      	uxtb	r2, r3
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8017684:	69fb      	ldr	r3, [r7, #28]
 8017686:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017688:	2b00      	cmp	r3, #0
 801768a:	d017      	beq.n	80176bc <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801768c:	69f8      	ldr	r0, [r7, #28]
 801768e:	f7ff f929 	bl	80168e4 <tcp_process_refused_data>
 8017692:	4603      	mov	r3, r0
 8017694:	f113 0f0d 	cmn.w	r3, #13
 8017698:	d007      	beq.n	80176aa <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801769a:	69fb      	ldr	r3, [r7, #28]
 801769c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801769e:	2b00      	cmp	r3, #0
 80176a0:	d00c      	beq.n	80176bc <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80176a2:	4b82      	ldr	r3, [pc, #520]	@ (80178ac <tcp_input+0x73c>)
 80176a4:	881b      	ldrh	r3, [r3, #0]
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	d008      	beq.n	80176bc <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80176aa:	69fb      	ldr	r3, [r7, #28]
 80176ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	f040 80e3 	bne.w	801787a <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80176b4:	69f8      	ldr	r0, [r7, #28]
 80176b6:	f003 f9a7 	bl	801aa08 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80176ba:	e0de      	b.n	801787a <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80176bc:	4a7c      	ldr	r2, [pc, #496]	@ (80178b0 <tcp_input+0x740>)
 80176be:	69fb      	ldr	r3, [r7, #28]
 80176c0:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80176c2:	69f8      	ldr	r0, [r7, #28]
 80176c4:	f000 fb18 	bl	8017cf8 <tcp_process>
 80176c8:	4603      	mov	r3, r0
 80176ca:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80176cc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80176d0:	f113 0f0d 	cmn.w	r3, #13
 80176d4:	f000 80d3 	beq.w	801787e <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80176d8:	4b71      	ldr	r3, [pc, #452]	@ (80178a0 <tcp_input+0x730>)
 80176da:	781b      	ldrb	r3, [r3, #0]
 80176dc:	f003 0308 	and.w	r3, r3, #8
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	d015      	beq.n	8017710 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80176e4:	69fb      	ldr	r3, [r7, #28]
 80176e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80176ea:	2b00      	cmp	r3, #0
 80176ec:	d008      	beq.n	8017700 <tcp_input+0x590>
 80176ee:	69fb      	ldr	r3, [r7, #28]
 80176f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80176f4:	69fa      	ldr	r2, [r7, #28]
 80176f6:	6912      	ldr	r2, [r2, #16]
 80176f8:	f06f 010d 	mvn.w	r1, #13
 80176fc:	4610      	mov	r0, r2
 80176fe:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8017700:	69f9      	ldr	r1, [r7, #28]
 8017702:	486c      	ldr	r0, [pc, #432]	@ (80178b4 <tcp_input+0x744>)
 8017704:	f7ff fbbc 	bl	8016e80 <tcp_pcb_remove>
        tcp_free(pcb);
 8017708:	69f8      	ldr	r0, [r7, #28]
 801770a:	f7fe f9a7 	bl	8015a5c <tcp_free>
 801770e:	e0da      	b.n	80178c6 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8017710:	2300      	movs	r3, #0
 8017712:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8017714:	4b63      	ldr	r3, [pc, #396]	@ (80178a4 <tcp_input+0x734>)
 8017716:	881b      	ldrh	r3, [r3, #0]
 8017718:	2b00      	cmp	r3, #0
 801771a:	d01d      	beq.n	8017758 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801771c:	4b61      	ldr	r3, [pc, #388]	@ (80178a4 <tcp_input+0x734>)
 801771e:	881b      	ldrh	r3, [r3, #0]
 8017720:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8017722:	69fb      	ldr	r3, [r7, #28]
 8017724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017728:	2b00      	cmp	r3, #0
 801772a:	d00a      	beq.n	8017742 <tcp_input+0x5d2>
 801772c:	69fb      	ldr	r3, [r7, #28]
 801772e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017732:	69fa      	ldr	r2, [r7, #28]
 8017734:	6910      	ldr	r0, [r2, #16]
 8017736:	89fa      	ldrh	r2, [r7, #14]
 8017738:	69f9      	ldr	r1, [r7, #28]
 801773a:	4798      	blx	r3
 801773c:	4603      	mov	r3, r0
 801773e:	74fb      	strb	r3, [r7, #19]
 8017740:	e001      	b.n	8017746 <tcp_input+0x5d6>
 8017742:	2300      	movs	r3, #0
 8017744:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017746:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801774a:	f113 0f0d 	cmn.w	r3, #13
 801774e:	f000 8098 	beq.w	8017882 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8017752:	4b54      	ldr	r3, [pc, #336]	@ (80178a4 <tcp_input+0x734>)
 8017754:	2200      	movs	r2, #0
 8017756:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8017758:	69f8      	ldr	r0, [r7, #28]
 801775a:	f000 f915 	bl	8017988 <tcp_input_delayed_close>
 801775e:	4603      	mov	r3, r0
 8017760:	2b00      	cmp	r3, #0
 8017762:	f040 8090 	bne.w	8017886 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8017766:	4b4d      	ldr	r3, [pc, #308]	@ (801789c <tcp_input+0x72c>)
 8017768:	681b      	ldr	r3, [r3, #0]
 801776a:	2b00      	cmp	r3, #0
 801776c:	d041      	beq.n	80177f2 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801776e:	69fb      	ldr	r3, [r7, #28]
 8017770:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017772:	2b00      	cmp	r3, #0
 8017774:	d006      	beq.n	8017784 <tcp_input+0x614>
 8017776:	4b50      	ldr	r3, [pc, #320]	@ (80178b8 <tcp_input+0x748>)
 8017778:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 801777c:	494f      	ldr	r1, [pc, #316]	@ (80178bc <tcp_input+0x74c>)
 801777e:	4850      	ldr	r0, [pc, #320]	@ (80178c0 <tcp_input+0x750>)
 8017780:	f006 fdee 	bl	801e360 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8017784:	69fb      	ldr	r3, [r7, #28]
 8017786:	8b5b      	ldrh	r3, [r3, #26]
 8017788:	f003 0310 	and.w	r3, r3, #16
 801778c:	2b00      	cmp	r3, #0
 801778e:	d008      	beq.n	80177a2 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8017790:	4b42      	ldr	r3, [pc, #264]	@ (801789c <tcp_input+0x72c>)
 8017792:	681b      	ldr	r3, [r3, #0]
 8017794:	4618      	mov	r0, r3
 8017796:	f7fd fe13 	bl	80153c0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801779a:	69f8      	ldr	r0, [r7, #28]
 801779c:	f7fe fc46 	bl	801602c <tcp_abort>
            goto aborted;
 80177a0:	e091      	b.n	80178c6 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80177a2:	69fb      	ldr	r3, [r7, #28]
 80177a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	d00c      	beq.n	80177c6 <tcp_input+0x656>
 80177ac:	69fb      	ldr	r3, [r7, #28]
 80177ae:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80177b2:	69fb      	ldr	r3, [r7, #28]
 80177b4:	6918      	ldr	r0, [r3, #16]
 80177b6:	4b39      	ldr	r3, [pc, #228]	@ (801789c <tcp_input+0x72c>)
 80177b8:	681a      	ldr	r2, [r3, #0]
 80177ba:	2300      	movs	r3, #0
 80177bc:	69f9      	ldr	r1, [r7, #28]
 80177be:	47a0      	blx	r4
 80177c0:	4603      	mov	r3, r0
 80177c2:	74fb      	strb	r3, [r7, #19]
 80177c4:	e008      	b.n	80177d8 <tcp_input+0x668>
 80177c6:	4b35      	ldr	r3, [pc, #212]	@ (801789c <tcp_input+0x72c>)
 80177c8:	681a      	ldr	r2, [r3, #0]
 80177ca:	2300      	movs	r3, #0
 80177cc:	69f9      	ldr	r1, [r7, #28]
 80177ce:	2000      	movs	r0, #0
 80177d0:	f7ff f95e 	bl	8016a90 <tcp_recv_null>
 80177d4:	4603      	mov	r3, r0
 80177d6:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80177d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80177dc:	f113 0f0d 	cmn.w	r3, #13
 80177e0:	d053      	beq.n	801788a <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80177e2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80177e6:	2b00      	cmp	r3, #0
 80177e8:	d003      	beq.n	80177f2 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80177ea:	4b2c      	ldr	r3, [pc, #176]	@ (801789c <tcp_input+0x72c>)
 80177ec:	681a      	ldr	r2, [r3, #0]
 80177ee:	69fb      	ldr	r3, [r7, #28]
 80177f0:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80177f2:	4b2b      	ldr	r3, [pc, #172]	@ (80178a0 <tcp_input+0x730>)
 80177f4:	781b      	ldrb	r3, [r3, #0]
 80177f6:	f003 0320 	and.w	r3, r3, #32
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d030      	beq.n	8017860 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 80177fe:	69fb      	ldr	r3, [r7, #28]
 8017800:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017802:	2b00      	cmp	r3, #0
 8017804:	d009      	beq.n	801781a <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8017806:	69fb      	ldr	r3, [r7, #28]
 8017808:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801780a:	7b5a      	ldrb	r2, [r3, #13]
 801780c:	69fb      	ldr	r3, [r7, #28]
 801780e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017810:	f042 0220 	orr.w	r2, r2, #32
 8017814:	b2d2      	uxtb	r2, r2
 8017816:	735a      	strb	r2, [r3, #13]
 8017818:	e022      	b.n	8017860 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801781a:	69fb      	ldr	r3, [r7, #28]
 801781c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801781e:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8017822:	d005      	beq.n	8017830 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8017824:	69fb      	ldr	r3, [r7, #28]
 8017826:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017828:	3301      	adds	r3, #1
 801782a:	b29a      	uxth	r2, r3
 801782c:	69fb      	ldr	r3, [r7, #28]
 801782e:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8017830:	69fb      	ldr	r3, [r7, #28]
 8017832:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017836:	2b00      	cmp	r3, #0
 8017838:	d00b      	beq.n	8017852 <tcp_input+0x6e2>
 801783a:	69fb      	ldr	r3, [r7, #28]
 801783c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8017840:	69fb      	ldr	r3, [r7, #28]
 8017842:	6918      	ldr	r0, [r3, #16]
 8017844:	2300      	movs	r3, #0
 8017846:	2200      	movs	r2, #0
 8017848:	69f9      	ldr	r1, [r7, #28]
 801784a:	47a0      	blx	r4
 801784c:	4603      	mov	r3, r0
 801784e:	74fb      	strb	r3, [r7, #19]
 8017850:	e001      	b.n	8017856 <tcp_input+0x6e6>
 8017852:	2300      	movs	r3, #0
 8017854:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017856:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801785a:	f113 0f0d 	cmn.w	r3, #13
 801785e:	d016      	beq.n	801788e <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8017860:	4b13      	ldr	r3, [pc, #76]	@ (80178b0 <tcp_input+0x740>)
 8017862:	2200      	movs	r2, #0
 8017864:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8017866:	69f8      	ldr	r0, [r7, #28]
 8017868:	f000 f88e 	bl	8017988 <tcp_input_delayed_close>
 801786c:	4603      	mov	r3, r0
 801786e:	2b00      	cmp	r3, #0
 8017870:	d128      	bne.n	80178c4 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8017872:	69f8      	ldr	r0, [r7, #28]
 8017874:	f002 fac2 	bl	8019dfc <tcp_output>
 8017878:	e025      	b.n	80178c6 <tcp_input+0x756>
        goto aborted;
 801787a:	bf00      	nop
 801787c:	e023      	b.n	80178c6 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801787e:	bf00      	nop
 8017880:	e021      	b.n	80178c6 <tcp_input+0x756>
              goto aborted;
 8017882:	bf00      	nop
 8017884:	e01f      	b.n	80178c6 <tcp_input+0x756>
          goto aborted;
 8017886:	bf00      	nop
 8017888:	e01d      	b.n	80178c6 <tcp_input+0x756>
            goto aborted;
 801788a:	bf00      	nop
 801788c:	e01b      	b.n	80178c6 <tcp_input+0x756>
              goto aborted;
 801788e:	bf00      	nop
 8017890:	e019      	b.n	80178c6 <tcp_input+0x756>
 8017892:	bf00      	nop
 8017894:	20012b14 	.word	0x20012b14
 8017898:	20012b24 	.word	0x20012b24
 801789c:	20012b44 	.word	0x20012b44
 80178a0:	20012b41 	.word	0x20012b41
 80178a4:	20012b3c 	.word	0x20012b3c
 80178a8:	20012b40 	.word	0x20012b40
 80178ac:	20012b3e 	.word	0x20012b3e
 80178b0:	20012b48 	.word	0x20012b48
 80178b4:	20012b08 	.word	0x20012b08
 80178b8:	08020d04 	.word	0x08020d04
 80178bc:	08020eb8 	.word	0x08020eb8
 80178c0:	08020d50 	.word	0x08020d50
          goto aborted;
 80178c4:	bf00      	nop
    tcp_input_pcb = NULL;
 80178c6:	4b27      	ldr	r3, [pc, #156]	@ (8017964 <tcp_input+0x7f4>)
 80178c8:	2200      	movs	r2, #0
 80178ca:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80178cc:	4b26      	ldr	r3, [pc, #152]	@ (8017968 <tcp_input+0x7f8>)
 80178ce:	2200      	movs	r2, #0
 80178d0:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80178d2:	4b26      	ldr	r3, [pc, #152]	@ (801796c <tcp_input+0x7fc>)
 80178d4:	685b      	ldr	r3, [r3, #4]
 80178d6:	2b00      	cmp	r3, #0
 80178d8:	d03f      	beq.n	801795a <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80178da:	4b24      	ldr	r3, [pc, #144]	@ (801796c <tcp_input+0x7fc>)
 80178dc:	685b      	ldr	r3, [r3, #4]
 80178de:	4618      	mov	r0, r3
 80178e0:	f7fd fd6e 	bl	80153c0 <pbuf_free>
      inseg.p = NULL;
 80178e4:	4b21      	ldr	r3, [pc, #132]	@ (801796c <tcp_input+0x7fc>)
 80178e6:	2200      	movs	r2, #0
 80178e8:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80178ea:	e036      	b.n	801795a <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80178ec:	4b20      	ldr	r3, [pc, #128]	@ (8017970 <tcp_input+0x800>)
 80178ee:	681b      	ldr	r3, [r3, #0]
 80178f0:	899b      	ldrh	r3, [r3, #12]
 80178f2:	b29b      	uxth	r3, r3
 80178f4:	4618      	mov	r0, r3
 80178f6:	f7fc f971 	bl	8013bdc <lwip_htons>
 80178fa:	4603      	mov	r3, r0
 80178fc:	b2db      	uxtb	r3, r3
 80178fe:	f003 0304 	and.w	r3, r3, #4
 8017902:	2b00      	cmp	r3, #0
 8017904:	d118      	bne.n	8017938 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017906:	4b1b      	ldr	r3, [pc, #108]	@ (8017974 <tcp_input+0x804>)
 8017908:	6819      	ldr	r1, [r3, #0]
 801790a:	4b1b      	ldr	r3, [pc, #108]	@ (8017978 <tcp_input+0x808>)
 801790c:	881b      	ldrh	r3, [r3, #0]
 801790e:	461a      	mov	r2, r3
 8017910:	4b1a      	ldr	r3, [pc, #104]	@ (801797c <tcp_input+0x80c>)
 8017912:	681b      	ldr	r3, [r3, #0]
 8017914:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017916:	4b16      	ldr	r3, [pc, #88]	@ (8017970 <tcp_input+0x800>)
 8017918:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801791a:	885b      	ldrh	r3, [r3, #2]
 801791c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801791e:	4a14      	ldr	r2, [pc, #80]	@ (8017970 <tcp_input+0x800>)
 8017920:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017922:	8812      	ldrh	r2, [r2, #0]
 8017924:	b292      	uxth	r2, r2
 8017926:	9202      	str	r2, [sp, #8]
 8017928:	9301      	str	r3, [sp, #4]
 801792a:	4b15      	ldr	r3, [pc, #84]	@ (8017980 <tcp_input+0x810>)
 801792c:	9300      	str	r3, [sp, #0]
 801792e:	4b15      	ldr	r3, [pc, #84]	@ (8017984 <tcp_input+0x814>)
 8017930:	4602      	mov	r2, r0
 8017932:	2000      	movs	r0, #0
 8017934:	f003 f816 	bl	801a964 <tcp_rst>
    pbuf_free(p);
 8017938:	6878      	ldr	r0, [r7, #4]
 801793a:	f7fd fd41 	bl	80153c0 <pbuf_free>
  return;
 801793e:	e00c      	b.n	801795a <tcp_input+0x7ea>
    goto dropped;
 8017940:	bf00      	nop
 8017942:	e006      	b.n	8017952 <tcp_input+0x7e2>
    goto dropped;
 8017944:	bf00      	nop
 8017946:	e004      	b.n	8017952 <tcp_input+0x7e2>
    goto dropped;
 8017948:	bf00      	nop
 801794a:	e002      	b.n	8017952 <tcp_input+0x7e2>
      goto dropped;
 801794c:	bf00      	nop
 801794e:	e000      	b.n	8017952 <tcp_input+0x7e2>
      goto dropped;
 8017950:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8017952:	6878      	ldr	r0, [r7, #4]
 8017954:	f7fd fd34 	bl	80153c0 <pbuf_free>
 8017958:	e000      	b.n	801795c <tcp_input+0x7ec>
  return;
 801795a:	bf00      	nop
}
 801795c:	3724      	adds	r7, #36	@ 0x24
 801795e:	46bd      	mov	sp, r7
 8017960:	bd90      	pop	{r4, r7, pc}
 8017962:	bf00      	nop
 8017964:	20012b48 	.word	0x20012b48
 8017968:	20012b44 	.word	0x20012b44
 801796c:	20012b14 	.word	0x20012b14
 8017970:	20012b24 	.word	0x20012b24
 8017974:	20012b38 	.word	0x20012b38
 8017978:	20012b3e 	.word	0x20012b3e
 801797c:	20012b34 	.word	0x20012b34
 8017980:	2000f3b8 	.word	0x2000f3b8
 8017984:	2000f3bc 	.word	0x2000f3bc

08017988 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b082      	sub	sp, #8
 801798c:	af00      	add	r7, sp, #0
 801798e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8017990:	687b      	ldr	r3, [r7, #4]
 8017992:	2b00      	cmp	r3, #0
 8017994:	d106      	bne.n	80179a4 <tcp_input_delayed_close+0x1c>
 8017996:	4b17      	ldr	r3, [pc, #92]	@ (80179f4 <tcp_input_delayed_close+0x6c>)
 8017998:	f240 225a 	movw	r2, #602	@ 0x25a
 801799c:	4916      	ldr	r1, [pc, #88]	@ (80179f8 <tcp_input_delayed_close+0x70>)
 801799e:	4817      	ldr	r0, [pc, #92]	@ (80179fc <tcp_input_delayed_close+0x74>)
 80179a0:	f006 fcde 	bl	801e360 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80179a4:	4b16      	ldr	r3, [pc, #88]	@ (8017a00 <tcp_input_delayed_close+0x78>)
 80179a6:	781b      	ldrb	r3, [r3, #0]
 80179a8:	f003 0310 	and.w	r3, r3, #16
 80179ac:	2b00      	cmp	r3, #0
 80179ae:	d01c      	beq.n	80179ea <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80179b0:	687b      	ldr	r3, [r7, #4]
 80179b2:	8b5b      	ldrh	r3, [r3, #26]
 80179b4:	f003 0310 	and.w	r3, r3, #16
 80179b8:	2b00      	cmp	r3, #0
 80179ba:	d10d      	bne.n	80179d8 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80179c2:	2b00      	cmp	r3, #0
 80179c4:	d008      	beq.n	80179d8 <tcp_input_delayed_close+0x50>
 80179c6:	687b      	ldr	r3, [r7, #4]
 80179c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80179cc:	687a      	ldr	r2, [r7, #4]
 80179ce:	6912      	ldr	r2, [r2, #16]
 80179d0:	f06f 010e 	mvn.w	r1, #14
 80179d4:	4610      	mov	r0, r2
 80179d6:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80179d8:	6879      	ldr	r1, [r7, #4]
 80179da:	480a      	ldr	r0, [pc, #40]	@ (8017a04 <tcp_input_delayed_close+0x7c>)
 80179dc:	f7ff fa50 	bl	8016e80 <tcp_pcb_remove>
    tcp_free(pcb);
 80179e0:	6878      	ldr	r0, [r7, #4]
 80179e2:	f7fe f83b 	bl	8015a5c <tcp_free>
    return 1;
 80179e6:	2301      	movs	r3, #1
 80179e8:	e000      	b.n	80179ec <tcp_input_delayed_close+0x64>
  }
  return 0;
 80179ea:	2300      	movs	r3, #0
}
 80179ec:	4618      	mov	r0, r3
 80179ee:	3708      	adds	r7, #8
 80179f0:	46bd      	mov	sp, r7
 80179f2:	bd80      	pop	{r7, pc}
 80179f4:	08020d04 	.word	0x08020d04
 80179f8:	08020ed4 	.word	0x08020ed4
 80179fc:	08020d50 	.word	0x08020d50
 8017a00:	20012b41 	.word	0x20012b41
 8017a04:	20012b08 	.word	0x20012b08

08017a08 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8017a08:	b590      	push	{r4, r7, lr}
 8017a0a:	b08b      	sub	sp, #44	@ 0x2c
 8017a0c:	af04      	add	r7, sp, #16
 8017a0e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8017a10:	4b6f      	ldr	r3, [pc, #444]	@ (8017bd0 <tcp_listen_input+0x1c8>)
 8017a12:	781b      	ldrb	r3, [r3, #0]
 8017a14:	f003 0304 	and.w	r3, r3, #4
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	f040 80d2 	bne.w	8017bc2 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d106      	bne.n	8017a32 <tcp_listen_input+0x2a>
 8017a24:	4b6b      	ldr	r3, [pc, #428]	@ (8017bd4 <tcp_listen_input+0x1cc>)
 8017a26:	f240 2281 	movw	r2, #641	@ 0x281
 8017a2a:	496b      	ldr	r1, [pc, #428]	@ (8017bd8 <tcp_listen_input+0x1d0>)
 8017a2c:	486b      	ldr	r0, [pc, #428]	@ (8017bdc <tcp_listen_input+0x1d4>)
 8017a2e:	f006 fc97 	bl	801e360 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8017a32:	4b67      	ldr	r3, [pc, #412]	@ (8017bd0 <tcp_listen_input+0x1c8>)
 8017a34:	781b      	ldrb	r3, [r3, #0]
 8017a36:	f003 0310 	and.w	r3, r3, #16
 8017a3a:	2b00      	cmp	r3, #0
 8017a3c:	d019      	beq.n	8017a72 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017a3e:	4b68      	ldr	r3, [pc, #416]	@ (8017be0 <tcp_listen_input+0x1d8>)
 8017a40:	6819      	ldr	r1, [r3, #0]
 8017a42:	4b68      	ldr	r3, [pc, #416]	@ (8017be4 <tcp_listen_input+0x1dc>)
 8017a44:	881b      	ldrh	r3, [r3, #0]
 8017a46:	461a      	mov	r2, r3
 8017a48:	4b67      	ldr	r3, [pc, #412]	@ (8017be8 <tcp_listen_input+0x1e0>)
 8017a4a:	681b      	ldr	r3, [r3, #0]
 8017a4c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017a4e:	4b67      	ldr	r3, [pc, #412]	@ (8017bec <tcp_listen_input+0x1e4>)
 8017a50:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017a52:	885b      	ldrh	r3, [r3, #2]
 8017a54:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017a56:	4a65      	ldr	r2, [pc, #404]	@ (8017bec <tcp_listen_input+0x1e4>)
 8017a58:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017a5a:	8812      	ldrh	r2, [r2, #0]
 8017a5c:	b292      	uxth	r2, r2
 8017a5e:	9202      	str	r2, [sp, #8]
 8017a60:	9301      	str	r3, [sp, #4]
 8017a62:	4b63      	ldr	r3, [pc, #396]	@ (8017bf0 <tcp_listen_input+0x1e8>)
 8017a64:	9300      	str	r3, [sp, #0]
 8017a66:	4b63      	ldr	r3, [pc, #396]	@ (8017bf4 <tcp_listen_input+0x1ec>)
 8017a68:	4602      	mov	r2, r0
 8017a6a:	6878      	ldr	r0, [r7, #4]
 8017a6c:	f002 ff7a 	bl	801a964 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8017a70:	e0a9      	b.n	8017bc6 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8017a72:	4b57      	ldr	r3, [pc, #348]	@ (8017bd0 <tcp_listen_input+0x1c8>)
 8017a74:	781b      	ldrb	r3, [r3, #0]
 8017a76:	f003 0302 	and.w	r3, r3, #2
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	f000 80a3 	beq.w	8017bc6 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8017a80:	687b      	ldr	r3, [r7, #4]
 8017a82:	7d5b      	ldrb	r3, [r3, #21]
 8017a84:	4618      	mov	r0, r3
 8017a86:	f7ff f927 	bl	8016cd8 <tcp_alloc>
 8017a8a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8017a8c:	697b      	ldr	r3, [r7, #20]
 8017a8e:	2b00      	cmp	r3, #0
 8017a90:	d111      	bne.n	8017ab6 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	699b      	ldr	r3, [r3, #24]
 8017a96:	2b00      	cmp	r3, #0
 8017a98:	d00a      	beq.n	8017ab0 <tcp_listen_input+0xa8>
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	699b      	ldr	r3, [r3, #24]
 8017a9e:	687a      	ldr	r2, [r7, #4]
 8017aa0:	6910      	ldr	r0, [r2, #16]
 8017aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8017aa6:	2100      	movs	r1, #0
 8017aa8:	4798      	blx	r3
 8017aaa:	4603      	mov	r3, r0
 8017aac:	73bb      	strb	r3, [r7, #14]
      return;
 8017aae:	e08b      	b.n	8017bc8 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8017ab0:	23f0      	movs	r3, #240	@ 0xf0
 8017ab2:	73bb      	strb	r3, [r7, #14]
      return;
 8017ab4:	e088      	b.n	8017bc8 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8017ab6:	4b50      	ldr	r3, [pc, #320]	@ (8017bf8 <tcp_listen_input+0x1f0>)
 8017ab8:	695a      	ldr	r2, [r3, #20]
 8017aba:	697b      	ldr	r3, [r7, #20]
 8017abc:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8017abe:	4b4e      	ldr	r3, [pc, #312]	@ (8017bf8 <tcp_listen_input+0x1f0>)
 8017ac0:	691a      	ldr	r2, [r3, #16]
 8017ac2:	697b      	ldr	r3, [r7, #20]
 8017ac4:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	8ada      	ldrh	r2, [r3, #22]
 8017aca:	697b      	ldr	r3, [r7, #20]
 8017acc:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8017ace:	4b47      	ldr	r3, [pc, #284]	@ (8017bec <tcp_listen_input+0x1e4>)
 8017ad0:	681b      	ldr	r3, [r3, #0]
 8017ad2:	881b      	ldrh	r3, [r3, #0]
 8017ad4:	b29a      	uxth	r2, r3
 8017ad6:	697b      	ldr	r3, [r7, #20]
 8017ad8:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8017ada:	697b      	ldr	r3, [r7, #20]
 8017adc:	2203      	movs	r2, #3
 8017ade:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8017ae0:	4b41      	ldr	r3, [pc, #260]	@ (8017be8 <tcp_listen_input+0x1e0>)
 8017ae2:	681b      	ldr	r3, [r3, #0]
 8017ae4:	1c5a      	adds	r2, r3, #1
 8017ae6:	697b      	ldr	r3, [r7, #20]
 8017ae8:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8017aea:	697b      	ldr	r3, [r7, #20]
 8017aec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017aee:	697b      	ldr	r3, [r7, #20]
 8017af0:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8017af2:	6978      	ldr	r0, [r7, #20]
 8017af4:	f7ff fa58 	bl	8016fa8 <tcp_next_iss>
 8017af8:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8017afa:	697b      	ldr	r3, [r7, #20]
 8017afc:	693a      	ldr	r2, [r7, #16]
 8017afe:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8017b00:	697b      	ldr	r3, [r7, #20]
 8017b02:	693a      	ldr	r2, [r7, #16]
 8017b04:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8017b06:	697b      	ldr	r3, [r7, #20]
 8017b08:	693a      	ldr	r2, [r7, #16]
 8017b0a:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8017b0c:	697b      	ldr	r3, [r7, #20]
 8017b0e:	693a      	ldr	r2, [r7, #16]
 8017b10:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8017b12:	4b35      	ldr	r3, [pc, #212]	@ (8017be8 <tcp_listen_input+0x1e0>)
 8017b14:	681b      	ldr	r3, [r3, #0]
 8017b16:	1e5a      	subs	r2, r3, #1
 8017b18:	697b      	ldr	r3, [r7, #20]
 8017b1a:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	691a      	ldr	r2, [r3, #16]
 8017b20:	697b      	ldr	r3, [r7, #20]
 8017b22:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8017b24:	697b      	ldr	r3, [r7, #20]
 8017b26:	687a      	ldr	r2, [r7, #4]
 8017b28:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8017b2a:	687b      	ldr	r3, [r7, #4]
 8017b2c:	7a5b      	ldrb	r3, [r3, #9]
 8017b2e:	f003 030c 	and.w	r3, r3, #12
 8017b32:	b2da      	uxtb	r2, r3
 8017b34:	697b      	ldr	r3, [r7, #20]
 8017b36:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	7a1a      	ldrb	r2, [r3, #8]
 8017b3c:	697b      	ldr	r3, [r7, #20]
 8017b3e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8017b40:	4b2e      	ldr	r3, [pc, #184]	@ (8017bfc <tcp_listen_input+0x1f4>)
 8017b42:	681a      	ldr	r2, [r3, #0]
 8017b44:	697b      	ldr	r3, [r7, #20]
 8017b46:	60da      	str	r2, [r3, #12]
 8017b48:	4a2c      	ldr	r2, [pc, #176]	@ (8017bfc <tcp_listen_input+0x1f4>)
 8017b4a:	697b      	ldr	r3, [r7, #20]
 8017b4c:	6013      	str	r3, [r2, #0]
 8017b4e:	f003 f8cb 	bl	801ace8 <tcp_timer_needed>
 8017b52:	4b2b      	ldr	r3, [pc, #172]	@ (8017c00 <tcp_listen_input+0x1f8>)
 8017b54:	2201      	movs	r2, #1
 8017b56:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8017b58:	6978      	ldr	r0, [r7, #20]
 8017b5a:	f001 fd8b 	bl	8019674 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8017b5e:	4b23      	ldr	r3, [pc, #140]	@ (8017bec <tcp_listen_input+0x1e4>)
 8017b60:	681b      	ldr	r3, [r3, #0]
 8017b62:	89db      	ldrh	r3, [r3, #14]
 8017b64:	b29a      	uxth	r2, r3
 8017b66:	697b      	ldr	r3, [r7, #20]
 8017b68:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8017b6c:	697b      	ldr	r3, [r7, #20]
 8017b6e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017b72:	697b      	ldr	r3, [r7, #20]
 8017b74:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8017b78:	697b      	ldr	r3, [r7, #20]
 8017b7a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8017b7c:	697b      	ldr	r3, [r7, #20]
 8017b7e:	3304      	adds	r3, #4
 8017b80:	4618      	mov	r0, r3
 8017b82:	f005 f80f 	bl	801cba4 <ip4_route>
 8017b86:	4601      	mov	r1, r0
 8017b88:	697b      	ldr	r3, [r7, #20]
 8017b8a:	3304      	adds	r3, #4
 8017b8c:	461a      	mov	r2, r3
 8017b8e:	4620      	mov	r0, r4
 8017b90:	f7ff fa30 	bl	8016ff4 <tcp_eff_send_mss_netif>
 8017b94:	4603      	mov	r3, r0
 8017b96:	461a      	mov	r2, r3
 8017b98:	697b      	ldr	r3, [r7, #20]
 8017b9a:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8017b9c:	2112      	movs	r1, #18
 8017b9e:	6978      	ldr	r0, [r7, #20]
 8017ba0:	f002 f83e 	bl	8019c20 <tcp_enqueue_flags>
 8017ba4:	4603      	mov	r3, r0
 8017ba6:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8017ba8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017bac:	2b00      	cmp	r3, #0
 8017bae:	d004      	beq.n	8017bba <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8017bb0:	2100      	movs	r1, #0
 8017bb2:	6978      	ldr	r0, [r7, #20]
 8017bb4:	f7fe f97c 	bl	8015eb0 <tcp_abandon>
      return;
 8017bb8:	e006      	b.n	8017bc8 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8017bba:	6978      	ldr	r0, [r7, #20]
 8017bbc:	f002 f91e 	bl	8019dfc <tcp_output>
  return;
 8017bc0:	e001      	b.n	8017bc6 <tcp_listen_input+0x1be>
    return;
 8017bc2:	bf00      	nop
 8017bc4:	e000      	b.n	8017bc8 <tcp_listen_input+0x1c0>
  return;
 8017bc6:	bf00      	nop
}
 8017bc8:	371c      	adds	r7, #28
 8017bca:	46bd      	mov	sp, r7
 8017bcc:	bd90      	pop	{r4, r7, pc}
 8017bce:	bf00      	nop
 8017bd0:	20012b40 	.word	0x20012b40
 8017bd4:	08020d04 	.word	0x08020d04
 8017bd8:	08020efc 	.word	0x08020efc
 8017bdc:	08020d50 	.word	0x08020d50
 8017be0:	20012b38 	.word	0x20012b38
 8017be4:	20012b3e 	.word	0x20012b3e
 8017be8:	20012b34 	.word	0x20012b34
 8017bec:	20012b24 	.word	0x20012b24
 8017bf0:	2000f3b8 	.word	0x2000f3b8
 8017bf4:	2000f3bc 	.word	0x2000f3bc
 8017bf8:	2000f3a8 	.word	0x2000f3a8
 8017bfc:	20012b08 	.word	0x20012b08
 8017c00:	20012b10 	.word	0x20012b10

08017c04 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8017c04:	b580      	push	{r7, lr}
 8017c06:	b086      	sub	sp, #24
 8017c08:	af04      	add	r7, sp, #16
 8017c0a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8017c0c:	4b2f      	ldr	r3, [pc, #188]	@ (8017ccc <tcp_timewait_input+0xc8>)
 8017c0e:	781b      	ldrb	r3, [r3, #0]
 8017c10:	f003 0304 	and.w	r3, r3, #4
 8017c14:	2b00      	cmp	r3, #0
 8017c16:	d153      	bne.n	8017cc0 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8017c18:	687b      	ldr	r3, [r7, #4]
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d106      	bne.n	8017c2c <tcp_timewait_input+0x28>
 8017c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8017cd0 <tcp_timewait_input+0xcc>)
 8017c20:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8017c24:	492b      	ldr	r1, [pc, #172]	@ (8017cd4 <tcp_timewait_input+0xd0>)
 8017c26:	482c      	ldr	r0, [pc, #176]	@ (8017cd8 <tcp_timewait_input+0xd4>)
 8017c28:	f006 fb9a 	bl	801e360 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8017c2c:	4b27      	ldr	r3, [pc, #156]	@ (8017ccc <tcp_timewait_input+0xc8>)
 8017c2e:	781b      	ldrb	r3, [r3, #0]
 8017c30:	f003 0302 	and.w	r3, r3, #2
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	d02a      	beq.n	8017c8e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8017c38:	4b28      	ldr	r3, [pc, #160]	@ (8017cdc <tcp_timewait_input+0xd8>)
 8017c3a:	681a      	ldr	r2, [r3, #0]
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017c40:	1ad3      	subs	r3, r2, r3
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	db2d      	blt.n	8017ca2 <tcp_timewait_input+0x9e>
 8017c46:	4b25      	ldr	r3, [pc, #148]	@ (8017cdc <tcp_timewait_input+0xd8>)
 8017c48:	681a      	ldr	r2, [r3, #0]
 8017c4a:	687b      	ldr	r3, [r7, #4]
 8017c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017c4e:	6879      	ldr	r1, [r7, #4]
 8017c50:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017c52:	440b      	add	r3, r1
 8017c54:	1ad3      	subs	r3, r2, r3
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	dc23      	bgt.n	8017ca2 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017c5a:	4b21      	ldr	r3, [pc, #132]	@ (8017ce0 <tcp_timewait_input+0xdc>)
 8017c5c:	6819      	ldr	r1, [r3, #0]
 8017c5e:	4b21      	ldr	r3, [pc, #132]	@ (8017ce4 <tcp_timewait_input+0xe0>)
 8017c60:	881b      	ldrh	r3, [r3, #0]
 8017c62:	461a      	mov	r2, r3
 8017c64:	4b1d      	ldr	r3, [pc, #116]	@ (8017cdc <tcp_timewait_input+0xd8>)
 8017c66:	681b      	ldr	r3, [r3, #0]
 8017c68:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8017ce8 <tcp_timewait_input+0xe4>)
 8017c6c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017c6e:	885b      	ldrh	r3, [r3, #2]
 8017c70:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017c72:	4a1d      	ldr	r2, [pc, #116]	@ (8017ce8 <tcp_timewait_input+0xe4>)
 8017c74:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017c76:	8812      	ldrh	r2, [r2, #0]
 8017c78:	b292      	uxth	r2, r2
 8017c7a:	9202      	str	r2, [sp, #8]
 8017c7c:	9301      	str	r3, [sp, #4]
 8017c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8017cec <tcp_timewait_input+0xe8>)
 8017c80:	9300      	str	r3, [sp, #0]
 8017c82:	4b1b      	ldr	r3, [pc, #108]	@ (8017cf0 <tcp_timewait_input+0xec>)
 8017c84:	4602      	mov	r2, r0
 8017c86:	6878      	ldr	r0, [r7, #4]
 8017c88:	f002 fe6c 	bl	801a964 <tcp_rst>
      return;
 8017c8c:	e01b      	b.n	8017cc6 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8017c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8017ccc <tcp_timewait_input+0xc8>)
 8017c90:	781b      	ldrb	r3, [r3, #0]
 8017c92:	f003 0301 	and.w	r3, r3, #1
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d003      	beq.n	8017ca2 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8017c9a:	4b16      	ldr	r3, [pc, #88]	@ (8017cf4 <tcp_timewait_input+0xf0>)
 8017c9c:	681a      	ldr	r2, [r3, #0]
 8017c9e:	687b      	ldr	r3, [r7, #4]
 8017ca0:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8017ca2:	4b10      	ldr	r3, [pc, #64]	@ (8017ce4 <tcp_timewait_input+0xe0>)
 8017ca4:	881b      	ldrh	r3, [r3, #0]
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d00c      	beq.n	8017cc4 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	8b5b      	ldrh	r3, [r3, #26]
 8017cae:	f043 0302 	orr.w	r3, r3, #2
 8017cb2:	b29a      	uxth	r2, r3
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017cb8:	6878      	ldr	r0, [r7, #4]
 8017cba:	f002 f89f 	bl	8019dfc <tcp_output>
  }
  return;
 8017cbe:	e001      	b.n	8017cc4 <tcp_timewait_input+0xc0>
    return;
 8017cc0:	bf00      	nop
 8017cc2:	e000      	b.n	8017cc6 <tcp_timewait_input+0xc2>
  return;
 8017cc4:	bf00      	nop
}
 8017cc6:	3708      	adds	r7, #8
 8017cc8:	46bd      	mov	sp, r7
 8017cca:	bd80      	pop	{r7, pc}
 8017ccc:	20012b40 	.word	0x20012b40
 8017cd0:	08020d04 	.word	0x08020d04
 8017cd4:	08020f1c 	.word	0x08020f1c
 8017cd8:	08020d50 	.word	0x08020d50
 8017cdc:	20012b34 	.word	0x20012b34
 8017ce0:	20012b38 	.word	0x20012b38
 8017ce4:	20012b3e 	.word	0x20012b3e
 8017ce8:	20012b24 	.word	0x20012b24
 8017cec:	2000f3b8 	.word	0x2000f3b8
 8017cf0:	2000f3bc 	.word	0x2000f3bc
 8017cf4:	20012afc 	.word	0x20012afc

08017cf8 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8017cf8:	b590      	push	{r4, r7, lr}
 8017cfa:	b08d      	sub	sp, #52	@ 0x34
 8017cfc:	af04      	add	r7, sp, #16
 8017cfe:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8017d00:	2300      	movs	r3, #0
 8017d02:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8017d04:	2300      	movs	r3, #0
 8017d06:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8017d08:	687b      	ldr	r3, [r7, #4]
 8017d0a:	2b00      	cmp	r3, #0
 8017d0c:	d106      	bne.n	8017d1c <tcp_process+0x24>
 8017d0e:	4b9d      	ldr	r3, [pc, #628]	@ (8017f84 <tcp_process+0x28c>)
 8017d10:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8017d14:	499c      	ldr	r1, [pc, #624]	@ (8017f88 <tcp_process+0x290>)
 8017d16:	489d      	ldr	r0, [pc, #628]	@ (8017f8c <tcp_process+0x294>)
 8017d18:	f006 fb22 	bl	801e360 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8017d1c:	4b9c      	ldr	r3, [pc, #624]	@ (8017f90 <tcp_process+0x298>)
 8017d1e:	781b      	ldrb	r3, [r3, #0]
 8017d20:	f003 0304 	and.w	r3, r3, #4
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	d04e      	beq.n	8017dc6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	7d1b      	ldrb	r3, [r3, #20]
 8017d2c:	2b02      	cmp	r3, #2
 8017d2e:	d108      	bne.n	8017d42 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017d34:	4b97      	ldr	r3, [pc, #604]	@ (8017f94 <tcp_process+0x29c>)
 8017d36:	681b      	ldr	r3, [r3, #0]
 8017d38:	429a      	cmp	r2, r3
 8017d3a:	d123      	bne.n	8017d84 <tcp_process+0x8c>
        acceptable = 1;
 8017d3c:	2301      	movs	r3, #1
 8017d3e:	76fb      	strb	r3, [r7, #27]
 8017d40:	e020      	b.n	8017d84 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017d46:	4b94      	ldr	r3, [pc, #592]	@ (8017f98 <tcp_process+0x2a0>)
 8017d48:	681b      	ldr	r3, [r3, #0]
 8017d4a:	429a      	cmp	r2, r3
 8017d4c:	d102      	bne.n	8017d54 <tcp_process+0x5c>
        acceptable = 1;
 8017d4e:	2301      	movs	r3, #1
 8017d50:	76fb      	strb	r3, [r7, #27]
 8017d52:	e017      	b.n	8017d84 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017d54:	4b90      	ldr	r3, [pc, #576]	@ (8017f98 <tcp_process+0x2a0>)
 8017d56:	681a      	ldr	r2, [r3, #0]
 8017d58:	687b      	ldr	r3, [r7, #4]
 8017d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d5c:	1ad3      	subs	r3, r2, r3
 8017d5e:	2b00      	cmp	r3, #0
 8017d60:	db10      	blt.n	8017d84 <tcp_process+0x8c>
 8017d62:	4b8d      	ldr	r3, [pc, #564]	@ (8017f98 <tcp_process+0x2a0>)
 8017d64:	681a      	ldr	r2, [r3, #0]
 8017d66:	687b      	ldr	r3, [r7, #4]
 8017d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d6a:	6879      	ldr	r1, [r7, #4]
 8017d6c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017d6e:	440b      	add	r3, r1
 8017d70:	1ad3      	subs	r3, r2, r3
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	dc06      	bgt.n	8017d84 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	8b5b      	ldrh	r3, [r3, #26]
 8017d7a:	f043 0302 	orr.w	r3, r3, #2
 8017d7e:	b29a      	uxth	r2, r3
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8017d84:	7efb      	ldrb	r3, [r7, #27]
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d01b      	beq.n	8017dc2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8017d8a:	687b      	ldr	r3, [r7, #4]
 8017d8c:	7d1b      	ldrb	r3, [r3, #20]
 8017d8e:	2b00      	cmp	r3, #0
 8017d90:	d106      	bne.n	8017da0 <tcp_process+0xa8>
 8017d92:	4b7c      	ldr	r3, [pc, #496]	@ (8017f84 <tcp_process+0x28c>)
 8017d94:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8017d98:	4980      	ldr	r1, [pc, #512]	@ (8017f9c <tcp_process+0x2a4>)
 8017d9a:	487c      	ldr	r0, [pc, #496]	@ (8017f8c <tcp_process+0x294>)
 8017d9c:	f006 fae0 	bl	801e360 <iprintf>
      recv_flags |= TF_RESET;
 8017da0:	4b7f      	ldr	r3, [pc, #508]	@ (8017fa0 <tcp_process+0x2a8>)
 8017da2:	781b      	ldrb	r3, [r3, #0]
 8017da4:	f043 0308 	orr.w	r3, r3, #8
 8017da8:	b2da      	uxtb	r2, r3
 8017daa:	4b7d      	ldr	r3, [pc, #500]	@ (8017fa0 <tcp_process+0x2a8>)
 8017dac:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8017dae:	687b      	ldr	r3, [r7, #4]
 8017db0:	8b5b      	ldrh	r3, [r3, #26]
 8017db2:	f023 0301 	bic.w	r3, r3, #1
 8017db6:	b29a      	uxth	r2, r3
 8017db8:	687b      	ldr	r3, [r7, #4]
 8017dba:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8017dbc:	f06f 030d 	mvn.w	r3, #13
 8017dc0:	e37a      	b.n	80184b8 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	e378      	b.n	80184b8 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8017dc6:	4b72      	ldr	r3, [pc, #456]	@ (8017f90 <tcp_process+0x298>)
 8017dc8:	781b      	ldrb	r3, [r3, #0]
 8017dca:	f003 0302 	and.w	r3, r3, #2
 8017dce:	2b00      	cmp	r3, #0
 8017dd0:	d010      	beq.n	8017df4 <tcp_process+0xfc>
 8017dd2:	687b      	ldr	r3, [r7, #4]
 8017dd4:	7d1b      	ldrb	r3, [r3, #20]
 8017dd6:	2b02      	cmp	r3, #2
 8017dd8:	d00c      	beq.n	8017df4 <tcp_process+0xfc>
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	7d1b      	ldrb	r3, [r3, #20]
 8017dde:	2b03      	cmp	r3, #3
 8017de0:	d008      	beq.n	8017df4 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8017de2:	687b      	ldr	r3, [r7, #4]
 8017de4:	8b5b      	ldrh	r3, [r3, #26]
 8017de6:	f043 0302 	orr.w	r3, r3, #2
 8017dea:	b29a      	uxth	r2, r3
 8017dec:	687b      	ldr	r3, [r7, #4]
 8017dee:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8017df0:	2300      	movs	r3, #0
 8017df2:	e361      	b.n	80184b8 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	8b5b      	ldrh	r3, [r3, #26]
 8017df8:	f003 0310 	and.w	r3, r3, #16
 8017dfc:	2b00      	cmp	r3, #0
 8017dfe:	d103      	bne.n	8017e08 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017e00:	4b68      	ldr	r3, [pc, #416]	@ (8017fa4 <tcp_process+0x2ac>)
 8017e02:	681a      	ldr	r2, [r3, #0]
 8017e04:	687b      	ldr	r3, [r7, #4]
 8017e06:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017e08:	687b      	ldr	r3, [r7, #4]
 8017e0a:	2200      	movs	r2, #0
 8017e0c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	2200      	movs	r2, #0
 8017e14:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8017e18:	6878      	ldr	r0, [r7, #4]
 8017e1a:	f001 fc2b 	bl	8019674 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	7d1b      	ldrb	r3, [r3, #20]
 8017e22:	3b02      	subs	r3, #2
 8017e24:	2b07      	cmp	r3, #7
 8017e26:	f200 8337 	bhi.w	8018498 <tcp_process+0x7a0>
 8017e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8017e30 <tcp_process+0x138>)
 8017e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e30:	08017e51 	.word	0x08017e51
 8017e34:	08018081 	.word	0x08018081
 8017e38:	080181f9 	.word	0x080181f9
 8017e3c:	08018223 	.word	0x08018223
 8017e40:	08018347 	.word	0x08018347
 8017e44:	080181f9 	.word	0x080181f9
 8017e48:	080183d3 	.word	0x080183d3
 8017e4c:	08018463 	.word	0x08018463
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8017e50:	4b4f      	ldr	r3, [pc, #316]	@ (8017f90 <tcp_process+0x298>)
 8017e52:	781b      	ldrb	r3, [r3, #0]
 8017e54:	f003 0310 	and.w	r3, r3, #16
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	f000 80e4 	beq.w	8018026 <tcp_process+0x32e>
 8017e5e:	4b4c      	ldr	r3, [pc, #304]	@ (8017f90 <tcp_process+0x298>)
 8017e60:	781b      	ldrb	r3, [r3, #0]
 8017e62:	f003 0302 	and.w	r3, r3, #2
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	f000 80dd 	beq.w	8018026 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8017e6c:	687b      	ldr	r3, [r7, #4]
 8017e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017e70:	1c5a      	adds	r2, r3, #1
 8017e72:	4b48      	ldr	r3, [pc, #288]	@ (8017f94 <tcp_process+0x29c>)
 8017e74:	681b      	ldr	r3, [r3, #0]
 8017e76:	429a      	cmp	r2, r3
 8017e78:	f040 80d5 	bne.w	8018026 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8017e7c:	4b46      	ldr	r3, [pc, #280]	@ (8017f98 <tcp_process+0x2a0>)
 8017e7e:	681b      	ldr	r3, [r3, #0]
 8017e80:	1c5a      	adds	r2, r3, #1
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8017e86:	687b      	ldr	r3, [r7, #4]
 8017e88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017e8a:	687b      	ldr	r3, [r7, #4]
 8017e8c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8017e8e:	4b41      	ldr	r3, [pc, #260]	@ (8017f94 <tcp_process+0x29c>)
 8017e90:	681a      	ldr	r2, [r3, #0]
 8017e92:	687b      	ldr	r3, [r7, #4]
 8017e94:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8017e96:	4b44      	ldr	r3, [pc, #272]	@ (8017fa8 <tcp_process+0x2b0>)
 8017e98:	681b      	ldr	r3, [r3, #0]
 8017e9a:	89db      	ldrh	r3, [r3, #14]
 8017e9c:	b29a      	uxth	r2, r3
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017ea4:	687b      	ldr	r3, [r7, #4]
 8017ea6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8017eb0:	4b39      	ldr	r3, [pc, #228]	@ (8017f98 <tcp_process+0x2a0>)
 8017eb2:	681b      	ldr	r3, [r3, #0]
 8017eb4:	1e5a      	subs	r2, r3, #1
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	2204      	movs	r2, #4
 8017ebe:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8017ec0:	687b      	ldr	r3, [r7, #4]
 8017ec2:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	3304      	adds	r3, #4
 8017ec8:	4618      	mov	r0, r3
 8017eca:	f004 fe6b 	bl	801cba4 <ip4_route>
 8017ece:	4601      	mov	r1, r0
 8017ed0:	687b      	ldr	r3, [r7, #4]
 8017ed2:	3304      	adds	r3, #4
 8017ed4:	461a      	mov	r2, r3
 8017ed6:	4620      	mov	r0, r4
 8017ed8:	f7ff f88c 	bl	8016ff4 <tcp_eff_send_mss_netif>
 8017edc:	4603      	mov	r3, r0
 8017ede:	461a      	mov	r2, r3
 8017ee0:	687b      	ldr	r3, [r7, #4]
 8017ee2:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017ee4:	687b      	ldr	r3, [r7, #4]
 8017ee6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017ee8:	009a      	lsls	r2, r3, #2
 8017eea:	687b      	ldr	r3, [r7, #4]
 8017eec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017eee:	005b      	lsls	r3, r3, #1
 8017ef0:	f241 111c 	movw	r1, #4380	@ 0x111c
 8017ef4:	428b      	cmp	r3, r1
 8017ef6:	bf38      	it	cc
 8017ef8:	460b      	movcc	r3, r1
 8017efa:	429a      	cmp	r2, r3
 8017efc:	d204      	bcs.n	8017f08 <tcp_process+0x210>
 8017efe:	687b      	ldr	r3, [r7, #4]
 8017f00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f02:	009b      	lsls	r3, r3, #2
 8017f04:	b29b      	uxth	r3, r3
 8017f06:	e00d      	b.n	8017f24 <tcp_process+0x22c>
 8017f08:	687b      	ldr	r3, [r7, #4]
 8017f0a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f0c:	005b      	lsls	r3, r3, #1
 8017f0e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8017f12:	4293      	cmp	r3, r2
 8017f14:	d904      	bls.n	8017f20 <tcp_process+0x228>
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f1a:	005b      	lsls	r3, r3, #1
 8017f1c:	b29b      	uxth	r3, r3
 8017f1e:	e001      	b.n	8017f24 <tcp_process+0x22c>
 8017f20:	f241 131c 	movw	r3, #4380	@ 0x111c
 8017f24:	687a      	ldr	r2, [r7, #4]
 8017f26:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d106      	bne.n	8017f42 <tcp_process+0x24a>
 8017f34:	4b13      	ldr	r3, [pc, #76]	@ (8017f84 <tcp_process+0x28c>)
 8017f36:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8017f3a:	491c      	ldr	r1, [pc, #112]	@ (8017fac <tcp_process+0x2b4>)
 8017f3c:	4813      	ldr	r0, [pc, #76]	@ (8017f8c <tcp_process+0x294>)
 8017f3e:	f006 fa0f 	bl	801e360 <iprintf>
        --pcb->snd_queuelen;
 8017f42:	687b      	ldr	r3, [r7, #4]
 8017f44:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017f48:	3b01      	subs	r3, #1
 8017f4a:	b29a      	uxth	r2, r3
 8017f4c:	687b      	ldr	r3, [r7, #4]
 8017f4e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8017f52:	687b      	ldr	r3, [r7, #4]
 8017f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017f56:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8017f58:	69fb      	ldr	r3, [r7, #28]
 8017f5a:	2b00      	cmp	r3, #0
 8017f5c:	d12a      	bne.n	8017fb4 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8017f5e:	687b      	ldr	r3, [r7, #4]
 8017f60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017f62:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8017f64:	69fb      	ldr	r3, [r7, #28]
 8017f66:	2b00      	cmp	r3, #0
 8017f68:	d106      	bne.n	8017f78 <tcp_process+0x280>
 8017f6a:	4b06      	ldr	r3, [pc, #24]	@ (8017f84 <tcp_process+0x28c>)
 8017f6c:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8017f70:	490f      	ldr	r1, [pc, #60]	@ (8017fb0 <tcp_process+0x2b8>)
 8017f72:	4806      	ldr	r0, [pc, #24]	@ (8017f8c <tcp_process+0x294>)
 8017f74:	f006 f9f4 	bl	801e360 <iprintf>
          pcb->unsent = rseg->next;
 8017f78:	69fb      	ldr	r3, [r7, #28]
 8017f7a:	681a      	ldr	r2, [r3, #0]
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8017f80:	e01c      	b.n	8017fbc <tcp_process+0x2c4>
 8017f82:	bf00      	nop
 8017f84:	08020d04 	.word	0x08020d04
 8017f88:	08020f3c 	.word	0x08020f3c
 8017f8c:	08020d50 	.word	0x08020d50
 8017f90:	20012b40 	.word	0x20012b40
 8017f94:	20012b38 	.word	0x20012b38
 8017f98:	20012b34 	.word	0x20012b34
 8017f9c:	08020f58 	.word	0x08020f58
 8017fa0:	20012b41 	.word	0x20012b41
 8017fa4:	20012afc 	.word	0x20012afc
 8017fa8:	20012b24 	.word	0x20012b24
 8017fac:	08020f78 	.word	0x08020f78
 8017fb0:	08020f90 	.word	0x08020f90
        } else {
          pcb->unacked = rseg->next;
 8017fb4:	69fb      	ldr	r3, [r7, #28]
 8017fb6:	681a      	ldr	r2, [r3, #0]
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8017fbc:	69f8      	ldr	r0, [r7, #28]
 8017fbe:	f7fe fd22 	bl	8016a06 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8017fc2:	687b      	ldr	r3, [r7, #4]
 8017fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	d104      	bne.n	8017fd4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8017fca:	687b      	ldr	r3, [r7, #4]
 8017fcc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017fd0:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017fd2:	e006      	b.n	8017fe2 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	2200      	movs	r2, #0
 8017fd8:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8017fda:	687b      	ldr	r3, [r7, #4]
 8017fdc:	2200      	movs	r2, #0
 8017fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8017fe2:	687b      	ldr	r3, [r7, #4]
 8017fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	d00a      	beq.n	8018002 <tcp_process+0x30a>
 8017fec:	687b      	ldr	r3, [r7, #4]
 8017fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017ff2:	687a      	ldr	r2, [r7, #4]
 8017ff4:	6910      	ldr	r0, [r2, #16]
 8017ff6:	2200      	movs	r2, #0
 8017ff8:	6879      	ldr	r1, [r7, #4]
 8017ffa:	4798      	blx	r3
 8017ffc:	4603      	mov	r3, r0
 8017ffe:	76bb      	strb	r3, [r7, #26]
 8018000:	e001      	b.n	8018006 <tcp_process+0x30e>
 8018002:	2300      	movs	r3, #0
 8018004:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8018006:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801800a:	f113 0f0d 	cmn.w	r3, #13
 801800e:	d102      	bne.n	8018016 <tcp_process+0x31e>
          return ERR_ABRT;
 8018010:	f06f 030c 	mvn.w	r3, #12
 8018014:	e250      	b.n	80184b8 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8018016:	687b      	ldr	r3, [r7, #4]
 8018018:	8b5b      	ldrh	r3, [r3, #26]
 801801a:	f043 0302 	orr.w	r3, r3, #2
 801801e:	b29a      	uxth	r2, r3
 8018020:	687b      	ldr	r3, [r7, #4]
 8018022:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8018024:	e23a      	b.n	801849c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8018026:	4b98      	ldr	r3, [pc, #608]	@ (8018288 <tcp_process+0x590>)
 8018028:	781b      	ldrb	r3, [r3, #0]
 801802a:	f003 0310 	and.w	r3, r3, #16
 801802e:	2b00      	cmp	r3, #0
 8018030:	f000 8234 	beq.w	801849c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018034:	4b95      	ldr	r3, [pc, #596]	@ (801828c <tcp_process+0x594>)
 8018036:	6819      	ldr	r1, [r3, #0]
 8018038:	4b95      	ldr	r3, [pc, #596]	@ (8018290 <tcp_process+0x598>)
 801803a:	881b      	ldrh	r3, [r3, #0]
 801803c:	461a      	mov	r2, r3
 801803e:	4b95      	ldr	r3, [pc, #596]	@ (8018294 <tcp_process+0x59c>)
 8018040:	681b      	ldr	r3, [r3, #0]
 8018042:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018044:	4b94      	ldr	r3, [pc, #592]	@ (8018298 <tcp_process+0x5a0>)
 8018046:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018048:	885b      	ldrh	r3, [r3, #2]
 801804a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801804c:	4a92      	ldr	r2, [pc, #584]	@ (8018298 <tcp_process+0x5a0>)
 801804e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018050:	8812      	ldrh	r2, [r2, #0]
 8018052:	b292      	uxth	r2, r2
 8018054:	9202      	str	r2, [sp, #8]
 8018056:	9301      	str	r3, [sp, #4]
 8018058:	4b90      	ldr	r3, [pc, #576]	@ (801829c <tcp_process+0x5a4>)
 801805a:	9300      	str	r3, [sp, #0]
 801805c:	4b90      	ldr	r3, [pc, #576]	@ (80182a0 <tcp_process+0x5a8>)
 801805e:	4602      	mov	r2, r0
 8018060:	6878      	ldr	r0, [r7, #4]
 8018062:	f002 fc7f 	bl	801a964 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8018066:	687b      	ldr	r3, [r7, #4]
 8018068:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801806c:	2b05      	cmp	r3, #5
 801806e:	f200 8215 	bhi.w	801849c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8018072:	687b      	ldr	r3, [r7, #4]
 8018074:	2200      	movs	r2, #0
 8018076:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8018078:	6878      	ldr	r0, [r7, #4]
 801807a:	f002 fa4b 	bl	801a514 <tcp_rexmit_rto>
      break;
 801807e:	e20d      	b.n	801849c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8018080:	4b81      	ldr	r3, [pc, #516]	@ (8018288 <tcp_process+0x590>)
 8018082:	781b      	ldrb	r3, [r3, #0]
 8018084:	f003 0310 	and.w	r3, r3, #16
 8018088:	2b00      	cmp	r3, #0
 801808a:	f000 80a1 	beq.w	80181d0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801808e:	4b7f      	ldr	r3, [pc, #508]	@ (801828c <tcp_process+0x594>)
 8018090:	681a      	ldr	r2, [r3, #0]
 8018092:	687b      	ldr	r3, [r7, #4]
 8018094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018096:	1ad3      	subs	r3, r2, r3
 8018098:	3b01      	subs	r3, #1
 801809a:	2b00      	cmp	r3, #0
 801809c:	db7e      	blt.n	801819c <tcp_process+0x4a4>
 801809e:	4b7b      	ldr	r3, [pc, #492]	@ (801828c <tcp_process+0x594>)
 80180a0:	681a      	ldr	r2, [r3, #0]
 80180a2:	687b      	ldr	r3, [r7, #4]
 80180a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80180a6:	1ad3      	subs	r3, r2, r3
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	dc77      	bgt.n	801819c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	2204      	movs	r2, #4
 80180b0:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80180b2:	687b      	ldr	r3, [r7, #4]
 80180b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80180b6:	2b00      	cmp	r3, #0
 80180b8:	d102      	bne.n	80180c0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80180ba:	23fa      	movs	r3, #250	@ 0xfa
 80180bc:	76bb      	strb	r3, [r7, #26]
 80180be:	e01d      	b.n	80180fc <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80180c0:	687b      	ldr	r3, [r7, #4]
 80180c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80180c4:	699b      	ldr	r3, [r3, #24]
 80180c6:	2b00      	cmp	r3, #0
 80180c8:	d106      	bne.n	80180d8 <tcp_process+0x3e0>
 80180ca:	4b76      	ldr	r3, [pc, #472]	@ (80182a4 <tcp_process+0x5ac>)
 80180cc:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80180d0:	4975      	ldr	r1, [pc, #468]	@ (80182a8 <tcp_process+0x5b0>)
 80180d2:	4876      	ldr	r0, [pc, #472]	@ (80182ac <tcp_process+0x5b4>)
 80180d4:	f006 f944 	bl	801e360 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80180dc:	699b      	ldr	r3, [r3, #24]
 80180de:	2b00      	cmp	r3, #0
 80180e0:	d00a      	beq.n	80180f8 <tcp_process+0x400>
 80180e2:	687b      	ldr	r3, [r7, #4]
 80180e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80180e6:	699b      	ldr	r3, [r3, #24]
 80180e8:	687a      	ldr	r2, [r7, #4]
 80180ea:	6910      	ldr	r0, [r2, #16]
 80180ec:	2200      	movs	r2, #0
 80180ee:	6879      	ldr	r1, [r7, #4]
 80180f0:	4798      	blx	r3
 80180f2:	4603      	mov	r3, r0
 80180f4:	76bb      	strb	r3, [r7, #26]
 80180f6:	e001      	b.n	80180fc <tcp_process+0x404>
 80180f8:	23f0      	movs	r3, #240	@ 0xf0
 80180fa:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80180fc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018100:	2b00      	cmp	r3, #0
 8018102:	d00a      	beq.n	801811a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8018104:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018108:	f113 0f0d 	cmn.w	r3, #13
 801810c:	d002      	beq.n	8018114 <tcp_process+0x41c>
              tcp_abort(pcb);
 801810e:	6878      	ldr	r0, [r7, #4]
 8018110:	f7fd ff8c 	bl	801602c <tcp_abort>
            }
            return ERR_ABRT;
 8018114:	f06f 030c 	mvn.w	r3, #12
 8018118:	e1ce      	b.n	80184b8 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801811a:	6878      	ldr	r0, [r7, #4]
 801811c:	f000 fae0 	bl	80186e0 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8018120:	4b63      	ldr	r3, [pc, #396]	@ (80182b0 <tcp_process+0x5b8>)
 8018122:	881b      	ldrh	r3, [r3, #0]
 8018124:	2b00      	cmp	r3, #0
 8018126:	d005      	beq.n	8018134 <tcp_process+0x43c>
            recv_acked--;
 8018128:	4b61      	ldr	r3, [pc, #388]	@ (80182b0 <tcp_process+0x5b8>)
 801812a:	881b      	ldrh	r3, [r3, #0]
 801812c:	3b01      	subs	r3, #1
 801812e:	b29a      	uxth	r2, r3
 8018130:	4b5f      	ldr	r3, [pc, #380]	@ (80182b0 <tcp_process+0x5b8>)
 8018132:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018134:	687b      	ldr	r3, [r7, #4]
 8018136:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018138:	009a      	lsls	r2, r3, #2
 801813a:	687b      	ldr	r3, [r7, #4]
 801813c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801813e:	005b      	lsls	r3, r3, #1
 8018140:	f241 111c 	movw	r1, #4380	@ 0x111c
 8018144:	428b      	cmp	r3, r1
 8018146:	bf38      	it	cc
 8018148:	460b      	movcc	r3, r1
 801814a:	429a      	cmp	r2, r3
 801814c:	d204      	bcs.n	8018158 <tcp_process+0x460>
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018152:	009b      	lsls	r3, r3, #2
 8018154:	b29b      	uxth	r3, r3
 8018156:	e00d      	b.n	8018174 <tcp_process+0x47c>
 8018158:	687b      	ldr	r3, [r7, #4]
 801815a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801815c:	005b      	lsls	r3, r3, #1
 801815e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8018162:	4293      	cmp	r3, r2
 8018164:	d904      	bls.n	8018170 <tcp_process+0x478>
 8018166:	687b      	ldr	r3, [r7, #4]
 8018168:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801816a:	005b      	lsls	r3, r3, #1
 801816c:	b29b      	uxth	r3, r3
 801816e:	e001      	b.n	8018174 <tcp_process+0x47c>
 8018170:	f241 131c 	movw	r3, #4380	@ 0x111c
 8018174:	687a      	ldr	r2, [r7, #4]
 8018176:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801817a:	4b4e      	ldr	r3, [pc, #312]	@ (80182b4 <tcp_process+0x5bc>)
 801817c:	781b      	ldrb	r3, [r3, #0]
 801817e:	f003 0320 	and.w	r3, r3, #32
 8018182:	2b00      	cmp	r3, #0
 8018184:	d037      	beq.n	80181f6 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8018186:	687b      	ldr	r3, [r7, #4]
 8018188:	8b5b      	ldrh	r3, [r3, #26]
 801818a:	f043 0302 	orr.w	r3, r3, #2
 801818e:	b29a      	uxth	r2, r3
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8018194:	687b      	ldr	r3, [r7, #4]
 8018196:	2207      	movs	r2, #7
 8018198:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801819a:	e02c      	b.n	80181f6 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801819c:	4b3b      	ldr	r3, [pc, #236]	@ (801828c <tcp_process+0x594>)
 801819e:	6819      	ldr	r1, [r3, #0]
 80181a0:	4b3b      	ldr	r3, [pc, #236]	@ (8018290 <tcp_process+0x598>)
 80181a2:	881b      	ldrh	r3, [r3, #0]
 80181a4:	461a      	mov	r2, r3
 80181a6:	4b3b      	ldr	r3, [pc, #236]	@ (8018294 <tcp_process+0x59c>)
 80181a8:	681b      	ldr	r3, [r3, #0]
 80181aa:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80181ac:	4b3a      	ldr	r3, [pc, #232]	@ (8018298 <tcp_process+0x5a0>)
 80181ae:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80181b0:	885b      	ldrh	r3, [r3, #2]
 80181b2:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80181b4:	4a38      	ldr	r2, [pc, #224]	@ (8018298 <tcp_process+0x5a0>)
 80181b6:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80181b8:	8812      	ldrh	r2, [r2, #0]
 80181ba:	b292      	uxth	r2, r2
 80181bc:	9202      	str	r2, [sp, #8]
 80181be:	9301      	str	r3, [sp, #4]
 80181c0:	4b36      	ldr	r3, [pc, #216]	@ (801829c <tcp_process+0x5a4>)
 80181c2:	9300      	str	r3, [sp, #0]
 80181c4:	4b36      	ldr	r3, [pc, #216]	@ (80182a0 <tcp_process+0x5a8>)
 80181c6:	4602      	mov	r2, r0
 80181c8:	6878      	ldr	r0, [r7, #4]
 80181ca:	f002 fbcb 	bl	801a964 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80181ce:	e167      	b.n	80184a0 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80181d0:	4b2d      	ldr	r3, [pc, #180]	@ (8018288 <tcp_process+0x590>)
 80181d2:	781b      	ldrb	r3, [r3, #0]
 80181d4:	f003 0302 	and.w	r3, r3, #2
 80181d8:	2b00      	cmp	r3, #0
 80181da:	f000 8161 	beq.w	80184a0 <tcp_process+0x7a8>
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80181e2:	1e5a      	subs	r2, r3, #1
 80181e4:	4b2b      	ldr	r3, [pc, #172]	@ (8018294 <tcp_process+0x59c>)
 80181e6:	681b      	ldr	r3, [r3, #0]
 80181e8:	429a      	cmp	r2, r3
 80181ea:	f040 8159 	bne.w	80184a0 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80181ee:	6878      	ldr	r0, [r7, #4]
 80181f0:	f002 f9b2 	bl	801a558 <tcp_rexmit>
      break;
 80181f4:	e154      	b.n	80184a0 <tcp_process+0x7a8>
 80181f6:	e153      	b.n	80184a0 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80181f8:	6878      	ldr	r0, [r7, #4]
 80181fa:	f000 fa71 	bl	80186e0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80181fe:	4b2d      	ldr	r3, [pc, #180]	@ (80182b4 <tcp_process+0x5bc>)
 8018200:	781b      	ldrb	r3, [r3, #0]
 8018202:	f003 0320 	and.w	r3, r3, #32
 8018206:	2b00      	cmp	r3, #0
 8018208:	f000 814c 	beq.w	80184a4 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 801820c:	687b      	ldr	r3, [r7, #4]
 801820e:	8b5b      	ldrh	r3, [r3, #26]
 8018210:	f043 0302 	orr.w	r3, r3, #2
 8018214:	b29a      	uxth	r2, r3
 8018216:	687b      	ldr	r3, [r7, #4]
 8018218:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	2207      	movs	r2, #7
 801821e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8018220:	e140      	b.n	80184a4 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8018222:	6878      	ldr	r0, [r7, #4]
 8018224:	f000 fa5c 	bl	80186e0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018228:	4b22      	ldr	r3, [pc, #136]	@ (80182b4 <tcp_process+0x5bc>)
 801822a:	781b      	ldrb	r3, [r3, #0]
 801822c:	f003 0320 	and.w	r3, r3, #32
 8018230:	2b00      	cmp	r3, #0
 8018232:	d071      	beq.n	8018318 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018234:	4b14      	ldr	r3, [pc, #80]	@ (8018288 <tcp_process+0x590>)
 8018236:	781b      	ldrb	r3, [r3, #0]
 8018238:	f003 0310 	and.w	r3, r3, #16
 801823c:	2b00      	cmp	r3, #0
 801823e:	d060      	beq.n	8018302 <tcp_process+0x60a>
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018244:	4b11      	ldr	r3, [pc, #68]	@ (801828c <tcp_process+0x594>)
 8018246:	681b      	ldr	r3, [r3, #0]
 8018248:	429a      	cmp	r2, r3
 801824a:	d15a      	bne.n	8018302 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 801824c:	687b      	ldr	r3, [r7, #4]
 801824e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018250:	2b00      	cmp	r3, #0
 8018252:	d156      	bne.n	8018302 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8018254:	687b      	ldr	r3, [r7, #4]
 8018256:	8b5b      	ldrh	r3, [r3, #26]
 8018258:	f043 0302 	orr.w	r3, r3, #2
 801825c:	b29a      	uxth	r2, r3
 801825e:	687b      	ldr	r3, [r7, #4]
 8018260:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8018262:	6878      	ldr	r0, [r7, #4]
 8018264:	f7fe fdbc 	bl	8016de0 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8018268:	4b13      	ldr	r3, [pc, #76]	@ (80182b8 <tcp_process+0x5c0>)
 801826a:	681b      	ldr	r3, [r3, #0]
 801826c:	687a      	ldr	r2, [r7, #4]
 801826e:	429a      	cmp	r2, r3
 8018270:	d105      	bne.n	801827e <tcp_process+0x586>
 8018272:	4b11      	ldr	r3, [pc, #68]	@ (80182b8 <tcp_process+0x5c0>)
 8018274:	681b      	ldr	r3, [r3, #0]
 8018276:	68db      	ldr	r3, [r3, #12]
 8018278:	4a0f      	ldr	r2, [pc, #60]	@ (80182b8 <tcp_process+0x5c0>)
 801827a:	6013      	str	r3, [r2, #0]
 801827c:	e02e      	b.n	80182dc <tcp_process+0x5e4>
 801827e:	4b0e      	ldr	r3, [pc, #56]	@ (80182b8 <tcp_process+0x5c0>)
 8018280:	681b      	ldr	r3, [r3, #0]
 8018282:	617b      	str	r3, [r7, #20]
 8018284:	e027      	b.n	80182d6 <tcp_process+0x5de>
 8018286:	bf00      	nop
 8018288:	20012b40 	.word	0x20012b40
 801828c:	20012b38 	.word	0x20012b38
 8018290:	20012b3e 	.word	0x20012b3e
 8018294:	20012b34 	.word	0x20012b34
 8018298:	20012b24 	.word	0x20012b24
 801829c:	2000f3b8 	.word	0x2000f3b8
 80182a0:	2000f3bc 	.word	0x2000f3bc
 80182a4:	08020d04 	.word	0x08020d04
 80182a8:	08020fa4 	.word	0x08020fa4
 80182ac:	08020d50 	.word	0x08020d50
 80182b0:	20012b3c 	.word	0x20012b3c
 80182b4:	20012b41 	.word	0x20012b41
 80182b8:	20012b08 	.word	0x20012b08
 80182bc:	697b      	ldr	r3, [r7, #20]
 80182be:	68db      	ldr	r3, [r3, #12]
 80182c0:	687a      	ldr	r2, [r7, #4]
 80182c2:	429a      	cmp	r2, r3
 80182c4:	d104      	bne.n	80182d0 <tcp_process+0x5d8>
 80182c6:	687b      	ldr	r3, [r7, #4]
 80182c8:	68da      	ldr	r2, [r3, #12]
 80182ca:	697b      	ldr	r3, [r7, #20]
 80182cc:	60da      	str	r2, [r3, #12]
 80182ce:	e005      	b.n	80182dc <tcp_process+0x5e4>
 80182d0:	697b      	ldr	r3, [r7, #20]
 80182d2:	68db      	ldr	r3, [r3, #12]
 80182d4:	617b      	str	r3, [r7, #20]
 80182d6:	697b      	ldr	r3, [r7, #20]
 80182d8:	2b00      	cmp	r3, #0
 80182da:	d1ef      	bne.n	80182bc <tcp_process+0x5c4>
 80182dc:	687b      	ldr	r3, [r7, #4]
 80182de:	2200      	movs	r2, #0
 80182e0:	60da      	str	r2, [r3, #12]
 80182e2:	4b77      	ldr	r3, [pc, #476]	@ (80184c0 <tcp_process+0x7c8>)
 80182e4:	2201      	movs	r2, #1
 80182e6:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80182e8:	687b      	ldr	r3, [r7, #4]
 80182ea:	220a      	movs	r2, #10
 80182ec:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80182ee:	4b75      	ldr	r3, [pc, #468]	@ (80184c4 <tcp_process+0x7cc>)
 80182f0:	681a      	ldr	r2, [r3, #0]
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	60da      	str	r2, [r3, #12]
 80182f6:	4a73      	ldr	r2, [pc, #460]	@ (80184c4 <tcp_process+0x7cc>)
 80182f8:	687b      	ldr	r3, [r7, #4]
 80182fa:	6013      	str	r3, [r2, #0]
 80182fc:	f002 fcf4 	bl	801ace8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8018300:	e0d2      	b.n	80184a8 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	8b5b      	ldrh	r3, [r3, #26]
 8018306:	f043 0302 	orr.w	r3, r3, #2
 801830a:	b29a      	uxth	r2, r3
 801830c:	687b      	ldr	r3, [r7, #4]
 801830e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8018310:	687b      	ldr	r3, [r7, #4]
 8018312:	2208      	movs	r2, #8
 8018314:	751a      	strb	r2, [r3, #20]
      break;
 8018316:	e0c7      	b.n	80184a8 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018318:	4b6b      	ldr	r3, [pc, #428]	@ (80184c8 <tcp_process+0x7d0>)
 801831a:	781b      	ldrb	r3, [r3, #0]
 801831c:	f003 0310 	and.w	r3, r3, #16
 8018320:	2b00      	cmp	r3, #0
 8018322:	f000 80c1 	beq.w	80184a8 <tcp_process+0x7b0>
 8018326:	687b      	ldr	r3, [r7, #4]
 8018328:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801832a:	4b68      	ldr	r3, [pc, #416]	@ (80184cc <tcp_process+0x7d4>)
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	429a      	cmp	r2, r3
 8018330:	f040 80ba 	bne.w	80184a8 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8018334:	687b      	ldr	r3, [r7, #4]
 8018336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018338:	2b00      	cmp	r3, #0
 801833a:	f040 80b5 	bne.w	80184a8 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	2206      	movs	r2, #6
 8018342:	751a      	strb	r2, [r3, #20]
      break;
 8018344:	e0b0      	b.n	80184a8 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8018346:	6878      	ldr	r0, [r7, #4]
 8018348:	f000 f9ca 	bl	80186e0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801834c:	4b60      	ldr	r3, [pc, #384]	@ (80184d0 <tcp_process+0x7d8>)
 801834e:	781b      	ldrb	r3, [r3, #0]
 8018350:	f003 0320 	and.w	r3, r3, #32
 8018354:	2b00      	cmp	r3, #0
 8018356:	f000 80a9 	beq.w	80184ac <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	8b5b      	ldrh	r3, [r3, #26]
 801835e:	f043 0302 	orr.w	r3, r3, #2
 8018362:	b29a      	uxth	r2, r3
 8018364:	687b      	ldr	r3, [r7, #4]
 8018366:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8018368:	6878      	ldr	r0, [r7, #4]
 801836a:	f7fe fd39 	bl	8016de0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801836e:	4b59      	ldr	r3, [pc, #356]	@ (80184d4 <tcp_process+0x7dc>)
 8018370:	681b      	ldr	r3, [r3, #0]
 8018372:	687a      	ldr	r2, [r7, #4]
 8018374:	429a      	cmp	r2, r3
 8018376:	d105      	bne.n	8018384 <tcp_process+0x68c>
 8018378:	4b56      	ldr	r3, [pc, #344]	@ (80184d4 <tcp_process+0x7dc>)
 801837a:	681b      	ldr	r3, [r3, #0]
 801837c:	68db      	ldr	r3, [r3, #12]
 801837e:	4a55      	ldr	r2, [pc, #340]	@ (80184d4 <tcp_process+0x7dc>)
 8018380:	6013      	str	r3, [r2, #0]
 8018382:	e013      	b.n	80183ac <tcp_process+0x6b4>
 8018384:	4b53      	ldr	r3, [pc, #332]	@ (80184d4 <tcp_process+0x7dc>)
 8018386:	681b      	ldr	r3, [r3, #0]
 8018388:	613b      	str	r3, [r7, #16]
 801838a:	e00c      	b.n	80183a6 <tcp_process+0x6ae>
 801838c:	693b      	ldr	r3, [r7, #16]
 801838e:	68db      	ldr	r3, [r3, #12]
 8018390:	687a      	ldr	r2, [r7, #4]
 8018392:	429a      	cmp	r2, r3
 8018394:	d104      	bne.n	80183a0 <tcp_process+0x6a8>
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	68da      	ldr	r2, [r3, #12]
 801839a:	693b      	ldr	r3, [r7, #16]
 801839c:	60da      	str	r2, [r3, #12]
 801839e:	e005      	b.n	80183ac <tcp_process+0x6b4>
 80183a0:	693b      	ldr	r3, [r7, #16]
 80183a2:	68db      	ldr	r3, [r3, #12]
 80183a4:	613b      	str	r3, [r7, #16]
 80183a6:	693b      	ldr	r3, [r7, #16]
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d1ef      	bne.n	801838c <tcp_process+0x694>
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	2200      	movs	r2, #0
 80183b0:	60da      	str	r2, [r3, #12]
 80183b2:	4b43      	ldr	r3, [pc, #268]	@ (80184c0 <tcp_process+0x7c8>)
 80183b4:	2201      	movs	r2, #1
 80183b6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80183b8:	687b      	ldr	r3, [r7, #4]
 80183ba:	220a      	movs	r2, #10
 80183bc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80183be:	4b41      	ldr	r3, [pc, #260]	@ (80184c4 <tcp_process+0x7cc>)
 80183c0:	681a      	ldr	r2, [r3, #0]
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	60da      	str	r2, [r3, #12]
 80183c6:	4a3f      	ldr	r2, [pc, #252]	@ (80184c4 <tcp_process+0x7cc>)
 80183c8:	687b      	ldr	r3, [r7, #4]
 80183ca:	6013      	str	r3, [r2, #0]
 80183cc:	f002 fc8c 	bl	801ace8 <tcp_timer_needed>
      }
      break;
 80183d0:	e06c      	b.n	80184ac <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80183d2:	6878      	ldr	r0, [r7, #4]
 80183d4:	f000 f984 	bl	80186e0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80183d8:	4b3b      	ldr	r3, [pc, #236]	@ (80184c8 <tcp_process+0x7d0>)
 80183da:	781b      	ldrb	r3, [r3, #0]
 80183dc:	f003 0310 	and.w	r3, r3, #16
 80183e0:	2b00      	cmp	r3, #0
 80183e2:	d065      	beq.n	80184b0 <tcp_process+0x7b8>
 80183e4:	687b      	ldr	r3, [r7, #4]
 80183e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80183e8:	4b38      	ldr	r3, [pc, #224]	@ (80184cc <tcp_process+0x7d4>)
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	429a      	cmp	r2, r3
 80183ee:	d15f      	bne.n	80184b0 <tcp_process+0x7b8>
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d15b      	bne.n	80184b0 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80183f8:	6878      	ldr	r0, [r7, #4]
 80183fa:	f7fe fcf1 	bl	8016de0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80183fe:	4b35      	ldr	r3, [pc, #212]	@ (80184d4 <tcp_process+0x7dc>)
 8018400:	681b      	ldr	r3, [r3, #0]
 8018402:	687a      	ldr	r2, [r7, #4]
 8018404:	429a      	cmp	r2, r3
 8018406:	d105      	bne.n	8018414 <tcp_process+0x71c>
 8018408:	4b32      	ldr	r3, [pc, #200]	@ (80184d4 <tcp_process+0x7dc>)
 801840a:	681b      	ldr	r3, [r3, #0]
 801840c:	68db      	ldr	r3, [r3, #12]
 801840e:	4a31      	ldr	r2, [pc, #196]	@ (80184d4 <tcp_process+0x7dc>)
 8018410:	6013      	str	r3, [r2, #0]
 8018412:	e013      	b.n	801843c <tcp_process+0x744>
 8018414:	4b2f      	ldr	r3, [pc, #188]	@ (80184d4 <tcp_process+0x7dc>)
 8018416:	681b      	ldr	r3, [r3, #0]
 8018418:	60fb      	str	r3, [r7, #12]
 801841a:	e00c      	b.n	8018436 <tcp_process+0x73e>
 801841c:	68fb      	ldr	r3, [r7, #12]
 801841e:	68db      	ldr	r3, [r3, #12]
 8018420:	687a      	ldr	r2, [r7, #4]
 8018422:	429a      	cmp	r2, r3
 8018424:	d104      	bne.n	8018430 <tcp_process+0x738>
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	68da      	ldr	r2, [r3, #12]
 801842a:	68fb      	ldr	r3, [r7, #12]
 801842c:	60da      	str	r2, [r3, #12]
 801842e:	e005      	b.n	801843c <tcp_process+0x744>
 8018430:	68fb      	ldr	r3, [r7, #12]
 8018432:	68db      	ldr	r3, [r3, #12]
 8018434:	60fb      	str	r3, [r7, #12]
 8018436:	68fb      	ldr	r3, [r7, #12]
 8018438:	2b00      	cmp	r3, #0
 801843a:	d1ef      	bne.n	801841c <tcp_process+0x724>
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	2200      	movs	r2, #0
 8018440:	60da      	str	r2, [r3, #12]
 8018442:	4b1f      	ldr	r3, [pc, #124]	@ (80184c0 <tcp_process+0x7c8>)
 8018444:	2201      	movs	r2, #1
 8018446:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	220a      	movs	r2, #10
 801844c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801844e:	4b1d      	ldr	r3, [pc, #116]	@ (80184c4 <tcp_process+0x7cc>)
 8018450:	681a      	ldr	r2, [r3, #0]
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	60da      	str	r2, [r3, #12]
 8018456:	4a1b      	ldr	r2, [pc, #108]	@ (80184c4 <tcp_process+0x7cc>)
 8018458:	687b      	ldr	r3, [r7, #4]
 801845a:	6013      	str	r3, [r2, #0]
 801845c:	f002 fc44 	bl	801ace8 <tcp_timer_needed>
      }
      break;
 8018460:	e026      	b.n	80184b0 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8018462:	6878      	ldr	r0, [r7, #4]
 8018464:	f000 f93c 	bl	80186e0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018468:	4b17      	ldr	r3, [pc, #92]	@ (80184c8 <tcp_process+0x7d0>)
 801846a:	781b      	ldrb	r3, [r3, #0]
 801846c:	f003 0310 	and.w	r3, r3, #16
 8018470:	2b00      	cmp	r3, #0
 8018472:	d01f      	beq.n	80184b4 <tcp_process+0x7bc>
 8018474:	687b      	ldr	r3, [r7, #4]
 8018476:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018478:	4b14      	ldr	r3, [pc, #80]	@ (80184cc <tcp_process+0x7d4>)
 801847a:	681b      	ldr	r3, [r3, #0]
 801847c:	429a      	cmp	r2, r3
 801847e:	d119      	bne.n	80184b4 <tcp_process+0x7bc>
 8018480:	687b      	ldr	r3, [r7, #4]
 8018482:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018484:	2b00      	cmp	r3, #0
 8018486:	d115      	bne.n	80184b4 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8018488:	4b11      	ldr	r3, [pc, #68]	@ (80184d0 <tcp_process+0x7d8>)
 801848a:	781b      	ldrb	r3, [r3, #0]
 801848c:	f043 0310 	orr.w	r3, r3, #16
 8018490:	b2da      	uxtb	r2, r3
 8018492:	4b0f      	ldr	r3, [pc, #60]	@ (80184d0 <tcp_process+0x7d8>)
 8018494:	701a      	strb	r2, [r3, #0]
      }
      break;
 8018496:	e00d      	b.n	80184b4 <tcp_process+0x7bc>
    default:
      break;
 8018498:	bf00      	nop
 801849a:	e00c      	b.n	80184b6 <tcp_process+0x7be>
      break;
 801849c:	bf00      	nop
 801849e:	e00a      	b.n	80184b6 <tcp_process+0x7be>
      break;
 80184a0:	bf00      	nop
 80184a2:	e008      	b.n	80184b6 <tcp_process+0x7be>
      break;
 80184a4:	bf00      	nop
 80184a6:	e006      	b.n	80184b6 <tcp_process+0x7be>
      break;
 80184a8:	bf00      	nop
 80184aa:	e004      	b.n	80184b6 <tcp_process+0x7be>
      break;
 80184ac:	bf00      	nop
 80184ae:	e002      	b.n	80184b6 <tcp_process+0x7be>
      break;
 80184b0:	bf00      	nop
 80184b2:	e000      	b.n	80184b6 <tcp_process+0x7be>
      break;
 80184b4:	bf00      	nop
  }
  return ERR_OK;
 80184b6:	2300      	movs	r3, #0
}
 80184b8:	4618      	mov	r0, r3
 80184ba:	3724      	adds	r7, #36	@ 0x24
 80184bc:	46bd      	mov	sp, r7
 80184be:	bd90      	pop	{r4, r7, pc}
 80184c0:	20012b10 	.word	0x20012b10
 80184c4:	20012b0c 	.word	0x20012b0c
 80184c8:	20012b40 	.word	0x20012b40
 80184cc:	20012b38 	.word	0x20012b38
 80184d0:	20012b41 	.word	0x20012b41
 80184d4:	20012b08 	.word	0x20012b08

080184d8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80184d8:	b590      	push	{r4, r7, lr}
 80184da:	b085      	sub	sp, #20
 80184dc:	af00      	add	r7, sp, #0
 80184de:	6078      	str	r0, [r7, #4]
 80184e0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80184e2:	687b      	ldr	r3, [r7, #4]
 80184e4:	2b00      	cmp	r3, #0
 80184e6:	d106      	bne.n	80184f6 <tcp_oos_insert_segment+0x1e>
 80184e8:	4b3b      	ldr	r3, [pc, #236]	@ (80185d8 <tcp_oos_insert_segment+0x100>)
 80184ea:	f240 421f 	movw	r2, #1055	@ 0x41f
 80184ee:	493b      	ldr	r1, [pc, #236]	@ (80185dc <tcp_oos_insert_segment+0x104>)
 80184f0:	483b      	ldr	r0, [pc, #236]	@ (80185e0 <tcp_oos_insert_segment+0x108>)
 80184f2:	f005 ff35 	bl	801e360 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80184f6:	687b      	ldr	r3, [r7, #4]
 80184f8:	68db      	ldr	r3, [r3, #12]
 80184fa:	899b      	ldrh	r3, [r3, #12]
 80184fc:	b29b      	uxth	r3, r3
 80184fe:	4618      	mov	r0, r3
 8018500:	f7fb fb6c 	bl	8013bdc <lwip_htons>
 8018504:	4603      	mov	r3, r0
 8018506:	b2db      	uxtb	r3, r3
 8018508:	f003 0301 	and.w	r3, r3, #1
 801850c:	2b00      	cmp	r3, #0
 801850e:	d028      	beq.n	8018562 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8018510:	6838      	ldr	r0, [r7, #0]
 8018512:	f7fe fa63 	bl	80169dc <tcp_segs_free>
    next = NULL;
 8018516:	2300      	movs	r3, #0
 8018518:	603b      	str	r3, [r7, #0]
 801851a:	e056      	b.n	80185ca <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801851c:	683b      	ldr	r3, [r7, #0]
 801851e:	68db      	ldr	r3, [r3, #12]
 8018520:	899b      	ldrh	r3, [r3, #12]
 8018522:	b29b      	uxth	r3, r3
 8018524:	4618      	mov	r0, r3
 8018526:	f7fb fb59 	bl	8013bdc <lwip_htons>
 801852a:	4603      	mov	r3, r0
 801852c:	b2db      	uxtb	r3, r3
 801852e:	f003 0301 	and.w	r3, r3, #1
 8018532:	2b00      	cmp	r3, #0
 8018534:	d00d      	beq.n	8018552 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	68db      	ldr	r3, [r3, #12]
 801853a:	899b      	ldrh	r3, [r3, #12]
 801853c:	b29c      	uxth	r4, r3
 801853e:	2001      	movs	r0, #1
 8018540:	f7fb fb4c 	bl	8013bdc <lwip_htons>
 8018544:	4603      	mov	r3, r0
 8018546:	461a      	mov	r2, r3
 8018548:	687b      	ldr	r3, [r7, #4]
 801854a:	68db      	ldr	r3, [r3, #12]
 801854c:	4322      	orrs	r2, r4
 801854e:	b292      	uxth	r2, r2
 8018550:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8018552:	683b      	ldr	r3, [r7, #0]
 8018554:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8018556:	683b      	ldr	r3, [r7, #0]
 8018558:	681b      	ldr	r3, [r3, #0]
 801855a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801855c:	68f8      	ldr	r0, [r7, #12]
 801855e:	f7fe fa52 	bl	8016a06 <tcp_seg_free>
    while (next &&
 8018562:	683b      	ldr	r3, [r7, #0]
 8018564:	2b00      	cmp	r3, #0
 8018566:	d00e      	beq.n	8018586 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	891b      	ldrh	r3, [r3, #8]
 801856c:	461a      	mov	r2, r3
 801856e:	4b1d      	ldr	r3, [pc, #116]	@ (80185e4 <tcp_oos_insert_segment+0x10c>)
 8018570:	681b      	ldr	r3, [r3, #0]
 8018572:	441a      	add	r2, r3
 8018574:	683b      	ldr	r3, [r7, #0]
 8018576:	68db      	ldr	r3, [r3, #12]
 8018578:	685b      	ldr	r3, [r3, #4]
 801857a:	6839      	ldr	r1, [r7, #0]
 801857c:	8909      	ldrh	r1, [r1, #8]
 801857e:	440b      	add	r3, r1
 8018580:	1ad3      	subs	r3, r2, r3
    while (next &&
 8018582:	2b00      	cmp	r3, #0
 8018584:	daca      	bge.n	801851c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8018586:	683b      	ldr	r3, [r7, #0]
 8018588:	2b00      	cmp	r3, #0
 801858a:	d01e      	beq.n	80185ca <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801858c:	687b      	ldr	r3, [r7, #4]
 801858e:	891b      	ldrh	r3, [r3, #8]
 8018590:	461a      	mov	r2, r3
 8018592:	4b14      	ldr	r3, [pc, #80]	@ (80185e4 <tcp_oos_insert_segment+0x10c>)
 8018594:	681b      	ldr	r3, [r3, #0]
 8018596:	441a      	add	r2, r3
 8018598:	683b      	ldr	r3, [r7, #0]
 801859a:	68db      	ldr	r3, [r3, #12]
 801859c:	685b      	ldr	r3, [r3, #4]
 801859e:	1ad3      	subs	r3, r2, r3
    if (next &&
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	dd12      	ble.n	80185ca <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80185a4:	683b      	ldr	r3, [r7, #0]
 80185a6:	68db      	ldr	r3, [r3, #12]
 80185a8:	685b      	ldr	r3, [r3, #4]
 80185aa:	b29a      	uxth	r2, r3
 80185ac:	4b0d      	ldr	r3, [pc, #52]	@ (80185e4 <tcp_oos_insert_segment+0x10c>)
 80185ae:	681b      	ldr	r3, [r3, #0]
 80185b0:	b29b      	uxth	r3, r3
 80185b2:	1ad3      	subs	r3, r2, r3
 80185b4:	b29a      	uxth	r2, r3
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	685a      	ldr	r2, [r3, #4]
 80185be:	687b      	ldr	r3, [r7, #4]
 80185c0:	891b      	ldrh	r3, [r3, #8]
 80185c2:	4619      	mov	r1, r3
 80185c4:	4610      	mov	r0, r2
 80185c6:	f7fc fd75 	bl	80150b4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80185ca:	687b      	ldr	r3, [r7, #4]
 80185cc:	683a      	ldr	r2, [r7, #0]
 80185ce:	601a      	str	r2, [r3, #0]
}
 80185d0:	bf00      	nop
 80185d2:	3714      	adds	r7, #20
 80185d4:	46bd      	mov	sp, r7
 80185d6:	bd90      	pop	{r4, r7, pc}
 80185d8:	08020d04 	.word	0x08020d04
 80185dc:	08020fc4 	.word	0x08020fc4
 80185e0:	08020d50 	.word	0x08020d50
 80185e4:	20012b34 	.word	0x20012b34

080185e8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80185e8:	b5b0      	push	{r4, r5, r7, lr}
 80185ea:	b086      	sub	sp, #24
 80185ec:	af00      	add	r7, sp, #0
 80185ee:	60f8      	str	r0, [r7, #12]
 80185f0:	60b9      	str	r1, [r7, #8]
 80185f2:	607a      	str	r2, [r7, #4]
 80185f4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80185f6:	e03e      	b.n	8018676 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80185f8:	68bb      	ldr	r3, [r7, #8]
 80185fa:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80185fc:	68bb      	ldr	r3, [r7, #8]
 80185fe:	681b      	ldr	r3, [r3, #0]
 8018600:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8018602:	697b      	ldr	r3, [r7, #20]
 8018604:	685b      	ldr	r3, [r3, #4]
 8018606:	4618      	mov	r0, r3
 8018608:	f7fc ff68 	bl	80154dc <pbuf_clen>
 801860c:	4603      	mov	r3, r0
 801860e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8018610:	68fb      	ldr	r3, [r7, #12]
 8018612:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018616:	8a7a      	ldrh	r2, [r7, #18]
 8018618:	429a      	cmp	r2, r3
 801861a:	d906      	bls.n	801862a <tcp_free_acked_segments+0x42>
 801861c:	4b2a      	ldr	r3, [pc, #168]	@ (80186c8 <tcp_free_acked_segments+0xe0>)
 801861e:	f240 4257 	movw	r2, #1111	@ 0x457
 8018622:	492a      	ldr	r1, [pc, #168]	@ (80186cc <tcp_free_acked_segments+0xe4>)
 8018624:	482a      	ldr	r0, [pc, #168]	@ (80186d0 <tcp_free_acked_segments+0xe8>)
 8018626:	f005 fe9b 	bl	801e360 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801862a:	68fb      	ldr	r3, [r7, #12]
 801862c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8018630:	8a7b      	ldrh	r3, [r7, #18]
 8018632:	1ad3      	subs	r3, r2, r3
 8018634:	b29a      	uxth	r2, r3
 8018636:	68fb      	ldr	r3, [r7, #12]
 8018638:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801863c:	697b      	ldr	r3, [r7, #20]
 801863e:	891a      	ldrh	r2, [r3, #8]
 8018640:	4b24      	ldr	r3, [pc, #144]	@ (80186d4 <tcp_free_acked_segments+0xec>)
 8018642:	881b      	ldrh	r3, [r3, #0]
 8018644:	4413      	add	r3, r2
 8018646:	b29a      	uxth	r2, r3
 8018648:	4b22      	ldr	r3, [pc, #136]	@ (80186d4 <tcp_free_acked_segments+0xec>)
 801864a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801864c:	6978      	ldr	r0, [r7, #20]
 801864e:	f7fe f9da 	bl	8016a06 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018658:	2b00      	cmp	r3, #0
 801865a:	d00c      	beq.n	8018676 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801865c:	68bb      	ldr	r3, [r7, #8]
 801865e:	2b00      	cmp	r3, #0
 8018660:	d109      	bne.n	8018676 <tcp_free_acked_segments+0x8e>
 8018662:	683b      	ldr	r3, [r7, #0]
 8018664:	2b00      	cmp	r3, #0
 8018666:	d106      	bne.n	8018676 <tcp_free_acked_segments+0x8e>
 8018668:	4b17      	ldr	r3, [pc, #92]	@ (80186c8 <tcp_free_acked_segments+0xe0>)
 801866a:	f240 4261 	movw	r2, #1121	@ 0x461
 801866e:	491a      	ldr	r1, [pc, #104]	@ (80186d8 <tcp_free_acked_segments+0xf0>)
 8018670:	4817      	ldr	r0, [pc, #92]	@ (80186d0 <tcp_free_acked_segments+0xe8>)
 8018672:	f005 fe75 	bl	801e360 <iprintf>
  while (seg_list != NULL &&
 8018676:	68bb      	ldr	r3, [r7, #8]
 8018678:	2b00      	cmp	r3, #0
 801867a:	d020      	beq.n	80186be <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801867c:	68bb      	ldr	r3, [r7, #8]
 801867e:	68db      	ldr	r3, [r3, #12]
 8018680:	685b      	ldr	r3, [r3, #4]
 8018682:	4618      	mov	r0, r3
 8018684:	f7fb fac0 	bl	8013c08 <lwip_htonl>
 8018688:	4604      	mov	r4, r0
 801868a:	68bb      	ldr	r3, [r7, #8]
 801868c:	891b      	ldrh	r3, [r3, #8]
 801868e:	461d      	mov	r5, r3
 8018690:	68bb      	ldr	r3, [r7, #8]
 8018692:	68db      	ldr	r3, [r3, #12]
 8018694:	899b      	ldrh	r3, [r3, #12]
 8018696:	b29b      	uxth	r3, r3
 8018698:	4618      	mov	r0, r3
 801869a:	f7fb fa9f 	bl	8013bdc <lwip_htons>
 801869e:	4603      	mov	r3, r0
 80186a0:	b2db      	uxtb	r3, r3
 80186a2:	f003 0303 	and.w	r3, r3, #3
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	d001      	beq.n	80186ae <tcp_free_acked_segments+0xc6>
 80186aa:	2301      	movs	r3, #1
 80186ac:	e000      	b.n	80186b0 <tcp_free_acked_segments+0xc8>
 80186ae:	2300      	movs	r3, #0
 80186b0:	442b      	add	r3, r5
 80186b2:	18e2      	adds	r2, r4, r3
 80186b4:	4b09      	ldr	r3, [pc, #36]	@ (80186dc <tcp_free_acked_segments+0xf4>)
 80186b6:	681b      	ldr	r3, [r3, #0]
 80186b8:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80186ba:	2b00      	cmp	r3, #0
 80186bc:	dd9c      	ble.n	80185f8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80186be:	68bb      	ldr	r3, [r7, #8]
}
 80186c0:	4618      	mov	r0, r3
 80186c2:	3718      	adds	r7, #24
 80186c4:	46bd      	mov	sp, r7
 80186c6:	bdb0      	pop	{r4, r5, r7, pc}
 80186c8:	08020d04 	.word	0x08020d04
 80186cc:	08020fec 	.word	0x08020fec
 80186d0:	08020d50 	.word	0x08020d50
 80186d4:	20012b3c 	.word	0x20012b3c
 80186d8:	08021014 	.word	0x08021014
 80186dc:	20012b38 	.word	0x20012b38

080186e0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80186e0:	b5b0      	push	{r4, r5, r7, lr}
 80186e2:	b094      	sub	sp, #80	@ 0x50
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80186e8:	2300      	movs	r3, #0
 80186ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80186ec:	687b      	ldr	r3, [r7, #4]
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	d106      	bne.n	8018700 <tcp_receive+0x20>
 80186f2:	4b91      	ldr	r3, [pc, #580]	@ (8018938 <tcp_receive+0x258>)
 80186f4:	f240 427b 	movw	r2, #1147	@ 0x47b
 80186f8:	4990      	ldr	r1, [pc, #576]	@ (801893c <tcp_receive+0x25c>)
 80186fa:	4891      	ldr	r0, [pc, #580]	@ (8018940 <tcp_receive+0x260>)
 80186fc:	f005 fe30 	bl	801e360 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	7d1b      	ldrb	r3, [r3, #20]
 8018704:	2b03      	cmp	r3, #3
 8018706:	d806      	bhi.n	8018716 <tcp_receive+0x36>
 8018708:	4b8b      	ldr	r3, [pc, #556]	@ (8018938 <tcp_receive+0x258>)
 801870a:	f240 427c 	movw	r2, #1148	@ 0x47c
 801870e:	498d      	ldr	r1, [pc, #564]	@ (8018944 <tcp_receive+0x264>)
 8018710:	488b      	ldr	r0, [pc, #556]	@ (8018940 <tcp_receive+0x260>)
 8018712:	f005 fe25 	bl	801e360 <iprintf>

  if (flags & TCP_ACK) {
 8018716:	4b8c      	ldr	r3, [pc, #560]	@ (8018948 <tcp_receive+0x268>)
 8018718:	781b      	ldrb	r3, [r3, #0]
 801871a:	f003 0310 	and.w	r3, r3, #16
 801871e:	2b00      	cmp	r3, #0
 8018720:	f000 8264 	beq.w	8018bec <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801872a:	461a      	mov	r2, r3
 801872c:	687b      	ldr	r3, [r7, #4]
 801872e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018730:	4413      	add	r3, r2
 8018732:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018734:	687b      	ldr	r3, [r7, #4]
 8018736:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018738:	4b84      	ldr	r3, [pc, #528]	@ (801894c <tcp_receive+0x26c>)
 801873a:	681b      	ldr	r3, [r3, #0]
 801873c:	1ad3      	subs	r3, r2, r3
 801873e:	2b00      	cmp	r3, #0
 8018740:	db1b      	blt.n	801877a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018746:	4b81      	ldr	r3, [pc, #516]	@ (801894c <tcp_receive+0x26c>)
 8018748:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801874a:	429a      	cmp	r2, r3
 801874c:	d106      	bne.n	801875c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801874e:	687b      	ldr	r3, [r7, #4]
 8018750:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018752:	4b7f      	ldr	r3, [pc, #508]	@ (8018950 <tcp_receive+0x270>)
 8018754:	681b      	ldr	r3, [r3, #0]
 8018756:	1ad3      	subs	r3, r2, r3
 8018758:	2b00      	cmp	r3, #0
 801875a:	db0e      	blt.n	801877a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018760:	4b7b      	ldr	r3, [pc, #492]	@ (8018950 <tcp_receive+0x270>)
 8018762:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018764:	429a      	cmp	r2, r3
 8018766:	d125      	bne.n	80187b4 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8018768:	4b7a      	ldr	r3, [pc, #488]	@ (8018954 <tcp_receive+0x274>)
 801876a:	681b      	ldr	r3, [r3, #0]
 801876c:	89db      	ldrh	r3, [r3, #14]
 801876e:	b29a      	uxth	r2, r3
 8018770:	687b      	ldr	r3, [r7, #4]
 8018772:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018776:	429a      	cmp	r2, r3
 8018778:	d91c      	bls.n	80187b4 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801877a:	4b76      	ldr	r3, [pc, #472]	@ (8018954 <tcp_receive+0x274>)
 801877c:	681b      	ldr	r3, [r3, #0]
 801877e:	89db      	ldrh	r3, [r3, #14]
 8018780:	b29a      	uxth	r2, r3
 8018782:	687b      	ldr	r3, [r7, #4]
 8018784:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8018788:	687b      	ldr	r3, [r7, #4]
 801878a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801878e:	687b      	ldr	r3, [r7, #4]
 8018790:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018794:	429a      	cmp	r2, r3
 8018796:	d205      	bcs.n	80187a4 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801879e:	687b      	ldr	r3, [r7, #4]
 80187a0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80187a4:	4b69      	ldr	r3, [pc, #420]	@ (801894c <tcp_receive+0x26c>)
 80187a6:	681a      	ldr	r2, [r3, #0]
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80187ac:	4b68      	ldr	r3, [pc, #416]	@ (8018950 <tcp_receive+0x270>)
 80187ae:	681a      	ldr	r2, [r3, #0]
 80187b0:	687b      	ldr	r3, [r7, #4]
 80187b2:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80187b4:	4b66      	ldr	r3, [pc, #408]	@ (8018950 <tcp_receive+0x270>)
 80187b6:	681a      	ldr	r2, [r3, #0]
 80187b8:	687b      	ldr	r3, [r7, #4]
 80187ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80187bc:	1ad3      	subs	r3, r2, r3
 80187be:	2b00      	cmp	r3, #0
 80187c0:	dc58      	bgt.n	8018874 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80187c2:	4b65      	ldr	r3, [pc, #404]	@ (8018958 <tcp_receive+0x278>)
 80187c4:	881b      	ldrh	r3, [r3, #0]
 80187c6:	2b00      	cmp	r3, #0
 80187c8:	d14b      	bne.n	8018862 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80187ce:	687a      	ldr	r2, [r7, #4]
 80187d0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80187d4:	4413      	add	r3, r2
 80187d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80187d8:	429a      	cmp	r2, r3
 80187da:	d142      	bne.n	8018862 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80187dc:	687b      	ldr	r3, [r7, #4]
 80187de:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	db3d      	blt.n	8018862 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80187e6:	687b      	ldr	r3, [r7, #4]
 80187e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80187ea:	4b59      	ldr	r3, [pc, #356]	@ (8018950 <tcp_receive+0x270>)
 80187ec:	681b      	ldr	r3, [r3, #0]
 80187ee:	429a      	cmp	r2, r3
 80187f0:	d137      	bne.n	8018862 <tcp_receive+0x182>
              found_dupack = 1;
 80187f2:	2301      	movs	r3, #1
 80187f4:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80187f6:	687b      	ldr	r3, [r7, #4]
 80187f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80187fc:	2bff      	cmp	r3, #255	@ 0xff
 80187fe:	d007      	beq.n	8018810 <tcp_receive+0x130>
                ++pcb->dupacks;
 8018800:	687b      	ldr	r3, [r7, #4]
 8018802:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018806:	3301      	adds	r3, #1
 8018808:	b2da      	uxtb	r2, r3
 801880a:	687b      	ldr	r3, [r7, #4]
 801880c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8018810:	687b      	ldr	r3, [r7, #4]
 8018812:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018816:	2b03      	cmp	r3, #3
 8018818:	d91b      	bls.n	8018852 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801881a:	687b      	ldr	r3, [r7, #4]
 801881c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018820:	687b      	ldr	r3, [r7, #4]
 8018822:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018824:	4413      	add	r3, r2
 8018826:	b29a      	uxth	r2, r3
 8018828:	687b      	ldr	r3, [r7, #4]
 801882a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801882e:	429a      	cmp	r2, r3
 8018830:	d30a      	bcc.n	8018848 <tcp_receive+0x168>
 8018832:	687b      	ldr	r3, [r7, #4]
 8018834:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018838:	687b      	ldr	r3, [r7, #4]
 801883a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801883c:	4413      	add	r3, r2
 801883e:	b29a      	uxth	r2, r3
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8018846:	e004      	b.n	8018852 <tcp_receive+0x172>
 8018848:	687b      	ldr	r3, [r7, #4]
 801884a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801884e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8018852:	687b      	ldr	r3, [r7, #4]
 8018854:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018858:	2b02      	cmp	r3, #2
 801885a:	d902      	bls.n	8018862 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801885c:	6878      	ldr	r0, [r7, #4]
 801885e:	f001 fee7 	bl	801a630 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8018862:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018864:	2b00      	cmp	r3, #0
 8018866:	f040 8161 	bne.w	8018b2c <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	2200      	movs	r2, #0
 801886e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8018872:	e15b      	b.n	8018b2c <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018874:	4b36      	ldr	r3, [pc, #216]	@ (8018950 <tcp_receive+0x270>)
 8018876:	681a      	ldr	r2, [r3, #0]
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801887c:	1ad3      	subs	r3, r2, r3
 801887e:	3b01      	subs	r3, #1
 8018880:	2b00      	cmp	r3, #0
 8018882:	f2c0 814e 	blt.w	8018b22 <tcp_receive+0x442>
 8018886:	4b32      	ldr	r3, [pc, #200]	@ (8018950 <tcp_receive+0x270>)
 8018888:	681a      	ldr	r2, [r3, #0]
 801888a:	687b      	ldr	r3, [r7, #4]
 801888c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801888e:	1ad3      	subs	r3, r2, r3
 8018890:	2b00      	cmp	r3, #0
 8018892:	f300 8146 	bgt.w	8018b22 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	8b5b      	ldrh	r3, [r3, #26]
 801889a:	f003 0304 	and.w	r3, r3, #4
 801889e:	2b00      	cmp	r3, #0
 80188a0:	d010      	beq.n	80188c4 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	8b5b      	ldrh	r3, [r3, #26]
 80188a6:	f023 0304 	bic.w	r3, r3, #4
 80188aa:	b29a      	uxth	r2, r3
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80188b0:	687b      	ldr	r3, [r7, #4]
 80188b2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80188b6:	687b      	ldr	r3, [r7, #4]
 80188b8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	2200      	movs	r2, #0
 80188c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80188c4:	687b      	ldr	r3, [r7, #4]
 80188c6:	2200      	movs	r2, #0
 80188c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80188d2:	10db      	asrs	r3, r3, #3
 80188d4:	b21b      	sxth	r3, r3
 80188d6:	b29a      	uxth	r2, r3
 80188d8:	687b      	ldr	r3, [r7, #4]
 80188da:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80188de:	b29b      	uxth	r3, r3
 80188e0:	4413      	add	r3, r2
 80188e2:	b29b      	uxth	r3, r3
 80188e4:	b21a      	sxth	r2, r3
 80188e6:	687b      	ldr	r3, [r7, #4]
 80188e8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80188ec:	4b18      	ldr	r3, [pc, #96]	@ (8018950 <tcp_receive+0x270>)
 80188ee:	681b      	ldr	r3, [r3, #0]
 80188f0:	b29a      	uxth	r2, r3
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80188f6:	b29b      	uxth	r3, r3
 80188f8:	1ad3      	subs	r3, r2, r3
 80188fa:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80188fc:	687b      	ldr	r3, [r7, #4]
 80188fe:	2200      	movs	r2, #0
 8018900:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8018904:	4b12      	ldr	r3, [pc, #72]	@ (8018950 <tcp_receive+0x270>)
 8018906:	681a      	ldr	r2, [r3, #0]
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801890c:	687b      	ldr	r3, [r7, #4]
 801890e:	7d1b      	ldrb	r3, [r3, #20]
 8018910:	2b03      	cmp	r3, #3
 8018912:	f240 8097 	bls.w	8018a44 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801891c:	687b      	ldr	r3, [r7, #4]
 801891e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8018922:	429a      	cmp	r2, r3
 8018924:	d245      	bcs.n	80189b2 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8018926:	687b      	ldr	r3, [r7, #4]
 8018928:	8b5b      	ldrh	r3, [r3, #26]
 801892a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801892e:	2b00      	cmp	r3, #0
 8018930:	d014      	beq.n	801895c <tcp_receive+0x27c>
 8018932:	2301      	movs	r3, #1
 8018934:	e013      	b.n	801895e <tcp_receive+0x27e>
 8018936:	bf00      	nop
 8018938:	08020d04 	.word	0x08020d04
 801893c:	08021034 	.word	0x08021034
 8018940:	08020d50 	.word	0x08020d50
 8018944:	08021050 	.word	0x08021050
 8018948:	20012b40 	.word	0x20012b40
 801894c:	20012b34 	.word	0x20012b34
 8018950:	20012b38 	.word	0x20012b38
 8018954:	20012b24 	.word	0x20012b24
 8018958:	20012b3e 	.word	0x20012b3e
 801895c:	2302      	movs	r3, #2
 801895e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8018962:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8018966:	b29a      	uxth	r2, r3
 8018968:	687b      	ldr	r3, [r7, #4]
 801896a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801896c:	fb12 f303 	smulbb	r3, r2, r3
 8018970:	b29b      	uxth	r3, r3
 8018972:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8018974:	4293      	cmp	r3, r2
 8018976:	bf28      	it	cs
 8018978:	4613      	movcs	r3, r2
 801897a:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018982:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8018984:	4413      	add	r3, r2
 8018986:	b29a      	uxth	r2, r3
 8018988:	687b      	ldr	r3, [r7, #4]
 801898a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801898e:	429a      	cmp	r2, r3
 8018990:	d309      	bcc.n	80189a6 <tcp_receive+0x2c6>
 8018992:	687b      	ldr	r3, [r7, #4]
 8018994:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018998:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801899a:	4413      	add	r3, r2
 801899c:	b29a      	uxth	r2, r3
 801899e:	687b      	ldr	r3, [r7, #4]
 80189a0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80189a4:	e04e      	b.n	8018a44 <tcp_receive+0x364>
 80189a6:	687b      	ldr	r3, [r7, #4]
 80189a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80189ac:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80189b0:	e048      	b.n	8018a44 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80189b2:	687b      	ldr	r3, [r7, #4]
 80189b4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80189b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80189ba:	4413      	add	r3, r2
 80189bc:	b29a      	uxth	r2, r3
 80189be:	687b      	ldr	r3, [r7, #4]
 80189c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80189c4:	429a      	cmp	r2, r3
 80189c6:	d309      	bcc.n	80189dc <tcp_receive+0x2fc>
 80189c8:	687b      	ldr	r3, [r7, #4]
 80189ca:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80189ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80189d0:	4413      	add	r3, r2
 80189d2:	b29a      	uxth	r2, r3
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80189da:	e004      	b.n	80189e6 <tcp_receive+0x306>
 80189dc:	687b      	ldr	r3, [r7, #4]
 80189de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80189e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80189e6:	687b      	ldr	r3, [r7, #4]
 80189e8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80189f2:	429a      	cmp	r2, r3
 80189f4:	d326      	bcc.n	8018a44 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018a02:	1ad3      	subs	r3, r2, r3
 8018a04:	b29a      	uxth	r2, r3
 8018a06:	687b      	ldr	r3, [r7, #4]
 8018a08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018a12:	687b      	ldr	r3, [r7, #4]
 8018a14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018a16:	4413      	add	r3, r2
 8018a18:	b29a      	uxth	r2, r3
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018a20:	429a      	cmp	r2, r3
 8018a22:	d30a      	bcc.n	8018a3a <tcp_receive+0x35a>
 8018a24:	687b      	ldr	r3, [r7, #4]
 8018a26:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018a2e:	4413      	add	r3, r2
 8018a30:	b29a      	uxth	r2, r3
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8018a38:	e004      	b.n	8018a44 <tcp_receive+0x364>
 8018a3a:	687b      	ldr	r3, [r7, #4]
 8018a3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018a40:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a4c:	4a98      	ldr	r2, [pc, #608]	@ (8018cb0 <tcp_receive+0x5d0>)
 8018a4e:	6878      	ldr	r0, [r7, #4]
 8018a50:	f7ff fdca 	bl	80185e8 <tcp_free_acked_segments>
 8018a54:	4602      	mov	r2, r0
 8018a56:	687b      	ldr	r3, [r7, #4]
 8018a58:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8018a5e:	687b      	ldr	r3, [r7, #4]
 8018a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a62:	4a94      	ldr	r2, [pc, #592]	@ (8018cb4 <tcp_receive+0x5d4>)
 8018a64:	6878      	ldr	r0, [r7, #4]
 8018a66:	f7ff fdbf 	bl	80185e8 <tcp_free_acked_segments>
 8018a6a:	4602      	mov	r2, r0
 8018a6c:	687b      	ldr	r3, [r7, #4]
 8018a6e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a74:	2b00      	cmp	r3, #0
 8018a76:	d104      	bne.n	8018a82 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018a7e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8018a80:	e002      	b.n	8018a88 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	2200      	movs	r2, #0
 8018a86:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8018a88:	687b      	ldr	r3, [r7, #4]
 8018a8a:	2200      	movs	r2, #0
 8018a8c:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a92:	2b00      	cmp	r3, #0
 8018a94:	d103      	bne.n	8018a9e <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	2200      	movs	r2, #0
 8018a9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8018a9e:	687b      	ldr	r3, [r7, #4]
 8018aa0:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8018aa4:	4b84      	ldr	r3, [pc, #528]	@ (8018cb8 <tcp_receive+0x5d8>)
 8018aa6:	881b      	ldrh	r3, [r3, #0]
 8018aa8:	4413      	add	r3, r2
 8018aaa:	b29a      	uxth	r2, r3
 8018aac:	687b      	ldr	r3, [r7, #4]
 8018aae:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8018ab2:	687b      	ldr	r3, [r7, #4]
 8018ab4:	8b5b      	ldrh	r3, [r3, #26]
 8018ab6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8018aba:	2b00      	cmp	r3, #0
 8018abc:	d035      	beq.n	8018b2a <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8018abe:	687b      	ldr	r3, [r7, #4]
 8018ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018ac2:	2b00      	cmp	r3, #0
 8018ac4:	d118      	bne.n	8018af8 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8018ac6:	687b      	ldr	r3, [r7, #4]
 8018ac8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018aca:	2b00      	cmp	r3, #0
 8018acc:	d00c      	beq.n	8018ae8 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8018ace:	687b      	ldr	r3, [r7, #4]
 8018ad0:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ad6:	68db      	ldr	r3, [r3, #12]
 8018ad8:	685b      	ldr	r3, [r3, #4]
 8018ada:	4618      	mov	r0, r3
 8018adc:	f7fb f894 	bl	8013c08 <lwip_htonl>
 8018ae0:	4603      	mov	r3, r0
 8018ae2:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8018ae4:	2b00      	cmp	r3, #0
 8018ae6:	dc20      	bgt.n	8018b2a <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	8b5b      	ldrh	r3, [r3, #26]
 8018aec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8018af0:	b29a      	uxth	r2, r3
 8018af2:	687b      	ldr	r3, [r7, #4]
 8018af4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018af6:	e018      	b.n	8018b2a <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018b00:	68db      	ldr	r3, [r3, #12]
 8018b02:	685b      	ldr	r3, [r3, #4]
 8018b04:	4618      	mov	r0, r3
 8018b06:	f7fb f87f 	bl	8013c08 <lwip_htonl>
 8018b0a:	4603      	mov	r3, r0
 8018b0c:	1ae3      	subs	r3, r4, r3
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	dc0b      	bgt.n	8018b2a <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	8b5b      	ldrh	r3, [r3, #26]
 8018b16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8018b1a:	b29a      	uxth	r2, r3
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018b20:	e003      	b.n	8018b2a <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8018b22:	6878      	ldr	r0, [r7, #4]
 8018b24:	f001 ff70 	bl	801aa08 <tcp_send_empty_ack>
 8018b28:	e000      	b.n	8018b2c <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018b2a:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018b30:	2b00      	cmp	r3, #0
 8018b32:	d05b      	beq.n	8018bec <tcp_receive+0x50c>
 8018b34:	687b      	ldr	r3, [r7, #4]
 8018b36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8018b38:	4b60      	ldr	r3, [pc, #384]	@ (8018cbc <tcp_receive+0x5dc>)
 8018b3a:	681b      	ldr	r3, [r3, #0]
 8018b3c:	1ad3      	subs	r3, r2, r3
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	da54      	bge.n	8018bec <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8018b42:	4b5f      	ldr	r3, [pc, #380]	@ (8018cc0 <tcp_receive+0x5e0>)
 8018b44:	681b      	ldr	r3, [r3, #0]
 8018b46:	b29a      	uxth	r2, r3
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018b4c:	b29b      	uxth	r3, r3
 8018b4e:	1ad3      	subs	r3, r2, r3
 8018b50:	b29b      	uxth	r3, r3
 8018b52:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8018b56:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8018b5a:	687b      	ldr	r3, [r7, #4]
 8018b5c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018b60:	10db      	asrs	r3, r3, #3
 8018b62:	b21b      	sxth	r3, r3
 8018b64:	b29b      	uxth	r3, r3
 8018b66:	1ad3      	subs	r3, r2, r3
 8018b68:	b29b      	uxth	r3, r3
 8018b6a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018b74:	b29a      	uxth	r2, r3
 8018b76:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018b7a:	4413      	add	r3, r2
 8018b7c:	b29b      	uxth	r3, r3
 8018b7e:	b21a      	sxth	r2, r3
 8018b80:	687b      	ldr	r3, [r7, #4]
 8018b82:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8018b84:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	da05      	bge.n	8018b98 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8018b8c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018b90:	425b      	negs	r3, r3
 8018b92:	b29b      	uxth	r3, r3
 8018b94:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8018b98:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8018b9c:	687b      	ldr	r3, [r7, #4]
 8018b9e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8018ba2:	109b      	asrs	r3, r3, #2
 8018ba4:	b21b      	sxth	r3, r3
 8018ba6:	b29b      	uxth	r3, r3
 8018ba8:	1ad3      	subs	r3, r2, r3
 8018baa:	b29b      	uxth	r3, r3
 8018bac:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8018bb6:	b29a      	uxth	r2, r3
 8018bb8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018bbc:	4413      	add	r3, r2
 8018bbe:	b29b      	uxth	r3, r3
 8018bc0:	b21a      	sxth	r2, r3
 8018bc2:	687b      	ldr	r3, [r7, #4]
 8018bc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018bc6:	687b      	ldr	r3, [r7, #4]
 8018bc8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018bcc:	10db      	asrs	r3, r3, #3
 8018bce:	b21b      	sxth	r3, r3
 8018bd0:	b29a      	uxth	r2, r3
 8018bd2:	687b      	ldr	r3, [r7, #4]
 8018bd4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8018bd8:	b29b      	uxth	r3, r3
 8018bda:	4413      	add	r3, r2
 8018bdc:	b29b      	uxth	r3, r3
 8018bde:	b21a      	sxth	r2, r3
 8018be0:	687b      	ldr	r3, [r7, #4]
 8018be2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8018be6:	687b      	ldr	r3, [r7, #4]
 8018be8:	2200      	movs	r2, #0
 8018bea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8018bec:	4b35      	ldr	r3, [pc, #212]	@ (8018cc4 <tcp_receive+0x5e4>)
 8018bee:	881b      	ldrh	r3, [r3, #0]
 8018bf0:	2b00      	cmp	r3, #0
 8018bf2:	f000 84df 	beq.w	80195b4 <tcp_receive+0xed4>
 8018bf6:	687b      	ldr	r3, [r7, #4]
 8018bf8:	7d1b      	ldrb	r3, [r3, #20]
 8018bfa:	2b06      	cmp	r3, #6
 8018bfc:	f200 84da 	bhi.w	80195b4 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018c00:	687b      	ldr	r3, [r7, #4]
 8018c02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018c04:	4b30      	ldr	r3, [pc, #192]	@ (8018cc8 <tcp_receive+0x5e8>)
 8018c06:	681b      	ldr	r3, [r3, #0]
 8018c08:	1ad3      	subs	r3, r2, r3
 8018c0a:	3b01      	subs	r3, #1
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	f2c0 808f 	blt.w	8018d30 <tcp_receive+0x650>
 8018c12:	687b      	ldr	r3, [r7, #4]
 8018c14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018c16:	4b2b      	ldr	r3, [pc, #172]	@ (8018cc4 <tcp_receive+0x5e4>)
 8018c18:	881b      	ldrh	r3, [r3, #0]
 8018c1a:	4619      	mov	r1, r3
 8018c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8018cc8 <tcp_receive+0x5e8>)
 8018c1e:	681b      	ldr	r3, [r3, #0]
 8018c20:	440b      	add	r3, r1
 8018c22:	1ad3      	subs	r3, r2, r3
 8018c24:	3301      	adds	r3, #1
 8018c26:	2b00      	cmp	r3, #0
 8018c28:	f300 8082 	bgt.w	8018d30 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8018c2c:	4b27      	ldr	r3, [pc, #156]	@ (8018ccc <tcp_receive+0x5ec>)
 8018c2e:	685b      	ldr	r3, [r3, #4]
 8018c30:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8018c32:	687b      	ldr	r3, [r7, #4]
 8018c34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018c36:	4b24      	ldr	r3, [pc, #144]	@ (8018cc8 <tcp_receive+0x5e8>)
 8018c38:	681b      	ldr	r3, [r3, #0]
 8018c3a:	1ad3      	subs	r3, r2, r3
 8018c3c:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018c3e:	4b23      	ldr	r3, [pc, #140]	@ (8018ccc <tcp_receive+0x5ec>)
 8018c40:	685b      	ldr	r3, [r3, #4]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	d106      	bne.n	8018c54 <tcp_receive+0x574>
 8018c46:	4b22      	ldr	r3, [pc, #136]	@ (8018cd0 <tcp_receive+0x5f0>)
 8018c48:	f240 5294 	movw	r2, #1428	@ 0x594
 8018c4c:	4921      	ldr	r1, [pc, #132]	@ (8018cd4 <tcp_receive+0x5f4>)
 8018c4e:	4822      	ldr	r0, [pc, #136]	@ (8018cd8 <tcp_receive+0x5f8>)
 8018c50:	f005 fb86 	bl	801e360 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8018c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018c56:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8018c5a:	4293      	cmp	r3, r2
 8018c5c:	d906      	bls.n	8018c6c <tcp_receive+0x58c>
 8018c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8018cd0 <tcp_receive+0x5f0>)
 8018c60:	f240 5295 	movw	r2, #1429	@ 0x595
 8018c64:	491d      	ldr	r1, [pc, #116]	@ (8018cdc <tcp_receive+0x5fc>)
 8018c66:	481c      	ldr	r0, [pc, #112]	@ (8018cd8 <tcp_receive+0x5f8>)
 8018c68:	f005 fb7a 	bl	801e360 <iprintf>
      off = (u16_t)off32;
 8018c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018c6e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018c72:	4b16      	ldr	r3, [pc, #88]	@ (8018ccc <tcp_receive+0x5ec>)
 8018c74:	685b      	ldr	r3, [r3, #4]
 8018c76:	891b      	ldrh	r3, [r3, #8]
 8018c78:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c7c:	429a      	cmp	r2, r3
 8018c7e:	d906      	bls.n	8018c8e <tcp_receive+0x5ae>
 8018c80:	4b13      	ldr	r3, [pc, #76]	@ (8018cd0 <tcp_receive+0x5f0>)
 8018c82:	f240 5297 	movw	r2, #1431	@ 0x597
 8018c86:	4916      	ldr	r1, [pc, #88]	@ (8018ce0 <tcp_receive+0x600>)
 8018c88:	4813      	ldr	r0, [pc, #76]	@ (8018cd8 <tcp_receive+0x5f8>)
 8018c8a:	f005 fb69 	bl	801e360 <iprintf>
      inseg.len -= off;
 8018c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8018ccc <tcp_receive+0x5ec>)
 8018c90:	891a      	ldrh	r2, [r3, #8]
 8018c92:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018c96:	1ad3      	subs	r3, r2, r3
 8018c98:	b29a      	uxth	r2, r3
 8018c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8018ccc <tcp_receive+0x5ec>)
 8018c9c:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8018ccc <tcp_receive+0x5ec>)
 8018ca0:	685b      	ldr	r3, [r3, #4]
 8018ca2:	891a      	ldrh	r2, [r3, #8]
 8018ca4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018ca8:	1ad3      	subs	r3, r2, r3
 8018caa:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8018cac:	e02a      	b.n	8018d04 <tcp_receive+0x624>
 8018cae:	bf00      	nop
 8018cb0:	0802106c 	.word	0x0802106c
 8018cb4:	08021074 	.word	0x08021074
 8018cb8:	20012b3c 	.word	0x20012b3c
 8018cbc:	20012b38 	.word	0x20012b38
 8018cc0:	20012afc 	.word	0x20012afc
 8018cc4:	20012b3e 	.word	0x20012b3e
 8018cc8:	20012b34 	.word	0x20012b34
 8018ccc:	20012b14 	.word	0x20012b14
 8018cd0:	08020d04 	.word	0x08020d04
 8018cd4:	0802107c 	.word	0x0802107c
 8018cd8:	08020d50 	.word	0x08020d50
 8018cdc:	0802108c 	.word	0x0802108c
 8018ce0:	0802109c 	.word	0x0802109c
        off -= p->len;
 8018ce4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018ce6:	895b      	ldrh	r3, [r3, #10]
 8018ce8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018cec:	1ad3      	subs	r3, r2, r3
 8018cee:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8018cf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018cf4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8018cf6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8018cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018cfa:	2200      	movs	r2, #0
 8018cfc:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8018cfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018d00:	681b      	ldr	r3, [r3, #0]
 8018d02:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8018d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018d06:	895b      	ldrh	r3, [r3, #10]
 8018d08:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018d0c:	429a      	cmp	r2, r3
 8018d0e:	d8e9      	bhi.n	8018ce4 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8018d10:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018d14:	4619      	mov	r1, r3
 8018d16:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8018d18:	f7fc facc 	bl	80152b4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018d1c:	687b      	ldr	r3, [r7, #4]
 8018d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d20:	4a90      	ldr	r2, [pc, #576]	@ (8018f64 <tcp_receive+0x884>)
 8018d22:	6013      	str	r3, [r2, #0]
 8018d24:	4b90      	ldr	r3, [pc, #576]	@ (8018f68 <tcp_receive+0x888>)
 8018d26:	68db      	ldr	r3, [r3, #12]
 8018d28:	4a8e      	ldr	r2, [pc, #568]	@ (8018f64 <tcp_receive+0x884>)
 8018d2a:	6812      	ldr	r2, [r2, #0]
 8018d2c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018d2e:	e00d      	b.n	8018d4c <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8018d30:	4b8c      	ldr	r3, [pc, #560]	@ (8018f64 <tcp_receive+0x884>)
 8018d32:	681a      	ldr	r2, [r3, #0]
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d38:	1ad3      	subs	r3, r2, r3
 8018d3a:	2b00      	cmp	r3, #0
 8018d3c:	da06      	bge.n	8018d4c <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	8b5b      	ldrh	r3, [r3, #26]
 8018d42:	f043 0302 	orr.w	r3, r3, #2
 8018d46:	b29a      	uxth	r2, r3
 8018d48:	687b      	ldr	r3, [r7, #4]
 8018d4a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018d4c:	4b85      	ldr	r3, [pc, #532]	@ (8018f64 <tcp_receive+0x884>)
 8018d4e:	681a      	ldr	r2, [r3, #0]
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d54:	1ad3      	subs	r3, r2, r3
 8018d56:	2b00      	cmp	r3, #0
 8018d58:	f2c0 8427 	blt.w	80195aa <tcp_receive+0xeca>
 8018d5c:	4b81      	ldr	r3, [pc, #516]	@ (8018f64 <tcp_receive+0x884>)
 8018d5e:	681a      	ldr	r2, [r3, #0]
 8018d60:	687b      	ldr	r3, [r7, #4]
 8018d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d64:	6879      	ldr	r1, [r7, #4]
 8018d66:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018d68:	440b      	add	r3, r1
 8018d6a:	1ad3      	subs	r3, r2, r3
 8018d6c:	3301      	adds	r3, #1
 8018d6e:	2b00      	cmp	r3, #0
 8018d70:	f300 841b 	bgt.w	80195aa <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8018d74:	687b      	ldr	r3, [r7, #4]
 8018d76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018d78:	4b7a      	ldr	r3, [pc, #488]	@ (8018f64 <tcp_receive+0x884>)
 8018d7a:	681b      	ldr	r3, [r3, #0]
 8018d7c:	429a      	cmp	r2, r3
 8018d7e:	f040 8298 	bne.w	80192b2 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8018d82:	4b79      	ldr	r3, [pc, #484]	@ (8018f68 <tcp_receive+0x888>)
 8018d84:	891c      	ldrh	r4, [r3, #8]
 8018d86:	4b78      	ldr	r3, [pc, #480]	@ (8018f68 <tcp_receive+0x888>)
 8018d88:	68db      	ldr	r3, [r3, #12]
 8018d8a:	899b      	ldrh	r3, [r3, #12]
 8018d8c:	b29b      	uxth	r3, r3
 8018d8e:	4618      	mov	r0, r3
 8018d90:	f7fa ff24 	bl	8013bdc <lwip_htons>
 8018d94:	4603      	mov	r3, r0
 8018d96:	b2db      	uxtb	r3, r3
 8018d98:	f003 0303 	and.w	r3, r3, #3
 8018d9c:	2b00      	cmp	r3, #0
 8018d9e:	d001      	beq.n	8018da4 <tcp_receive+0x6c4>
 8018da0:	2301      	movs	r3, #1
 8018da2:	e000      	b.n	8018da6 <tcp_receive+0x6c6>
 8018da4:	2300      	movs	r3, #0
 8018da6:	4423      	add	r3, r4
 8018da8:	b29a      	uxth	r2, r3
 8018daa:	4b70      	ldr	r3, [pc, #448]	@ (8018f6c <tcp_receive+0x88c>)
 8018dac:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018db2:	4b6e      	ldr	r3, [pc, #440]	@ (8018f6c <tcp_receive+0x88c>)
 8018db4:	881b      	ldrh	r3, [r3, #0]
 8018db6:	429a      	cmp	r2, r3
 8018db8:	d274      	bcs.n	8018ea4 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018dba:	4b6b      	ldr	r3, [pc, #428]	@ (8018f68 <tcp_receive+0x888>)
 8018dbc:	68db      	ldr	r3, [r3, #12]
 8018dbe:	899b      	ldrh	r3, [r3, #12]
 8018dc0:	b29b      	uxth	r3, r3
 8018dc2:	4618      	mov	r0, r3
 8018dc4:	f7fa ff0a 	bl	8013bdc <lwip_htons>
 8018dc8:	4603      	mov	r3, r0
 8018dca:	b2db      	uxtb	r3, r3
 8018dcc:	f003 0301 	and.w	r3, r3, #1
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	d01e      	beq.n	8018e12 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8018dd4:	4b64      	ldr	r3, [pc, #400]	@ (8018f68 <tcp_receive+0x888>)
 8018dd6:	68db      	ldr	r3, [r3, #12]
 8018dd8:	899b      	ldrh	r3, [r3, #12]
 8018dda:	b29b      	uxth	r3, r3
 8018ddc:	b21b      	sxth	r3, r3
 8018dde:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8018de2:	b21c      	sxth	r4, r3
 8018de4:	4b60      	ldr	r3, [pc, #384]	@ (8018f68 <tcp_receive+0x888>)
 8018de6:	68db      	ldr	r3, [r3, #12]
 8018de8:	899b      	ldrh	r3, [r3, #12]
 8018dea:	b29b      	uxth	r3, r3
 8018dec:	4618      	mov	r0, r3
 8018dee:	f7fa fef5 	bl	8013bdc <lwip_htons>
 8018df2:	4603      	mov	r3, r0
 8018df4:	b2db      	uxtb	r3, r3
 8018df6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8018dfa:	b29b      	uxth	r3, r3
 8018dfc:	4618      	mov	r0, r3
 8018dfe:	f7fa feed 	bl	8013bdc <lwip_htons>
 8018e02:	4603      	mov	r3, r0
 8018e04:	b21b      	sxth	r3, r3
 8018e06:	4323      	orrs	r3, r4
 8018e08:	b21a      	sxth	r2, r3
 8018e0a:	4b57      	ldr	r3, [pc, #348]	@ (8018f68 <tcp_receive+0x888>)
 8018e0c:	68db      	ldr	r3, [r3, #12]
 8018e0e:	b292      	uxth	r2, r2
 8018e10:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018e16:	4b54      	ldr	r3, [pc, #336]	@ (8018f68 <tcp_receive+0x888>)
 8018e18:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018e1a:	4b53      	ldr	r3, [pc, #332]	@ (8018f68 <tcp_receive+0x888>)
 8018e1c:	68db      	ldr	r3, [r3, #12]
 8018e1e:	899b      	ldrh	r3, [r3, #12]
 8018e20:	b29b      	uxth	r3, r3
 8018e22:	4618      	mov	r0, r3
 8018e24:	f7fa feda 	bl	8013bdc <lwip_htons>
 8018e28:	4603      	mov	r3, r0
 8018e2a:	b2db      	uxtb	r3, r3
 8018e2c:	f003 0302 	and.w	r3, r3, #2
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	d005      	beq.n	8018e40 <tcp_receive+0x760>
            inseg.len -= 1;
 8018e34:	4b4c      	ldr	r3, [pc, #304]	@ (8018f68 <tcp_receive+0x888>)
 8018e36:	891b      	ldrh	r3, [r3, #8]
 8018e38:	3b01      	subs	r3, #1
 8018e3a:	b29a      	uxth	r2, r3
 8018e3c:	4b4a      	ldr	r3, [pc, #296]	@ (8018f68 <tcp_receive+0x888>)
 8018e3e:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8018e40:	4b49      	ldr	r3, [pc, #292]	@ (8018f68 <tcp_receive+0x888>)
 8018e42:	685b      	ldr	r3, [r3, #4]
 8018e44:	4a48      	ldr	r2, [pc, #288]	@ (8018f68 <tcp_receive+0x888>)
 8018e46:	8912      	ldrh	r2, [r2, #8]
 8018e48:	4611      	mov	r1, r2
 8018e4a:	4618      	mov	r0, r3
 8018e4c:	f7fc f932 	bl	80150b4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8018e50:	4b45      	ldr	r3, [pc, #276]	@ (8018f68 <tcp_receive+0x888>)
 8018e52:	891c      	ldrh	r4, [r3, #8]
 8018e54:	4b44      	ldr	r3, [pc, #272]	@ (8018f68 <tcp_receive+0x888>)
 8018e56:	68db      	ldr	r3, [r3, #12]
 8018e58:	899b      	ldrh	r3, [r3, #12]
 8018e5a:	b29b      	uxth	r3, r3
 8018e5c:	4618      	mov	r0, r3
 8018e5e:	f7fa febd 	bl	8013bdc <lwip_htons>
 8018e62:	4603      	mov	r3, r0
 8018e64:	b2db      	uxtb	r3, r3
 8018e66:	f003 0303 	and.w	r3, r3, #3
 8018e6a:	2b00      	cmp	r3, #0
 8018e6c:	d001      	beq.n	8018e72 <tcp_receive+0x792>
 8018e6e:	2301      	movs	r3, #1
 8018e70:	e000      	b.n	8018e74 <tcp_receive+0x794>
 8018e72:	2300      	movs	r3, #0
 8018e74:	4423      	add	r3, r4
 8018e76:	b29a      	uxth	r2, r3
 8018e78:	4b3c      	ldr	r3, [pc, #240]	@ (8018f6c <tcp_receive+0x88c>)
 8018e7a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8018f6c <tcp_receive+0x88c>)
 8018e7e:	881b      	ldrh	r3, [r3, #0]
 8018e80:	461a      	mov	r2, r3
 8018e82:	4b38      	ldr	r3, [pc, #224]	@ (8018f64 <tcp_receive+0x884>)
 8018e84:	681b      	ldr	r3, [r3, #0]
 8018e86:	441a      	add	r2, r3
 8018e88:	687b      	ldr	r3, [r7, #4]
 8018e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018e8c:	6879      	ldr	r1, [r7, #4]
 8018e8e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018e90:	440b      	add	r3, r1
 8018e92:	429a      	cmp	r2, r3
 8018e94:	d006      	beq.n	8018ea4 <tcp_receive+0x7c4>
 8018e96:	4b36      	ldr	r3, [pc, #216]	@ (8018f70 <tcp_receive+0x890>)
 8018e98:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8018e9c:	4935      	ldr	r1, [pc, #212]	@ (8018f74 <tcp_receive+0x894>)
 8018e9e:	4836      	ldr	r0, [pc, #216]	@ (8018f78 <tcp_receive+0x898>)
 8018ea0:	f005 fa5e 	bl	801e360 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	f000 80e6 	beq.w	801907a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018eae:	4b2e      	ldr	r3, [pc, #184]	@ (8018f68 <tcp_receive+0x888>)
 8018eb0:	68db      	ldr	r3, [r3, #12]
 8018eb2:	899b      	ldrh	r3, [r3, #12]
 8018eb4:	b29b      	uxth	r3, r3
 8018eb6:	4618      	mov	r0, r3
 8018eb8:	f7fa fe90 	bl	8013bdc <lwip_htons>
 8018ebc:	4603      	mov	r3, r0
 8018ebe:	b2db      	uxtb	r3, r3
 8018ec0:	f003 0301 	and.w	r3, r3, #1
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	d010      	beq.n	8018eea <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8018ec8:	e00a      	b.n	8018ee0 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018ece:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8018ed0:	687b      	ldr	r3, [r7, #4]
 8018ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018ed4:	681a      	ldr	r2, [r3, #0]
 8018ed6:	687b      	ldr	r3, [r7, #4]
 8018ed8:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8018eda:	68f8      	ldr	r0, [r7, #12]
 8018edc:	f7fd fd93 	bl	8016a06 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018ee0:	687b      	ldr	r3, [r7, #4]
 8018ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	d1f0      	bne.n	8018eca <tcp_receive+0x7ea>
 8018ee8:	e0c7      	b.n	801907a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8018eea:	687b      	ldr	r3, [r7, #4]
 8018eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8018ef0:	e051      	b.n	8018f96 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ef4:	68db      	ldr	r3, [r3, #12]
 8018ef6:	899b      	ldrh	r3, [r3, #12]
 8018ef8:	b29b      	uxth	r3, r3
 8018efa:	4618      	mov	r0, r3
 8018efc:	f7fa fe6e 	bl	8013bdc <lwip_htons>
 8018f00:	4603      	mov	r3, r0
 8018f02:	b2db      	uxtb	r3, r3
 8018f04:	f003 0301 	and.w	r3, r3, #1
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	d03c      	beq.n	8018f86 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018f0c:	4b16      	ldr	r3, [pc, #88]	@ (8018f68 <tcp_receive+0x888>)
 8018f0e:	68db      	ldr	r3, [r3, #12]
 8018f10:	899b      	ldrh	r3, [r3, #12]
 8018f12:	b29b      	uxth	r3, r3
 8018f14:	4618      	mov	r0, r3
 8018f16:	f7fa fe61 	bl	8013bdc <lwip_htons>
 8018f1a:	4603      	mov	r3, r0
 8018f1c:	b2db      	uxtb	r3, r3
 8018f1e:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	d12f      	bne.n	8018f86 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018f26:	4b10      	ldr	r3, [pc, #64]	@ (8018f68 <tcp_receive+0x888>)
 8018f28:	68db      	ldr	r3, [r3, #12]
 8018f2a:	899b      	ldrh	r3, [r3, #12]
 8018f2c:	b29c      	uxth	r4, r3
 8018f2e:	2001      	movs	r0, #1
 8018f30:	f7fa fe54 	bl	8013bdc <lwip_htons>
 8018f34:	4603      	mov	r3, r0
 8018f36:	461a      	mov	r2, r3
 8018f38:	4b0b      	ldr	r3, [pc, #44]	@ (8018f68 <tcp_receive+0x888>)
 8018f3a:	68db      	ldr	r3, [r3, #12]
 8018f3c:	4322      	orrs	r2, r4
 8018f3e:	b292      	uxth	r2, r2
 8018f40:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8018f42:	4b09      	ldr	r3, [pc, #36]	@ (8018f68 <tcp_receive+0x888>)
 8018f44:	891c      	ldrh	r4, [r3, #8]
 8018f46:	4b08      	ldr	r3, [pc, #32]	@ (8018f68 <tcp_receive+0x888>)
 8018f48:	68db      	ldr	r3, [r3, #12]
 8018f4a:	899b      	ldrh	r3, [r3, #12]
 8018f4c:	b29b      	uxth	r3, r3
 8018f4e:	4618      	mov	r0, r3
 8018f50:	f7fa fe44 	bl	8013bdc <lwip_htons>
 8018f54:	4603      	mov	r3, r0
 8018f56:	b2db      	uxtb	r3, r3
 8018f58:	f003 0303 	and.w	r3, r3, #3
 8018f5c:	2b00      	cmp	r3, #0
 8018f5e:	d00d      	beq.n	8018f7c <tcp_receive+0x89c>
 8018f60:	2301      	movs	r3, #1
 8018f62:	e00c      	b.n	8018f7e <tcp_receive+0x89e>
 8018f64:	20012b34 	.word	0x20012b34
 8018f68:	20012b14 	.word	0x20012b14
 8018f6c:	20012b3e 	.word	0x20012b3e
 8018f70:	08020d04 	.word	0x08020d04
 8018f74:	080210ac 	.word	0x080210ac
 8018f78:	08020d50 	.word	0x08020d50
 8018f7c:	2300      	movs	r3, #0
 8018f7e:	4423      	add	r3, r4
 8018f80:	b29a      	uxth	r2, r3
 8018f82:	4b98      	ldr	r3, [pc, #608]	@ (80191e4 <tcp_receive+0xb04>)
 8018f84:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8018f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f88:	613b      	str	r3, [r7, #16]
              next = next->next;
 8018f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f8c:	681b      	ldr	r3, [r3, #0]
 8018f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8018f90:	6938      	ldr	r0, [r7, #16]
 8018f92:	f7fd fd38 	bl	8016a06 <tcp_seg_free>
            while (next &&
 8018f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f98:	2b00      	cmp	r3, #0
 8018f9a:	d00e      	beq.n	8018fba <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018f9c:	4b91      	ldr	r3, [pc, #580]	@ (80191e4 <tcp_receive+0xb04>)
 8018f9e:	881b      	ldrh	r3, [r3, #0]
 8018fa0:	461a      	mov	r2, r3
 8018fa2:	4b91      	ldr	r3, [pc, #580]	@ (80191e8 <tcp_receive+0xb08>)
 8018fa4:	681b      	ldr	r3, [r3, #0]
 8018fa6:	441a      	add	r2, r3
 8018fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018faa:	68db      	ldr	r3, [r3, #12]
 8018fac:	685b      	ldr	r3, [r3, #4]
 8018fae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8018fb0:	8909      	ldrh	r1, [r1, #8]
 8018fb2:	440b      	add	r3, r1
 8018fb4:	1ad3      	subs	r3, r2, r3
            while (next &&
 8018fb6:	2b00      	cmp	r3, #0
 8018fb8:	da9b      	bge.n	8018ef2 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8018fba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018fbc:	2b00      	cmp	r3, #0
 8018fbe:	d059      	beq.n	8019074 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8018fc0:	4b88      	ldr	r3, [pc, #544]	@ (80191e4 <tcp_receive+0xb04>)
 8018fc2:	881b      	ldrh	r3, [r3, #0]
 8018fc4:	461a      	mov	r2, r3
 8018fc6:	4b88      	ldr	r3, [pc, #544]	@ (80191e8 <tcp_receive+0xb08>)
 8018fc8:	681b      	ldr	r3, [r3, #0]
 8018fca:	441a      	add	r2, r3
 8018fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018fce:	68db      	ldr	r3, [r3, #12]
 8018fd0:	685b      	ldr	r3, [r3, #4]
 8018fd2:	1ad3      	subs	r3, r2, r3
            if (next &&
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	dd4d      	ble.n	8019074 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018fda:	68db      	ldr	r3, [r3, #12]
 8018fdc:	685b      	ldr	r3, [r3, #4]
 8018fde:	b29a      	uxth	r2, r3
 8018fe0:	4b81      	ldr	r3, [pc, #516]	@ (80191e8 <tcp_receive+0xb08>)
 8018fe2:	681b      	ldr	r3, [r3, #0]
 8018fe4:	b29b      	uxth	r3, r3
 8018fe6:	1ad3      	subs	r3, r2, r3
 8018fe8:	b29a      	uxth	r2, r3
 8018fea:	4b80      	ldr	r3, [pc, #512]	@ (80191ec <tcp_receive+0xb0c>)
 8018fec:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018fee:	4b7f      	ldr	r3, [pc, #508]	@ (80191ec <tcp_receive+0xb0c>)
 8018ff0:	68db      	ldr	r3, [r3, #12]
 8018ff2:	899b      	ldrh	r3, [r3, #12]
 8018ff4:	b29b      	uxth	r3, r3
 8018ff6:	4618      	mov	r0, r3
 8018ff8:	f7fa fdf0 	bl	8013bdc <lwip_htons>
 8018ffc:	4603      	mov	r3, r0
 8018ffe:	b2db      	uxtb	r3, r3
 8019000:	f003 0302 	and.w	r3, r3, #2
 8019004:	2b00      	cmp	r3, #0
 8019006:	d005      	beq.n	8019014 <tcp_receive+0x934>
                inseg.len -= 1;
 8019008:	4b78      	ldr	r3, [pc, #480]	@ (80191ec <tcp_receive+0xb0c>)
 801900a:	891b      	ldrh	r3, [r3, #8]
 801900c:	3b01      	subs	r3, #1
 801900e:	b29a      	uxth	r2, r3
 8019010:	4b76      	ldr	r3, [pc, #472]	@ (80191ec <tcp_receive+0xb0c>)
 8019012:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8019014:	4b75      	ldr	r3, [pc, #468]	@ (80191ec <tcp_receive+0xb0c>)
 8019016:	685b      	ldr	r3, [r3, #4]
 8019018:	4a74      	ldr	r2, [pc, #464]	@ (80191ec <tcp_receive+0xb0c>)
 801901a:	8912      	ldrh	r2, [r2, #8]
 801901c:	4611      	mov	r1, r2
 801901e:	4618      	mov	r0, r3
 8019020:	f7fc f848 	bl	80150b4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8019024:	4b71      	ldr	r3, [pc, #452]	@ (80191ec <tcp_receive+0xb0c>)
 8019026:	891c      	ldrh	r4, [r3, #8]
 8019028:	4b70      	ldr	r3, [pc, #448]	@ (80191ec <tcp_receive+0xb0c>)
 801902a:	68db      	ldr	r3, [r3, #12]
 801902c:	899b      	ldrh	r3, [r3, #12]
 801902e:	b29b      	uxth	r3, r3
 8019030:	4618      	mov	r0, r3
 8019032:	f7fa fdd3 	bl	8013bdc <lwip_htons>
 8019036:	4603      	mov	r3, r0
 8019038:	b2db      	uxtb	r3, r3
 801903a:	f003 0303 	and.w	r3, r3, #3
 801903e:	2b00      	cmp	r3, #0
 8019040:	d001      	beq.n	8019046 <tcp_receive+0x966>
 8019042:	2301      	movs	r3, #1
 8019044:	e000      	b.n	8019048 <tcp_receive+0x968>
 8019046:	2300      	movs	r3, #0
 8019048:	4423      	add	r3, r4
 801904a:	b29a      	uxth	r2, r3
 801904c:	4b65      	ldr	r3, [pc, #404]	@ (80191e4 <tcp_receive+0xb04>)
 801904e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8019050:	4b64      	ldr	r3, [pc, #400]	@ (80191e4 <tcp_receive+0xb04>)
 8019052:	881b      	ldrh	r3, [r3, #0]
 8019054:	461a      	mov	r2, r3
 8019056:	4b64      	ldr	r3, [pc, #400]	@ (80191e8 <tcp_receive+0xb08>)
 8019058:	681b      	ldr	r3, [r3, #0]
 801905a:	441a      	add	r2, r3
 801905c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801905e:	68db      	ldr	r3, [r3, #12]
 8019060:	685b      	ldr	r3, [r3, #4]
 8019062:	429a      	cmp	r2, r3
 8019064:	d006      	beq.n	8019074 <tcp_receive+0x994>
 8019066:	4b62      	ldr	r3, [pc, #392]	@ (80191f0 <tcp_receive+0xb10>)
 8019068:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 801906c:	4961      	ldr	r1, [pc, #388]	@ (80191f4 <tcp_receive+0xb14>)
 801906e:	4862      	ldr	r0, [pc, #392]	@ (80191f8 <tcp_receive+0xb18>)
 8019070:	f005 f976 	bl	801e360 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019078:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801907a:	4b5a      	ldr	r3, [pc, #360]	@ (80191e4 <tcp_receive+0xb04>)
 801907c:	881b      	ldrh	r3, [r3, #0]
 801907e:	461a      	mov	r2, r3
 8019080:	4b59      	ldr	r3, [pc, #356]	@ (80191e8 <tcp_receive+0xb08>)
 8019082:	681b      	ldr	r3, [r3, #0]
 8019084:	441a      	add	r2, r3
 8019086:	687b      	ldr	r3, [r7, #4]
 8019088:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801908e:	4b55      	ldr	r3, [pc, #340]	@ (80191e4 <tcp_receive+0xb04>)
 8019090:	881b      	ldrh	r3, [r3, #0]
 8019092:	429a      	cmp	r2, r3
 8019094:	d206      	bcs.n	80190a4 <tcp_receive+0x9c4>
 8019096:	4b56      	ldr	r3, [pc, #344]	@ (80191f0 <tcp_receive+0xb10>)
 8019098:	f240 6207 	movw	r2, #1543	@ 0x607
 801909c:	4957      	ldr	r1, [pc, #348]	@ (80191fc <tcp_receive+0xb1c>)
 801909e:	4856      	ldr	r0, [pc, #344]	@ (80191f8 <tcp_receive+0xb18>)
 80190a0:	f005 f95e 	bl	801e360 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80190a4:	687b      	ldr	r3, [r7, #4]
 80190a6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80190a8:	4b4e      	ldr	r3, [pc, #312]	@ (80191e4 <tcp_receive+0xb04>)
 80190aa:	881b      	ldrh	r3, [r3, #0]
 80190ac:	1ad3      	subs	r3, r2, r3
 80190ae:	b29a      	uxth	r2, r3
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80190b4:	6878      	ldr	r0, [r7, #4]
 80190b6:	f7fc ffc5 	bl	8016044 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80190ba:	4b4c      	ldr	r3, [pc, #304]	@ (80191ec <tcp_receive+0xb0c>)
 80190bc:	685b      	ldr	r3, [r3, #4]
 80190be:	891b      	ldrh	r3, [r3, #8]
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	d006      	beq.n	80190d2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80190c4:	4b49      	ldr	r3, [pc, #292]	@ (80191ec <tcp_receive+0xb0c>)
 80190c6:	685b      	ldr	r3, [r3, #4]
 80190c8:	4a4d      	ldr	r2, [pc, #308]	@ (8019200 <tcp_receive+0xb20>)
 80190ca:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80190cc:	4b47      	ldr	r3, [pc, #284]	@ (80191ec <tcp_receive+0xb0c>)
 80190ce:	2200      	movs	r2, #0
 80190d0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80190d2:	4b46      	ldr	r3, [pc, #280]	@ (80191ec <tcp_receive+0xb0c>)
 80190d4:	68db      	ldr	r3, [r3, #12]
 80190d6:	899b      	ldrh	r3, [r3, #12]
 80190d8:	b29b      	uxth	r3, r3
 80190da:	4618      	mov	r0, r3
 80190dc:	f7fa fd7e 	bl	8013bdc <lwip_htons>
 80190e0:	4603      	mov	r3, r0
 80190e2:	b2db      	uxtb	r3, r3
 80190e4:	f003 0301 	and.w	r3, r3, #1
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	f000 80b8 	beq.w	801925e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80190ee:	4b45      	ldr	r3, [pc, #276]	@ (8019204 <tcp_receive+0xb24>)
 80190f0:	781b      	ldrb	r3, [r3, #0]
 80190f2:	f043 0320 	orr.w	r3, r3, #32
 80190f6:	b2da      	uxtb	r2, r3
 80190f8:	4b42      	ldr	r3, [pc, #264]	@ (8019204 <tcp_receive+0xb24>)
 80190fa:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80190fc:	e0af      	b.n	801925e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80190fe:	687b      	ldr	r3, [r7, #4]
 8019100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019102:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8019104:	687b      	ldr	r3, [r7, #4]
 8019106:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019108:	68db      	ldr	r3, [r3, #12]
 801910a:	685b      	ldr	r3, [r3, #4]
 801910c:	4a36      	ldr	r2, [pc, #216]	@ (80191e8 <tcp_receive+0xb08>)
 801910e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8019110:	68bb      	ldr	r3, [r7, #8]
 8019112:	891b      	ldrh	r3, [r3, #8]
 8019114:	461c      	mov	r4, r3
 8019116:	68bb      	ldr	r3, [r7, #8]
 8019118:	68db      	ldr	r3, [r3, #12]
 801911a:	899b      	ldrh	r3, [r3, #12]
 801911c:	b29b      	uxth	r3, r3
 801911e:	4618      	mov	r0, r3
 8019120:	f7fa fd5c 	bl	8013bdc <lwip_htons>
 8019124:	4603      	mov	r3, r0
 8019126:	b2db      	uxtb	r3, r3
 8019128:	f003 0303 	and.w	r3, r3, #3
 801912c:	2b00      	cmp	r3, #0
 801912e:	d001      	beq.n	8019134 <tcp_receive+0xa54>
 8019130:	2301      	movs	r3, #1
 8019132:	e000      	b.n	8019136 <tcp_receive+0xa56>
 8019134:	2300      	movs	r3, #0
 8019136:	191a      	adds	r2, r3, r4
 8019138:	687b      	ldr	r3, [r7, #4]
 801913a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801913c:	441a      	add	r2, r3
 801913e:	687b      	ldr	r3, [r7, #4]
 8019140:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8019142:	687b      	ldr	r3, [r7, #4]
 8019144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019146:	461c      	mov	r4, r3
 8019148:	68bb      	ldr	r3, [r7, #8]
 801914a:	891b      	ldrh	r3, [r3, #8]
 801914c:	461d      	mov	r5, r3
 801914e:	68bb      	ldr	r3, [r7, #8]
 8019150:	68db      	ldr	r3, [r3, #12]
 8019152:	899b      	ldrh	r3, [r3, #12]
 8019154:	b29b      	uxth	r3, r3
 8019156:	4618      	mov	r0, r3
 8019158:	f7fa fd40 	bl	8013bdc <lwip_htons>
 801915c:	4603      	mov	r3, r0
 801915e:	b2db      	uxtb	r3, r3
 8019160:	f003 0303 	and.w	r3, r3, #3
 8019164:	2b00      	cmp	r3, #0
 8019166:	d001      	beq.n	801916c <tcp_receive+0xa8c>
 8019168:	2301      	movs	r3, #1
 801916a:	e000      	b.n	801916e <tcp_receive+0xa8e>
 801916c:	2300      	movs	r3, #0
 801916e:	442b      	add	r3, r5
 8019170:	429c      	cmp	r4, r3
 8019172:	d206      	bcs.n	8019182 <tcp_receive+0xaa2>
 8019174:	4b1e      	ldr	r3, [pc, #120]	@ (80191f0 <tcp_receive+0xb10>)
 8019176:	f240 622b 	movw	r2, #1579	@ 0x62b
 801917a:	4923      	ldr	r1, [pc, #140]	@ (8019208 <tcp_receive+0xb28>)
 801917c:	481e      	ldr	r0, [pc, #120]	@ (80191f8 <tcp_receive+0xb18>)
 801917e:	f005 f8ef 	bl	801e360 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8019182:	68bb      	ldr	r3, [r7, #8]
 8019184:	891b      	ldrh	r3, [r3, #8]
 8019186:	461c      	mov	r4, r3
 8019188:	68bb      	ldr	r3, [r7, #8]
 801918a:	68db      	ldr	r3, [r3, #12]
 801918c:	899b      	ldrh	r3, [r3, #12]
 801918e:	b29b      	uxth	r3, r3
 8019190:	4618      	mov	r0, r3
 8019192:	f7fa fd23 	bl	8013bdc <lwip_htons>
 8019196:	4603      	mov	r3, r0
 8019198:	b2db      	uxtb	r3, r3
 801919a:	f003 0303 	and.w	r3, r3, #3
 801919e:	2b00      	cmp	r3, #0
 80191a0:	d001      	beq.n	80191a6 <tcp_receive+0xac6>
 80191a2:	2301      	movs	r3, #1
 80191a4:	e000      	b.n	80191a8 <tcp_receive+0xac8>
 80191a6:	2300      	movs	r3, #0
 80191a8:	1919      	adds	r1, r3, r4
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80191ae:	b28b      	uxth	r3, r1
 80191b0:	1ad3      	subs	r3, r2, r3
 80191b2:	b29a      	uxth	r2, r3
 80191b4:	687b      	ldr	r3, [r7, #4]
 80191b6:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80191b8:	6878      	ldr	r0, [r7, #4]
 80191ba:	f7fc ff43 	bl	8016044 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80191be:	68bb      	ldr	r3, [r7, #8]
 80191c0:	685b      	ldr	r3, [r3, #4]
 80191c2:	891b      	ldrh	r3, [r3, #8]
 80191c4:	2b00      	cmp	r3, #0
 80191c6:	d028      	beq.n	801921a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80191c8:	4b0d      	ldr	r3, [pc, #52]	@ (8019200 <tcp_receive+0xb20>)
 80191ca:	681b      	ldr	r3, [r3, #0]
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d01d      	beq.n	801920c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80191d0:	4b0b      	ldr	r3, [pc, #44]	@ (8019200 <tcp_receive+0xb20>)
 80191d2:	681a      	ldr	r2, [r3, #0]
 80191d4:	68bb      	ldr	r3, [r7, #8]
 80191d6:	685b      	ldr	r3, [r3, #4]
 80191d8:	4619      	mov	r1, r3
 80191da:	4610      	mov	r0, r2
 80191dc:	f7fc f9be 	bl	801555c <pbuf_cat>
 80191e0:	e018      	b.n	8019214 <tcp_receive+0xb34>
 80191e2:	bf00      	nop
 80191e4:	20012b3e 	.word	0x20012b3e
 80191e8:	20012b34 	.word	0x20012b34
 80191ec:	20012b14 	.word	0x20012b14
 80191f0:	08020d04 	.word	0x08020d04
 80191f4:	080210e4 	.word	0x080210e4
 80191f8:	08020d50 	.word	0x08020d50
 80191fc:	08021120 	.word	0x08021120
 8019200:	20012b44 	.word	0x20012b44
 8019204:	20012b41 	.word	0x20012b41
 8019208:	08021140 	.word	0x08021140
            } else {
              recv_data = cseg->p;
 801920c:	68bb      	ldr	r3, [r7, #8]
 801920e:	685b      	ldr	r3, [r3, #4]
 8019210:	4a70      	ldr	r2, [pc, #448]	@ (80193d4 <tcp_receive+0xcf4>)
 8019212:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8019214:	68bb      	ldr	r3, [r7, #8]
 8019216:	2200      	movs	r2, #0
 8019218:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801921a:	68bb      	ldr	r3, [r7, #8]
 801921c:	68db      	ldr	r3, [r3, #12]
 801921e:	899b      	ldrh	r3, [r3, #12]
 8019220:	b29b      	uxth	r3, r3
 8019222:	4618      	mov	r0, r3
 8019224:	f7fa fcda 	bl	8013bdc <lwip_htons>
 8019228:	4603      	mov	r3, r0
 801922a:	b2db      	uxtb	r3, r3
 801922c:	f003 0301 	and.w	r3, r3, #1
 8019230:	2b00      	cmp	r3, #0
 8019232:	d00d      	beq.n	8019250 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8019234:	4b68      	ldr	r3, [pc, #416]	@ (80193d8 <tcp_receive+0xcf8>)
 8019236:	781b      	ldrb	r3, [r3, #0]
 8019238:	f043 0320 	orr.w	r3, r3, #32
 801923c:	b2da      	uxtb	r2, r3
 801923e:	4b66      	ldr	r3, [pc, #408]	@ (80193d8 <tcp_receive+0xcf8>)
 8019240:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8019242:	687b      	ldr	r3, [r7, #4]
 8019244:	7d1b      	ldrb	r3, [r3, #20]
 8019246:	2b04      	cmp	r3, #4
 8019248:	d102      	bne.n	8019250 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	2207      	movs	r2, #7
 801924e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8019250:	68bb      	ldr	r3, [r7, #8]
 8019252:	681a      	ldr	r2, [r3, #0]
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8019258:	68b8      	ldr	r0, [r7, #8]
 801925a:	f7fd fbd4 	bl	8016a06 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801925e:	687b      	ldr	r3, [r7, #4]
 8019260:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019262:	2b00      	cmp	r3, #0
 8019264:	d008      	beq.n	8019278 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8019266:	687b      	ldr	r3, [r7, #4]
 8019268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801926a:	68db      	ldr	r3, [r3, #12]
 801926c:	685a      	ldr	r2, [r3, #4]
 801926e:	687b      	ldr	r3, [r7, #4]
 8019270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8019272:	429a      	cmp	r2, r3
 8019274:	f43f af43 	beq.w	80190fe <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8019278:	687b      	ldr	r3, [r7, #4]
 801927a:	8b5b      	ldrh	r3, [r3, #26]
 801927c:	f003 0301 	and.w	r3, r3, #1
 8019280:	2b00      	cmp	r3, #0
 8019282:	d00e      	beq.n	80192a2 <tcp_receive+0xbc2>
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	8b5b      	ldrh	r3, [r3, #26]
 8019288:	f023 0301 	bic.w	r3, r3, #1
 801928c:	b29a      	uxth	r2, r3
 801928e:	687b      	ldr	r3, [r7, #4]
 8019290:	835a      	strh	r2, [r3, #26]
 8019292:	687b      	ldr	r3, [r7, #4]
 8019294:	8b5b      	ldrh	r3, [r3, #26]
 8019296:	f043 0302 	orr.w	r3, r3, #2
 801929a:	b29a      	uxth	r2, r3
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80192a0:	e187      	b.n	80195b2 <tcp_receive+0xed2>
        tcp_ack(pcb);
 80192a2:	687b      	ldr	r3, [r7, #4]
 80192a4:	8b5b      	ldrh	r3, [r3, #26]
 80192a6:	f043 0301 	orr.w	r3, r3, #1
 80192aa:	b29a      	uxth	r2, r3
 80192ac:	687b      	ldr	r3, [r7, #4]
 80192ae:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80192b0:	e17f      	b.n	80195b2 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80192b2:	687b      	ldr	r3, [r7, #4]
 80192b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80192b6:	2b00      	cmp	r3, #0
 80192b8:	d106      	bne.n	80192c8 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80192ba:	4848      	ldr	r0, [pc, #288]	@ (80193dc <tcp_receive+0xcfc>)
 80192bc:	f7fd fbbc 	bl	8016a38 <tcp_seg_copy>
 80192c0:	4602      	mov	r2, r0
 80192c2:	687b      	ldr	r3, [r7, #4]
 80192c4:	675a      	str	r2, [r3, #116]	@ 0x74
 80192c6:	e16c      	b.n	80195a2 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80192c8:	2300      	movs	r3, #0
 80192ca:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80192cc:	687b      	ldr	r3, [r7, #4]
 80192ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80192d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80192d2:	e156      	b.n	8019582 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80192d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80192d6:	68db      	ldr	r3, [r3, #12]
 80192d8:	685a      	ldr	r2, [r3, #4]
 80192da:	4b41      	ldr	r3, [pc, #260]	@ (80193e0 <tcp_receive+0xd00>)
 80192dc:	681b      	ldr	r3, [r3, #0]
 80192de:	429a      	cmp	r2, r3
 80192e0:	d11d      	bne.n	801931e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80192e2:	4b3e      	ldr	r3, [pc, #248]	@ (80193dc <tcp_receive+0xcfc>)
 80192e4:	891a      	ldrh	r2, [r3, #8]
 80192e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80192e8:	891b      	ldrh	r3, [r3, #8]
 80192ea:	429a      	cmp	r2, r3
 80192ec:	f240 814e 	bls.w	801958c <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80192f0:	483a      	ldr	r0, [pc, #232]	@ (80193dc <tcp_receive+0xcfc>)
 80192f2:	f7fd fba1 	bl	8016a38 <tcp_seg_copy>
 80192f6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80192f8:	697b      	ldr	r3, [r7, #20]
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	f000 8148 	beq.w	8019590 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8019300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019302:	2b00      	cmp	r3, #0
 8019304:	d003      	beq.n	801930e <tcp_receive+0xc2e>
                    prev->next = cseg;
 8019306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019308:	697a      	ldr	r2, [r7, #20]
 801930a:	601a      	str	r2, [r3, #0]
 801930c:	e002      	b.n	8019314 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801930e:	687b      	ldr	r3, [r7, #4]
 8019310:	697a      	ldr	r2, [r7, #20]
 8019312:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8019314:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019316:	6978      	ldr	r0, [r7, #20]
 8019318:	f7ff f8de 	bl	80184d8 <tcp_oos_insert_segment>
                }
                break;
 801931c:	e138      	b.n	8019590 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801931e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019320:	2b00      	cmp	r3, #0
 8019322:	d117      	bne.n	8019354 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8019324:	4b2e      	ldr	r3, [pc, #184]	@ (80193e0 <tcp_receive+0xd00>)
 8019326:	681a      	ldr	r2, [r3, #0]
 8019328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801932a:	68db      	ldr	r3, [r3, #12]
 801932c:	685b      	ldr	r3, [r3, #4]
 801932e:	1ad3      	subs	r3, r2, r3
 8019330:	2b00      	cmp	r3, #0
 8019332:	da57      	bge.n	80193e4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019334:	4829      	ldr	r0, [pc, #164]	@ (80193dc <tcp_receive+0xcfc>)
 8019336:	f7fd fb7f 	bl	8016a38 <tcp_seg_copy>
 801933a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801933c:	69bb      	ldr	r3, [r7, #24]
 801933e:	2b00      	cmp	r3, #0
 8019340:	f000 8128 	beq.w	8019594 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8019344:	687b      	ldr	r3, [r7, #4]
 8019346:	69ba      	ldr	r2, [r7, #24]
 8019348:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801934a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801934c:	69b8      	ldr	r0, [r7, #24]
 801934e:	f7ff f8c3 	bl	80184d8 <tcp_oos_insert_segment>
                  }
                  break;
 8019352:	e11f      	b.n	8019594 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8019354:	4b22      	ldr	r3, [pc, #136]	@ (80193e0 <tcp_receive+0xd00>)
 8019356:	681a      	ldr	r2, [r3, #0]
 8019358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801935a:	68db      	ldr	r3, [r3, #12]
 801935c:	685b      	ldr	r3, [r3, #4]
 801935e:	1ad3      	subs	r3, r2, r3
 8019360:	3b01      	subs	r3, #1
 8019362:	2b00      	cmp	r3, #0
 8019364:	db3e      	blt.n	80193e4 <tcp_receive+0xd04>
 8019366:	4b1e      	ldr	r3, [pc, #120]	@ (80193e0 <tcp_receive+0xd00>)
 8019368:	681a      	ldr	r2, [r3, #0]
 801936a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801936c:	68db      	ldr	r3, [r3, #12]
 801936e:	685b      	ldr	r3, [r3, #4]
 8019370:	1ad3      	subs	r3, r2, r3
 8019372:	3301      	adds	r3, #1
 8019374:	2b00      	cmp	r3, #0
 8019376:	dc35      	bgt.n	80193e4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019378:	4818      	ldr	r0, [pc, #96]	@ (80193dc <tcp_receive+0xcfc>)
 801937a:	f7fd fb5d 	bl	8016a38 <tcp_seg_copy>
 801937e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8019380:	69fb      	ldr	r3, [r7, #28]
 8019382:	2b00      	cmp	r3, #0
 8019384:	f000 8108 	beq.w	8019598 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8019388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801938a:	68db      	ldr	r3, [r3, #12]
 801938c:	685b      	ldr	r3, [r3, #4]
 801938e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019390:	8912      	ldrh	r2, [r2, #8]
 8019392:	441a      	add	r2, r3
 8019394:	4b12      	ldr	r3, [pc, #72]	@ (80193e0 <tcp_receive+0xd00>)
 8019396:	681b      	ldr	r3, [r3, #0]
 8019398:	1ad3      	subs	r3, r2, r3
 801939a:	2b00      	cmp	r3, #0
 801939c:	dd12      	ble.n	80193c4 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801939e:	4b10      	ldr	r3, [pc, #64]	@ (80193e0 <tcp_receive+0xd00>)
 80193a0:	681b      	ldr	r3, [r3, #0]
 80193a2:	b29a      	uxth	r2, r3
 80193a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80193a6:	68db      	ldr	r3, [r3, #12]
 80193a8:	685b      	ldr	r3, [r3, #4]
 80193aa:	b29b      	uxth	r3, r3
 80193ac:	1ad3      	subs	r3, r2, r3
 80193ae:	b29a      	uxth	r2, r3
 80193b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80193b2:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80193b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80193b6:	685a      	ldr	r2, [r3, #4]
 80193b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80193ba:	891b      	ldrh	r3, [r3, #8]
 80193bc:	4619      	mov	r1, r3
 80193be:	4610      	mov	r0, r2
 80193c0:	f7fb fe78 	bl	80150b4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80193c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80193c6:	69fa      	ldr	r2, [r7, #28]
 80193c8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80193ca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80193cc:	69f8      	ldr	r0, [r7, #28]
 80193ce:	f7ff f883 	bl	80184d8 <tcp_oos_insert_segment>
                  }
                  break;
 80193d2:	e0e1      	b.n	8019598 <tcp_receive+0xeb8>
 80193d4:	20012b44 	.word	0x20012b44
 80193d8:	20012b41 	.word	0x20012b41
 80193dc:	20012b14 	.word	0x20012b14
 80193e0:	20012b34 	.word	0x20012b34
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80193e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193e6:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80193e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193ea:	681b      	ldr	r3, [r3, #0]
 80193ec:	2b00      	cmp	r3, #0
 80193ee:	f040 80c5 	bne.w	801957c <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80193f2:	4b7f      	ldr	r3, [pc, #508]	@ (80195f0 <tcp_receive+0xf10>)
 80193f4:	681a      	ldr	r2, [r3, #0]
 80193f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80193f8:	68db      	ldr	r3, [r3, #12]
 80193fa:	685b      	ldr	r3, [r3, #4]
 80193fc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80193fe:	2b00      	cmp	r3, #0
 8019400:	f340 80bc 	ble.w	801957c <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8019404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019406:	68db      	ldr	r3, [r3, #12]
 8019408:	899b      	ldrh	r3, [r3, #12]
 801940a:	b29b      	uxth	r3, r3
 801940c:	4618      	mov	r0, r3
 801940e:	f7fa fbe5 	bl	8013bdc <lwip_htons>
 8019412:	4603      	mov	r3, r0
 8019414:	b2db      	uxtb	r3, r3
 8019416:	f003 0301 	and.w	r3, r3, #1
 801941a:	2b00      	cmp	r3, #0
 801941c:	f040 80be 	bne.w	801959c <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8019420:	4874      	ldr	r0, [pc, #464]	@ (80195f4 <tcp_receive+0xf14>)
 8019422:	f7fd fb09 	bl	8016a38 <tcp_seg_copy>
 8019426:	4602      	mov	r2, r0
 8019428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801942a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801942c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801942e:	681b      	ldr	r3, [r3, #0]
 8019430:	2b00      	cmp	r3, #0
 8019432:	f000 80b5 	beq.w	80195a0 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8019436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019438:	68db      	ldr	r3, [r3, #12]
 801943a:	685b      	ldr	r3, [r3, #4]
 801943c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801943e:	8912      	ldrh	r2, [r2, #8]
 8019440:	441a      	add	r2, r3
 8019442:	4b6b      	ldr	r3, [pc, #428]	@ (80195f0 <tcp_receive+0xf10>)
 8019444:	681b      	ldr	r3, [r3, #0]
 8019446:	1ad3      	subs	r3, r2, r3
 8019448:	2b00      	cmp	r3, #0
 801944a:	dd12      	ble.n	8019472 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801944c:	4b68      	ldr	r3, [pc, #416]	@ (80195f0 <tcp_receive+0xf10>)
 801944e:	681b      	ldr	r3, [r3, #0]
 8019450:	b29a      	uxth	r2, r3
 8019452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019454:	68db      	ldr	r3, [r3, #12]
 8019456:	685b      	ldr	r3, [r3, #4]
 8019458:	b29b      	uxth	r3, r3
 801945a:	1ad3      	subs	r3, r2, r3
 801945c:	b29a      	uxth	r2, r3
 801945e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019460:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8019462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019464:	685a      	ldr	r2, [r3, #4]
 8019466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019468:	891b      	ldrh	r3, [r3, #8]
 801946a:	4619      	mov	r1, r3
 801946c:	4610      	mov	r0, r2
 801946e:	f7fb fe21 	bl	80150b4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8019472:	4b61      	ldr	r3, [pc, #388]	@ (80195f8 <tcp_receive+0xf18>)
 8019474:	881b      	ldrh	r3, [r3, #0]
 8019476:	461a      	mov	r2, r3
 8019478:	4b5d      	ldr	r3, [pc, #372]	@ (80195f0 <tcp_receive+0xf10>)
 801947a:	681b      	ldr	r3, [r3, #0]
 801947c:	441a      	add	r2, r3
 801947e:	687b      	ldr	r3, [r7, #4]
 8019480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019482:	6879      	ldr	r1, [r7, #4]
 8019484:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019486:	440b      	add	r3, r1
 8019488:	1ad3      	subs	r3, r2, r3
 801948a:	2b00      	cmp	r3, #0
 801948c:	f340 8088 	ble.w	80195a0 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8019490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019492:	681b      	ldr	r3, [r3, #0]
 8019494:	68db      	ldr	r3, [r3, #12]
 8019496:	899b      	ldrh	r3, [r3, #12]
 8019498:	b29b      	uxth	r3, r3
 801949a:	4618      	mov	r0, r3
 801949c:	f7fa fb9e 	bl	8013bdc <lwip_htons>
 80194a0:	4603      	mov	r3, r0
 80194a2:	b2db      	uxtb	r3, r3
 80194a4:	f003 0301 	and.w	r3, r3, #1
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	d021      	beq.n	80194f0 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80194ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80194ae:	681b      	ldr	r3, [r3, #0]
 80194b0:	68db      	ldr	r3, [r3, #12]
 80194b2:	899b      	ldrh	r3, [r3, #12]
 80194b4:	b29b      	uxth	r3, r3
 80194b6:	b21b      	sxth	r3, r3
 80194b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80194bc:	b21c      	sxth	r4, r3
 80194be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80194c0:	681b      	ldr	r3, [r3, #0]
 80194c2:	68db      	ldr	r3, [r3, #12]
 80194c4:	899b      	ldrh	r3, [r3, #12]
 80194c6:	b29b      	uxth	r3, r3
 80194c8:	4618      	mov	r0, r3
 80194ca:	f7fa fb87 	bl	8013bdc <lwip_htons>
 80194ce:	4603      	mov	r3, r0
 80194d0:	b2db      	uxtb	r3, r3
 80194d2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80194d6:	b29b      	uxth	r3, r3
 80194d8:	4618      	mov	r0, r3
 80194da:	f7fa fb7f 	bl	8013bdc <lwip_htons>
 80194de:	4603      	mov	r3, r0
 80194e0:	b21b      	sxth	r3, r3
 80194e2:	4323      	orrs	r3, r4
 80194e4:	b21a      	sxth	r2, r3
 80194e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80194e8:	681b      	ldr	r3, [r3, #0]
 80194ea:	68db      	ldr	r3, [r3, #12]
 80194ec:	b292      	uxth	r2, r2
 80194ee:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80194f0:	687b      	ldr	r3, [r7, #4]
 80194f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80194f4:	b29a      	uxth	r2, r3
 80194f6:	687b      	ldr	r3, [r7, #4]
 80194f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80194fa:	4413      	add	r3, r2
 80194fc:	b299      	uxth	r1, r3
 80194fe:	4b3c      	ldr	r3, [pc, #240]	@ (80195f0 <tcp_receive+0xf10>)
 8019500:	681b      	ldr	r3, [r3, #0]
 8019502:	b29a      	uxth	r2, r3
 8019504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019506:	681b      	ldr	r3, [r3, #0]
 8019508:	1a8a      	subs	r2, r1, r2
 801950a:	b292      	uxth	r2, r2
 801950c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801950e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019510:	681b      	ldr	r3, [r3, #0]
 8019512:	685a      	ldr	r2, [r3, #4]
 8019514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019516:	681b      	ldr	r3, [r3, #0]
 8019518:	891b      	ldrh	r3, [r3, #8]
 801951a:	4619      	mov	r1, r3
 801951c:	4610      	mov	r0, r2
 801951e:	f7fb fdc9 	bl	80150b4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8019522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019524:	681b      	ldr	r3, [r3, #0]
 8019526:	891c      	ldrh	r4, [r3, #8]
 8019528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801952a:	681b      	ldr	r3, [r3, #0]
 801952c:	68db      	ldr	r3, [r3, #12]
 801952e:	899b      	ldrh	r3, [r3, #12]
 8019530:	b29b      	uxth	r3, r3
 8019532:	4618      	mov	r0, r3
 8019534:	f7fa fb52 	bl	8013bdc <lwip_htons>
 8019538:	4603      	mov	r3, r0
 801953a:	b2db      	uxtb	r3, r3
 801953c:	f003 0303 	and.w	r3, r3, #3
 8019540:	2b00      	cmp	r3, #0
 8019542:	d001      	beq.n	8019548 <tcp_receive+0xe68>
 8019544:	2301      	movs	r3, #1
 8019546:	e000      	b.n	801954a <tcp_receive+0xe6a>
 8019548:	2300      	movs	r3, #0
 801954a:	4423      	add	r3, r4
 801954c:	b29a      	uxth	r2, r3
 801954e:	4b2a      	ldr	r3, [pc, #168]	@ (80195f8 <tcp_receive+0xf18>)
 8019550:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019552:	4b29      	ldr	r3, [pc, #164]	@ (80195f8 <tcp_receive+0xf18>)
 8019554:	881b      	ldrh	r3, [r3, #0]
 8019556:	461a      	mov	r2, r3
 8019558:	4b25      	ldr	r3, [pc, #148]	@ (80195f0 <tcp_receive+0xf10>)
 801955a:	681b      	ldr	r3, [r3, #0]
 801955c:	441a      	add	r2, r3
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019562:	6879      	ldr	r1, [r7, #4]
 8019564:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019566:	440b      	add	r3, r1
 8019568:	429a      	cmp	r2, r3
 801956a:	d019      	beq.n	80195a0 <tcp_receive+0xec0>
 801956c:	4b23      	ldr	r3, [pc, #140]	@ (80195fc <tcp_receive+0xf1c>)
 801956e:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8019572:	4923      	ldr	r1, [pc, #140]	@ (8019600 <tcp_receive+0xf20>)
 8019574:	4823      	ldr	r0, [pc, #140]	@ (8019604 <tcp_receive+0xf24>)
 8019576:	f004 fef3 	bl	801e360 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801957a:	e011      	b.n	80195a0 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801957c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801957e:	681b      	ldr	r3, [r3, #0]
 8019580:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019584:	2b00      	cmp	r3, #0
 8019586:	f47f aea5 	bne.w	80192d4 <tcp_receive+0xbf4>
 801958a:	e00a      	b.n	80195a2 <tcp_receive+0xec2>
                break;
 801958c:	bf00      	nop
 801958e:	e008      	b.n	80195a2 <tcp_receive+0xec2>
                break;
 8019590:	bf00      	nop
 8019592:	e006      	b.n	80195a2 <tcp_receive+0xec2>
                  break;
 8019594:	bf00      	nop
 8019596:	e004      	b.n	80195a2 <tcp_receive+0xec2>
                  break;
 8019598:	bf00      	nop
 801959a:	e002      	b.n	80195a2 <tcp_receive+0xec2>
                  break;
 801959c:	bf00      	nop
 801959e:	e000      	b.n	80195a2 <tcp_receive+0xec2>
                break;
 80195a0:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80195a2:	6878      	ldr	r0, [r7, #4]
 80195a4:	f001 fa30 	bl	801aa08 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80195a8:	e003      	b.n	80195b2 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80195aa:	6878      	ldr	r0, [r7, #4]
 80195ac:	f001 fa2c 	bl	801aa08 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80195b0:	e01a      	b.n	80195e8 <tcp_receive+0xf08>
 80195b2:	e019      	b.n	80195e8 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80195b4:	4b0e      	ldr	r3, [pc, #56]	@ (80195f0 <tcp_receive+0xf10>)
 80195b6:	681a      	ldr	r2, [r3, #0]
 80195b8:	687b      	ldr	r3, [r7, #4]
 80195ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80195bc:	1ad3      	subs	r3, r2, r3
 80195be:	2b00      	cmp	r3, #0
 80195c0:	db0a      	blt.n	80195d8 <tcp_receive+0xef8>
 80195c2:	4b0b      	ldr	r3, [pc, #44]	@ (80195f0 <tcp_receive+0xf10>)
 80195c4:	681a      	ldr	r2, [r3, #0]
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80195ca:	6879      	ldr	r1, [r7, #4]
 80195cc:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80195ce:	440b      	add	r3, r1
 80195d0:	1ad3      	subs	r3, r2, r3
 80195d2:	3301      	adds	r3, #1
 80195d4:	2b00      	cmp	r3, #0
 80195d6:	dd07      	ble.n	80195e8 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80195d8:	687b      	ldr	r3, [r7, #4]
 80195da:	8b5b      	ldrh	r3, [r3, #26]
 80195dc:	f043 0302 	orr.w	r3, r3, #2
 80195e0:	b29a      	uxth	r2, r3
 80195e2:	687b      	ldr	r3, [r7, #4]
 80195e4:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80195e6:	e7ff      	b.n	80195e8 <tcp_receive+0xf08>
 80195e8:	bf00      	nop
 80195ea:	3750      	adds	r7, #80	@ 0x50
 80195ec:	46bd      	mov	sp, r7
 80195ee:	bdb0      	pop	{r4, r5, r7, pc}
 80195f0:	20012b34 	.word	0x20012b34
 80195f4:	20012b14 	.word	0x20012b14
 80195f8:	20012b3e 	.word	0x20012b3e
 80195fc:	08020d04 	.word	0x08020d04
 8019600:	080210ac 	.word	0x080210ac
 8019604:	08020d50 	.word	0x08020d50

08019608 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8019608:	b480      	push	{r7}
 801960a:	b083      	sub	sp, #12
 801960c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801960e:	4b15      	ldr	r3, [pc, #84]	@ (8019664 <tcp_get_next_optbyte+0x5c>)
 8019610:	881b      	ldrh	r3, [r3, #0]
 8019612:	1c5a      	adds	r2, r3, #1
 8019614:	b291      	uxth	r1, r2
 8019616:	4a13      	ldr	r2, [pc, #76]	@ (8019664 <tcp_get_next_optbyte+0x5c>)
 8019618:	8011      	strh	r1, [r2, #0]
 801961a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801961c:	4b12      	ldr	r3, [pc, #72]	@ (8019668 <tcp_get_next_optbyte+0x60>)
 801961e:	681b      	ldr	r3, [r3, #0]
 8019620:	2b00      	cmp	r3, #0
 8019622:	d004      	beq.n	801962e <tcp_get_next_optbyte+0x26>
 8019624:	4b11      	ldr	r3, [pc, #68]	@ (801966c <tcp_get_next_optbyte+0x64>)
 8019626:	881b      	ldrh	r3, [r3, #0]
 8019628:	88fa      	ldrh	r2, [r7, #6]
 801962a:	429a      	cmp	r2, r3
 801962c:	d208      	bcs.n	8019640 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801962e:	4b10      	ldr	r3, [pc, #64]	@ (8019670 <tcp_get_next_optbyte+0x68>)
 8019630:	681b      	ldr	r3, [r3, #0]
 8019632:	3314      	adds	r3, #20
 8019634:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8019636:	88fb      	ldrh	r3, [r7, #6]
 8019638:	683a      	ldr	r2, [r7, #0]
 801963a:	4413      	add	r3, r2
 801963c:	781b      	ldrb	r3, [r3, #0]
 801963e:	e00b      	b.n	8019658 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8019640:	88fb      	ldrh	r3, [r7, #6]
 8019642:	b2da      	uxtb	r2, r3
 8019644:	4b09      	ldr	r3, [pc, #36]	@ (801966c <tcp_get_next_optbyte+0x64>)
 8019646:	881b      	ldrh	r3, [r3, #0]
 8019648:	b2db      	uxtb	r3, r3
 801964a:	1ad3      	subs	r3, r2, r3
 801964c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801964e:	4b06      	ldr	r3, [pc, #24]	@ (8019668 <tcp_get_next_optbyte+0x60>)
 8019650:	681a      	ldr	r2, [r3, #0]
 8019652:	797b      	ldrb	r3, [r7, #5]
 8019654:	4413      	add	r3, r2
 8019656:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019658:	4618      	mov	r0, r3
 801965a:	370c      	adds	r7, #12
 801965c:	46bd      	mov	sp, r7
 801965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019662:	4770      	bx	lr
 8019664:	20012b30 	.word	0x20012b30
 8019668:	20012b2c 	.word	0x20012b2c
 801966c:	20012b2a 	.word	0x20012b2a
 8019670:	20012b24 	.word	0x20012b24

08019674 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8019674:	b580      	push	{r7, lr}
 8019676:	b084      	sub	sp, #16
 8019678:	af00      	add	r7, sp, #0
 801967a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	2b00      	cmp	r3, #0
 8019680:	d106      	bne.n	8019690 <tcp_parseopt+0x1c>
 8019682:	4b32      	ldr	r3, [pc, #200]	@ (801974c <tcp_parseopt+0xd8>)
 8019684:	f240 727d 	movw	r2, #1917	@ 0x77d
 8019688:	4931      	ldr	r1, [pc, #196]	@ (8019750 <tcp_parseopt+0xdc>)
 801968a:	4832      	ldr	r0, [pc, #200]	@ (8019754 <tcp_parseopt+0xe0>)
 801968c:	f004 fe68 	bl	801e360 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8019690:	4b31      	ldr	r3, [pc, #196]	@ (8019758 <tcp_parseopt+0xe4>)
 8019692:	881b      	ldrh	r3, [r3, #0]
 8019694:	2b00      	cmp	r3, #0
 8019696:	d056      	beq.n	8019746 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8019698:	4b30      	ldr	r3, [pc, #192]	@ (801975c <tcp_parseopt+0xe8>)
 801969a:	2200      	movs	r2, #0
 801969c:	801a      	strh	r2, [r3, #0]
 801969e:	e046      	b.n	801972e <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80196a0:	f7ff ffb2 	bl	8019608 <tcp_get_next_optbyte>
 80196a4:	4603      	mov	r3, r0
 80196a6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80196a8:	7bfb      	ldrb	r3, [r7, #15]
 80196aa:	2b02      	cmp	r3, #2
 80196ac:	d006      	beq.n	80196bc <tcp_parseopt+0x48>
 80196ae:	2b02      	cmp	r3, #2
 80196b0:	dc2a      	bgt.n	8019708 <tcp_parseopt+0x94>
 80196b2:	2b00      	cmp	r3, #0
 80196b4:	d042      	beq.n	801973c <tcp_parseopt+0xc8>
 80196b6:	2b01      	cmp	r3, #1
 80196b8:	d038      	beq.n	801972c <tcp_parseopt+0xb8>
 80196ba:	e025      	b.n	8019708 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80196bc:	f7ff ffa4 	bl	8019608 <tcp_get_next_optbyte>
 80196c0:	4603      	mov	r3, r0
 80196c2:	2b04      	cmp	r3, #4
 80196c4:	d13c      	bne.n	8019740 <tcp_parseopt+0xcc>
 80196c6:	4b25      	ldr	r3, [pc, #148]	@ (801975c <tcp_parseopt+0xe8>)
 80196c8:	881b      	ldrh	r3, [r3, #0]
 80196ca:	3301      	adds	r3, #1
 80196cc:	4a22      	ldr	r2, [pc, #136]	@ (8019758 <tcp_parseopt+0xe4>)
 80196ce:	8812      	ldrh	r2, [r2, #0]
 80196d0:	4293      	cmp	r3, r2
 80196d2:	da35      	bge.n	8019740 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80196d4:	f7ff ff98 	bl	8019608 <tcp_get_next_optbyte>
 80196d8:	4603      	mov	r3, r0
 80196da:	021b      	lsls	r3, r3, #8
 80196dc:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80196de:	f7ff ff93 	bl	8019608 <tcp_get_next_optbyte>
 80196e2:	4603      	mov	r3, r0
 80196e4:	461a      	mov	r2, r3
 80196e6:	89bb      	ldrh	r3, [r7, #12]
 80196e8:	4313      	orrs	r3, r2
 80196ea:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80196ec:	89bb      	ldrh	r3, [r7, #12]
 80196ee:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80196f2:	d804      	bhi.n	80196fe <tcp_parseopt+0x8a>
 80196f4:	89bb      	ldrh	r3, [r7, #12]
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	d001      	beq.n	80196fe <tcp_parseopt+0x8a>
 80196fa:	89ba      	ldrh	r2, [r7, #12]
 80196fc:	e001      	b.n	8019702 <tcp_parseopt+0x8e>
 80196fe:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8019702:	687b      	ldr	r3, [r7, #4]
 8019704:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8019706:	e012      	b.n	801972e <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8019708:	f7ff ff7e 	bl	8019608 <tcp_get_next_optbyte>
 801970c:	4603      	mov	r3, r0
 801970e:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8019710:	7afb      	ldrb	r3, [r7, #11]
 8019712:	2b01      	cmp	r3, #1
 8019714:	d916      	bls.n	8019744 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8019716:	7afb      	ldrb	r3, [r7, #11]
 8019718:	b29a      	uxth	r2, r3
 801971a:	4b10      	ldr	r3, [pc, #64]	@ (801975c <tcp_parseopt+0xe8>)
 801971c:	881b      	ldrh	r3, [r3, #0]
 801971e:	4413      	add	r3, r2
 8019720:	b29b      	uxth	r3, r3
 8019722:	3b02      	subs	r3, #2
 8019724:	b29a      	uxth	r2, r3
 8019726:	4b0d      	ldr	r3, [pc, #52]	@ (801975c <tcp_parseopt+0xe8>)
 8019728:	801a      	strh	r2, [r3, #0]
 801972a:	e000      	b.n	801972e <tcp_parseopt+0xba>
          break;
 801972c:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801972e:	4b0b      	ldr	r3, [pc, #44]	@ (801975c <tcp_parseopt+0xe8>)
 8019730:	881a      	ldrh	r2, [r3, #0]
 8019732:	4b09      	ldr	r3, [pc, #36]	@ (8019758 <tcp_parseopt+0xe4>)
 8019734:	881b      	ldrh	r3, [r3, #0]
 8019736:	429a      	cmp	r2, r3
 8019738:	d3b2      	bcc.n	80196a0 <tcp_parseopt+0x2c>
 801973a:	e004      	b.n	8019746 <tcp_parseopt+0xd2>
          return;
 801973c:	bf00      	nop
 801973e:	e002      	b.n	8019746 <tcp_parseopt+0xd2>
            return;
 8019740:	bf00      	nop
 8019742:	e000      	b.n	8019746 <tcp_parseopt+0xd2>
            return;
 8019744:	bf00      	nop
      }
    }
  }
}
 8019746:	3710      	adds	r7, #16
 8019748:	46bd      	mov	sp, r7
 801974a:	bd80      	pop	{r7, pc}
 801974c:	08020d04 	.word	0x08020d04
 8019750:	08021168 	.word	0x08021168
 8019754:	08020d50 	.word	0x08020d50
 8019758:	20012b28 	.word	0x20012b28
 801975c:	20012b30 	.word	0x20012b30

08019760 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8019760:	b480      	push	{r7}
 8019762:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8019764:	4b05      	ldr	r3, [pc, #20]	@ (801977c <tcp_trigger_input_pcb_close+0x1c>)
 8019766:	781b      	ldrb	r3, [r3, #0]
 8019768:	f043 0310 	orr.w	r3, r3, #16
 801976c:	b2da      	uxtb	r2, r3
 801976e:	4b03      	ldr	r3, [pc, #12]	@ (801977c <tcp_trigger_input_pcb_close+0x1c>)
 8019770:	701a      	strb	r2, [r3, #0]
}
 8019772:	bf00      	nop
 8019774:	46bd      	mov	sp, r7
 8019776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801977a:	4770      	bx	lr
 801977c:	20012b41 	.word	0x20012b41

08019780 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8019780:	b580      	push	{r7, lr}
 8019782:	b084      	sub	sp, #16
 8019784:	af00      	add	r7, sp, #0
 8019786:	60f8      	str	r0, [r7, #12]
 8019788:	60b9      	str	r1, [r7, #8]
 801978a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801978c:	68fb      	ldr	r3, [r7, #12]
 801978e:	2b00      	cmp	r3, #0
 8019790:	d00a      	beq.n	80197a8 <tcp_route+0x28>
 8019792:	68fb      	ldr	r3, [r7, #12]
 8019794:	7a1b      	ldrb	r3, [r3, #8]
 8019796:	2b00      	cmp	r3, #0
 8019798:	d006      	beq.n	80197a8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801979a:	68fb      	ldr	r3, [r7, #12]
 801979c:	7a1b      	ldrb	r3, [r3, #8]
 801979e:	4618      	mov	r0, r3
 80197a0:	f7fb fa80 	bl	8014ca4 <netif_get_by_index>
 80197a4:	4603      	mov	r3, r0
 80197a6:	e003      	b.n	80197b0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80197a8:	6878      	ldr	r0, [r7, #4]
 80197aa:	f003 f9fb 	bl	801cba4 <ip4_route>
 80197ae:	4603      	mov	r3, r0
  }
}
 80197b0:	4618      	mov	r0, r3
 80197b2:	3710      	adds	r7, #16
 80197b4:	46bd      	mov	sp, r7
 80197b6:	bd80      	pop	{r7, pc}

080197b8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80197b8:	b590      	push	{r4, r7, lr}
 80197ba:	b087      	sub	sp, #28
 80197bc:	af00      	add	r7, sp, #0
 80197be:	60f8      	str	r0, [r7, #12]
 80197c0:	60b9      	str	r1, [r7, #8]
 80197c2:	603b      	str	r3, [r7, #0]
 80197c4:	4613      	mov	r3, r2
 80197c6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80197c8:	68fb      	ldr	r3, [r7, #12]
 80197ca:	2b00      	cmp	r3, #0
 80197cc:	d105      	bne.n	80197da <tcp_create_segment+0x22>
 80197ce:	4b43      	ldr	r3, [pc, #268]	@ (80198dc <tcp_create_segment+0x124>)
 80197d0:	22a3      	movs	r2, #163	@ 0xa3
 80197d2:	4943      	ldr	r1, [pc, #268]	@ (80198e0 <tcp_create_segment+0x128>)
 80197d4:	4843      	ldr	r0, [pc, #268]	@ (80198e4 <tcp_create_segment+0x12c>)
 80197d6:	f004 fdc3 	bl	801e360 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80197da:	68bb      	ldr	r3, [r7, #8]
 80197dc:	2b00      	cmp	r3, #0
 80197de:	d105      	bne.n	80197ec <tcp_create_segment+0x34>
 80197e0:	4b3e      	ldr	r3, [pc, #248]	@ (80198dc <tcp_create_segment+0x124>)
 80197e2:	22a4      	movs	r2, #164	@ 0xa4
 80197e4:	4940      	ldr	r1, [pc, #256]	@ (80198e8 <tcp_create_segment+0x130>)
 80197e6:	483f      	ldr	r0, [pc, #252]	@ (80198e4 <tcp_create_segment+0x12c>)
 80197e8:	f004 fdba 	bl	801e360 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80197ec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80197f0:	009b      	lsls	r3, r3, #2
 80197f2:	b2db      	uxtb	r3, r3
 80197f4:	f003 0304 	and.w	r3, r3, #4
 80197f8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80197fa:	2003      	movs	r0, #3
 80197fc:	f7fa fec6 	bl	801458c <memp_malloc>
 8019800:	6138      	str	r0, [r7, #16]
 8019802:	693b      	ldr	r3, [r7, #16]
 8019804:	2b00      	cmp	r3, #0
 8019806:	d104      	bne.n	8019812 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8019808:	68b8      	ldr	r0, [r7, #8]
 801980a:	f7fb fdd9 	bl	80153c0 <pbuf_free>
    return NULL;
 801980e:	2300      	movs	r3, #0
 8019810:	e060      	b.n	80198d4 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8019812:	693b      	ldr	r3, [r7, #16]
 8019814:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8019818:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801981a:	693b      	ldr	r3, [r7, #16]
 801981c:	2200      	movs	r2, #0
 801981e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8019820:	693b      	ldr	r3, [r7, #16]
 8019822:	68ba      	ldr	r2, [r7, #8]
 8019824:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019826:	68bb      	ldr	r3, [r7, #8]
 8019828:	891a      	ldrh	r2, [r3, #8]
 801982a:	7dfb      	ldrb	r3, [r7, #23]
 801982c:	b29b      	uxth	r3, r3
 801982e:	429a      	cmp	r2, r3
 8019830:	d205      	bcs.n	801983e <tcp_create_segment+0x86>
 8019832:	4b2a      	ldr	r3, [pc, #168]	@ (80198dc <tcp_create_segment+0x124>)
 8019834:	22b0      	movs	r2, #176	@ 0xb0
 8019836:	492d      	ldr	r1, [pc, #180]	@ (80198ec <tcp_create_segment+0x134>)
 8019838:	482a      	ldr	r0, [pc, #168]	@ (80198e4 <tcp_create_segment+0x12c>)
 801983a:	f004 fd91 	bl	801e360 <iprintf>
  seg->len = p->tot_len - optlen;
 801983e:	68bb      	ldr	r3, [r7, #8]
 8019840:	891a      	ldrh	r2, [r3, #8]
 8019842:	7dfb      	ldrb	r3, [r7, #23]
 8019844:	b29b      	uxth	r3, r3
 8019846:	1ad3      	subs	r3, r2, r3
 8019848:	b29a      	uxth	r2, r3
 801984a:	693b      	ldr	r3, [r7, #16]
 801984c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801984e:	2114      	movs	r1, #20
 8019850:	68b8      	ldr	r0, [r7, #8]
 8019852:	f7fb fd1f 	bl	8015294 <pbuf_add_header>
 8019856:	4603      	mov	r3, r0
 8019858:	2b00      	cmp	r3, #0
 801985a:	d004      	beq.n	8019866 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801985c:	6938      	ldr	r0, [r7, #16]
 801985e:	f7fd f8d2 	bl	8016a06 <tcp_seg_free>
    return NULL;
 8019862:	2300      	movs	r3, #0
 8019864:	e036      	b.n	80198d4 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019866:	693b      	ldr	r3, [r7, #16]
 8019868:	685b      	ldr	r3, [r3, #4]
 801986a:	685a      	ldr	r2, [r3, #4]
 801986c:	693b      	ldr	r3, [r7, #16]
 801986e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019870:	68fb      	ldr	r3, [r7, #12]
 8019872:	8ada      	ldrh	r2, [r3, #22]
 8019874:	693b      	ldr	r3, [r7, #16]
 8019876:	68dc      	ldr	r4, [r3, #12]
 8019878:	4610      	mov	r0, r2
 801987a:	f7fa f9af 	bl	8013bdc <lwip_htons>
 801987e:	4603      	mov	r3, r0
 8019880:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8019882:	68fb      	ldr	r3, [r7, #12]
 8019884:	8b1a      	ldrh	r2, [r3, #24]
 8019886:	693b      	ldr	r3, [r7, #16]
 8019888:	68dc      	ldr	r4, [r3, #12]
 801988a:	4610      	mov	r0, r2
 801988c:	f7fa f9a6 	bl	8013bdc <lwip_htons>
 8019890:	4603      	mov	r3, r0
 8019892:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8019894:	693b      	ldr	r3, [r7, #16]
 8019896:	68dc      	ldr	r4, [r3, #12]
 8019898:	6838      	ldr	r0, [r7, #0]
 801989a:	f7fa f9b5 	bl	8013c08 <lwip_htonl>
 801989e:	4603      	mov	r3, r0
 80198a0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80198a2:	7dfb      	ldrb	r3, [r7, #23]
 80198a4:	089b      	lsrs	r3, r3, #2
 80198a6:	b2db      	uxtb	r3, r3
 80198a8:	3305      	adds	r3, #5
 80198aa:	b29b      	uxth	r3, r3
 80198ac:	031b      	lsls	r3, r3, #12
 80198ae:	b29a      	uxth	r2, r3
 80198b0:	79fb      	ldrb	r3, [r7, #7]
 80198b2:	b29b      	uxth	r3, r3
 80198b4:	4313      	orrs	r3, r2
 80198b6:	b29a      	uxth	r2, r3
 80198b8:	693b      	ldr	r3, [r7, #16]
 80198ba:	68dc      	ldr	r4, [r3, #12]
 80198bc:	4610      	mov	r0, r2
 80198be:	f7fa f98d 	bl	8013bdc <lwip_htons>
 80198c2:	4603      	mov	r3, r0
 80198c4:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80198c6:	693b      	ldr	r3, [r7, #16]
 80198c8:	68db      	ldr	r3, [r3, #12]
 80198ca:	2200      	movs	r2, #0
 80198cc:	749a      	strb	r2, [r3, #18]
 80198ce:	2200      	movs	r2, #0
 80198d0:	74da      	strb	r2, [r3, #19]
  return seg;
 80198d2:	693b      	ldr	r3, [r7, #16]
}
 80198d4:	4618      	mov	r0, r3
 80198d6:	371c      	adds	r7, #28
 80198d8:	46bd      	mov	sp, r7
 80198da:	bd90      	pop	{r4, r7, pc}
 80198dc:	08021184 	.word	0x08021184
 80198e0:	080211b8 	.word	0x080211b8
 80198e4:	080211d8 	.word	0x080211d8
 80198e8:	08021200 	.word	0x08021200
 80198ec:	08021224 	.word	0x08021224

080198f0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80198f0:	b590      	push	{r4, r7, lr}
 80198f2:	b08b      	sub	sp, #44	@ 0x2c
 80198f4:	af02      	add	r7, sp, #8
 80198f6:	6078      	str	r0, [r7, #4]
 80198f8:	460b      	mov	r3, r1
 80198fa:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80198fc:	2300      	movs	r3, #0
 80198fe:	61fb      	str	r3, [r7, #28]
 8019900:	2300      	movs	r3, #0
 8019902:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8019904:	2300      	movs	r3, #0
 8019906:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	2b00      	cmp	r3, #0
 801990c:	d106      	bne.n	801991c <tcp_split_unsent_seg+0x2c>
 801990e:	4b95      	ldr	r3, [pc, #596]	@ (8019b64 <tcp_split_unsent_seg+0x274>)
 8019910:	f240 324b 	movw	r2, #843	@ 0x34b
 8019914:	4994      	ldr	r1, [pc, #592]	@ (8019b68 <tcp_split_unsent_seg+0x278>)
 8019916:	4895      	ldr	r0, [pc, #596]	@ (8019b6c <tcp_split_unsent_seg+0x27c>)
 8019918:	f004 fd22 	bl	801e360 <iprintf>

  useg = pcb->unsent;
 801991c:	687b      	ldr	r3, [r7, #4]
 801991e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019920:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8019922:	697b      	ldr	r3, [r7, #20]
 8019924:	2b00      	cmp	r3, #0
 8019926:	d102      	bne.n	801992e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8019928:	f04f 33ff 	mov.w	r3, #4294967295
 801992c:	e116      	b.n	8019b5c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801992e:	887b      	ldrh	r3, [r7, #2]
 8019930:	2b00      	cmp	r3, #0
 8019932:	d109      	bne.n	8019948 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8019934:	4b8b      	ldr	r3, [pc, #556]	@ (8019b64 <tcp_split_unsent_seg+0x274>)
 8019936:	f240 3253 	movw	r2, #851	@ 0x353
 801993a:	498d      	ldr	r1, [pc, #564]	@ (8019b70 <tcp_split_unsent_seg+0x280>)
 801993c:	488b      	ldr	r0, [pc, #556]	@ (8019b6c <tcp_split_unsent_seg+0x27c>)
 801993e:	f004 fd0f 	bl	801e360 <iprintf>
    return ERR_VAL;
 8019942:	f06f 0305 	mvn.w	r3, #5
 8019946:	e109      	b.n	8019b5c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8019948:	697b      	ldr	r3, [r7, #20]
 801994a:	891b      	ldrh	r3, [r3, #8]
 801994c:	887a      	ldrh	r2, [r7, #2]
 801994e:	429a      	cmp	r2, r3
 8019950:	d301      	bcc.n	8019956 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8019952:	2300      	movs	r3, #0
 8019954:	e102      	b.n	8019b5c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801995a:	887a      	ldrh	r2, [r7, #2]
 801995c:	429a      	cmp	r2, r3
 801995e:	d906      	bls.n	801996e <tcp_split_unsent_seg+0x7e>
 8019960:	4b80      	ldr	r3, [pc, #512]	@ (8019b64 <tcp_split_unsent_seg+0x274>)
 8019962:	f240 325b 	movw	r2, #859	@ 0x35b
 8019966:	4983      	ldr	r1, [pc, #524]	@ (8019b74 <tcp_split_unsent_seg+0x284>)
 8019968:	4880      	ldr	r0, [pc, #512]	@ (8019b6c <tcp_split_unsent_seg+0x27c>)
 801996a:	f004 fcf9 	bl	801e360 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801996e:	697b      	ldr	r3, [r7, #20]
 8019970:	891b      	ldrh	r3, [r3, #8]
 8019972:	2b00      	cmp	r3, #0
 8019974:	d106      	bne.n	8019984 <tcp_split_unsent_seg+0x94>
 8019976:	4b7b      	ldr	r3, [pc, #492]	@ (8019b64 <tcp_split_unsent_seg+0x274>)
 8019978:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801997c:	497e      	ldr	r1, [pc, #504]	@ (8019b78 <tcp_split_unsent_seg+0x288>)
 801997e:	487b      	ldr	r0, [pc, #492]	@ (8019b6c <tcp_split_unsent_seg+0x27c>)
 8019980:	f004 fcee 	bl	801e360 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8019984:	697b      	ldr	r3, [r7, #20]
 8019986:	7a9b      	ldrb	r3, [r3, #10]
 8019988:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801998a:	7bfb      	ldrb	r3, [r7, #15]
 801998c:	009b      	lsls	r3, r3, #2
 801998e:	b2db      	uxtb	r3, r3
 8019990:	f003 0304 	and.w	r3, r3, #4
 8019994:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8019996:	697b      	ldr	r3, [r7, #20]
 8019998:	891a      	ldrh	r2, [r3, #8]
 801999a:	887b      	ldrh	r3, [r7, #2]
 801999c:	1ad3      	subs	r3, r2, r3
 801999e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80199a0:	7bbb      	ldrb	r3, [r7, #14]
 80199a2:	b29a      	uxth	r2, r3
 80199a4:	89bb      	ldrh	r3, [r7, #12]
 80199a6:	4413      	add	r3, r2
 80199a8:	b29b      	uxth	r3, r3
 80199aa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80199ae:	4619      	mov	r1, r3
 80199b0:	2036      	movs	r0, #54	@ 0x36
 80199b2:	f7fb fa21 	bl	8014df8 <pbuf_alloc>
 80199b6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80199b8:	693b      	ldr	r3, [r7, #16]
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	f000 80b7 	beq.w	8019b2e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80199c0:	697b      	ldr	r3, [r7, #20]
 80199c2:	685b      	ldr	r3, [r3, #4]
 80199c4:	891a      	ldrh	r2, [r3, #8]
 80199c6:	697b      	ldr	r3, [r7, #20]
 80199c8:	891b      	ldrh	r3, [r3, #8]
 80199ca:	1ad3      	subs	r3, r2, r3
 80199cc:	b29a      	uxth	r2, r3
 80199ce:	887b      	ldrh	r3, [r7, #2]
 80199d0:	4413      	add	r3, r2
 80199d2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80199d4:	697b      	ldr	r3, [r7, #20]
 80199d6:	6858      	ldr	r0, [r3, #4]
 80199d8:	693b      	ldr	r3, [r7, #16]
 80199da:	685a      	ldr	r2, [r3, #4]
 80199dc:	7bbb      	ldrb	r3, [r7, #14]
 80199de:	18d1      	adds	r1, r2, r3
 80199e0:	897b      	ldrh	r3, [r7, #10]
 80199e2:	89ba      	ldrh	r2, [r7, #12]
 80199e4:	f7fb fef2 	bl	80157cc <pbuf_copy_partial>
 80199e8:	4603      	mov	r3, r0
 80199ea:	461a      	mov	r2, r3
 80199ec:	89bb      	ldrh	r3, [r7, #12]
 80199ee:	4293      	cmp	r3, r2
 80199f0:	f040 809f 	bne.w	8019b32 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80199f4:	697b      	ldr	r3, [r7, #20]
 80199f6:	68db      	ldr	r3, [r3, #12]
 80199f8:	899b      	ldrh	r3, [r3, #12]
 80199fa:	b29b      	uxth	r3, r3
 80199fc:	4618      	mov	r0, r3
 80199fe:	f7fa f8ed 	bl	8013bdc <lwip_htons>
 8019a02:	4603      	mov	r3, r0
 8019a04:	b2db      	uxtb	r3, r3
 8019a06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8019a0a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8019a0c:	2300      	movs	r3, #0
 8019a0e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8019a10:	7efb      	ldrb	r3, [r7, #27]
 8019a12:	f003 0308 	and.w	r3, r3, #8
 8019a16:	2b00      	cmp	r3, #0
 8019a18:	d007      	beq.n	8019a2a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8019a1a:	7efb      	ldrb	r3, [r7, #27]
 8019a1c:	f023 0308 	bic.w	r3, r3, #8
 8019a20:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8019a22:	7ebb      	ldrb	r3, [r7, #26]
 8019a24:	f043 0308 	orr.w	r3, r3, #8
 8019a28:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8019a2a:	7efb      	ldrb	r3, [r7, #27]
 8019a2c:	f003 0301 	and.w	r3, r3, #1
 8019a30:	2b00      	cmp	r3, #0
 8019a32:	d007      	beq.n	8019a44 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8019a34:	7efb      	ldrb	r3, [r7, #27]
 8019a36:	f023 0301 	bic.w	r3, r3, #1
 8019a3a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8019a3c:	7ebb      	ldrb	r3, [r7, #26]
 8019a3e:	f043 0301 	orr.w	r3, r3, #1
 8019a42:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8019a44:	697b      	ldr	r3, [r7, #20]
 8019a46:	68db      	ldr	r3, [r3, #12]
 8019a48:	685b      	ldr	r3, [r3, #4]
 8019a4a:	4618      	mov	r0, r3
 8019a4c:	f7fa f8dc 	bl	8013c08 <lwip_htonl>
 8019a50:	4602      	mov	r2, r0
 8019a52:	887b      	ldrh	r3, [r7, #2]
 8019a54:	18d1      	adds	r1, r2, r3
 8019a56:	7eba      	ldrb	r2, [r7, #26]
 8019a58:	7bfb      	ldrb	r3, [r7, #15]
 8019a5a:	9300      	str	r3, [sp, #0]
 8019a5c:	460b      	mov	r3, r1
 8019a5e:	6939      	ldr	r1, [r7, #16]
 8019a60:	6878      	ldr	r0, [r7, #4]
 8019a62:	f7ff fea9 	bl	80197b8 <tcp_create_segment>
 8019a66:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8019a68:	69fb      	ldr	r3, [r7, #28]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d063      	beq.n	8019b36 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8019a6e:	697b      	ldr	r3, [r7, #20]
 8019a70:	685b      	ldr	r3, [r3, #4]
 8019a72:	4618      	mov	r0, r3
 8019a74:	f7fb fd32 	bl	80154dc <pbuf_clen>
 8019a78:	4603      	mov	r3, r0
 8019a7a:	461a      	mov	r2, r3
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019a82:	1a9b      	subs	r3, r3, r2
 8019a84:	b29a      	uxth	r2, r3
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019a8c:	697b      	ldr	r3, [r7, #20]
 8019a8e:	6858      	ldr	r0, [r3, #4]
 8019a90:	697b      	ldr	r3, [r7, #20]
 8019a92:	685b      	ldr	r3, [r3, #4]
 8019a94:	891a      	ldrh	r2, [r3, #8]
 8019a96:	89bb      	ldrh	r3, [r7, #12]
 8019a98:	1ad3      	subs	r3, r2, r3
 8019a9a:	b29b      	uxth	r3, r3
 8019a9c:	4619      	mov	r1, r3
 8019a9e:	f7fb fb09 	bl	80150b4 <pbuf_realloc>
  useg->len -= remainder;
 8019aa2:	697b      	ldr	r3, [r7, #20]
 8019aa4:	891a      	ldrh	r2, [r3, #8]
 8019aa6:	89bb      	ldrh	r3, [r7, #12]
 8019aa8:	1ad3      	subs	r3, r2, r3
 8019aaa:	b29a      	uxth	r2, r3
 8019aac:	697b      	ldr	r3, [r7, #20]
 8019aae:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8019ab0:	697b      	ldr	r3, [r7, #20]
 8019ab2:	68db      	ldr	r3, [r3, #12]
 8019ab4:	899b      	ldrh	r3, [r3, #12]
 8019ab6:	b29c      	uxth	r4, r3
 8019ab8:	7efb      	ldrb	r3, [r7, #27]
 8019aba:	b29b      	uxth	r3, r3
 8019abc:	4618      	mov	r0, r3
 8019abe:	f7fa f88d 	bl	8013bdc <lwip_htons>
 8019ac2:	4603      	mov	r3, r0
 8019ac4:	461a      	mov	r2, r3
 8019ac6:	697b      	ldr	r3, [r7, #20]
 8019ac8:	68db      	ldr	r3, [r3, #12]
 8019aca:	4322      	orrs	r2, r4
 8019acc:	b292      	uxth	r2, r2
 8019ace:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8019ad0:	697b      	ldr	r3, [r7, #20]
 8019ad2:	685b      	ldr	r3, [r3, #4]
 8019ad4:	4618      	mov	r0, r3
 8019ad6:	f7fb fd01 	bl	80154dc <pbuf_clen>
 8019ada:	4603      	mov	r3, r0
 8019adc:	461a      	mov	r2, r3
 8019ade:	687b      	ldr	r3, [r7, #4]
 8019ae0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019ae4:	4413      	add	r3, r2
 8019ae6:	b29a      	uxth	r2, r3
 8019ae8:	687b      	ldr	r3, [r7, #4]
 8019aea:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019aee:	69fb      	ldr	r3, [r7, #28]
 8019af0:	685b      	ldr	r3, [r3, #4]
 8019af2:	4618      	mov	r0, r3
 8019af4:	f7fb fcf2 	bl	80154dc <pbuf_clen>
 8019af8:	4603      	mov	r3, r0
 8019afa:	461a      	mov	r2, r3
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019b02:	4413      	add	r3, r2
 8019b04:	b29a      	uxth	r2, r3
 8019b06:	687b      	ldr	r3, [r7, #4]
 8019b08:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8019b0c:	697b      	ldr	r3, [r7, #20]
 8019b0e:	681a      	ldr	r2, [r3, #0]
 8019b10:	69fb      	ldr	r3, [r7, #28]
 8019b12:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8019b14:	697b      	ldr	r3, [r7, #20]
 8019b16:	69fa      	ldr	r2, [r7, #28]
 8019b18:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8019b1a:	69fb      	ldr	r3, [r7, #28]
 8019b1c:	681b      	ldr	r3, [r3, #0]
 8019b1e:	2b00      	cmp	r3, #0
 8019b20:	d103      	bne.n	8019b2a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	2200      	movs	r2, #0
 8019b26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8019b2a:	2300      	movs	r3, #0
 8019b2c:	e016      	b.n	8019b5c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8019b2e:	bf00      	nop
 8019b30:	e002      	b.n	8019b38 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8019b32:	bf00      	nop
 8019b34:	e000      	b.n	8019b38 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8019b36:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8019b38:	69fb      	ldr	r3, [r7, #28]
 8019b3a:	2b00      	cmp	r3, #0
 8019b3c:	d006      	beq.n	8019b4c <tcp_split_unsent_seg+0x25c>
 8019b3e:	4b09      	ldr	r3, [pc, #36]	@ (8019b64 <tcp_split_unsent_seg+0x274>)
 8019b40:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8019b44:	490d      	ldr	r1, [pc, #52]	@ (8019b7c <tcp_split_unsent_seg+0x28c>)
 8019b46:	4809      	ldr	r0, [pc, #36]	@ (8019b6c <tcp_split_unsent_seg+0x27c>)
 8019b48:	f004 fc0a 	bl	801e360 <iprintf>
  if (p != NULL) {
 8019b4c:	693b      	ldr	r3, [r7, #16]
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	d002      	beq.n	8019b58 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8019b52:	6938      	ldr	r0, [r7, #16]
 8019b54:	f7fb fc34 	bl	80153c0 <pbuf_free>
  }

  return ERR_MEM;
 8019b58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019b5c:	4618      	mov	r0, r3
 8019b5e:	3724      	adds	r7, #36	@ 0x24
 8019b60:	46bd      	mov	sp, r7
 8019b62:	bd90      	pop	{r4, r7, pc}
 8019b64:	08021184 	.word	0x08021184
 8019b68:	08021518 	.word	0x08021518
 8019b6c:	080211d8 	.word	0x080211d8
 8019b70:	0802153c 	.word	0x0802153c
 8019b74:	08021560 	.word	0x08021560
 8019b78:	08021570 	.word	0x08021570
 8019b7c:	08021580 	.word	0x08021580

08019b80 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8019b80:	b590      	push	{r4, r7, lr}
 8019b82:	b085      	sub	sp, #20
 8019b84:	af00      	add	r7, sp, #0
 8019b86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019b88:	687b      	ldr	r3, [r7, #4]
 8019b8a:	2b00      	cmp	r3, #0
 8019b8c:	d106      	bne.n	8019b9c <tcp_send_fin+0x1c>
 8019b8e:	4b21      	ldr	r3, [pc, #132]	@ (8019c14 <tcp_send_fin+0x94>)
 8019b90:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8019b94:	4920      	ldr	r1, [pc, #128]	@ (8019c18 <tcp_send_fin+0x98>)
 8019b96:	4821      	ldr	r0, [pc, #132]	@ (8019c1c <tcp_send_fin+0x9c>)
 8019b98:	f004 fbe2 	bl	801e360 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8019b9c:	687b      	ldr	r3, [r7, #4]
 8019b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019ba0:	2b00      	cmp	r3, #0
 8019ba2:	d02e      	beq.n	8019c02 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019ba4:	687b      	ldr	r3, [r7, #4]
 8019ba6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019ba8:	60fb      	str	r3, [r7, #12]
 8019baa:	e002      	b.n	8019bb2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8019bac:	68fb      	ldr	r3, [r7, #12]
 8019bae:	681b      	ldr	r3, [r3, #0]
 8019bb0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019bb2:	68fb      	ldr	r3, [r7, #12]
 8019bb4:	681b      	ldr	r3, [r3, #0]
 8019bb6:	2b00      	cmp	r3, #0
 8019bb8:	d1f8      	bne.n	8019bac <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8019bba:	68fb      	ldr	r3, [r7, #12]
 8019bbc:	68db      	ldr	r3, [r3, #12]
 8019bbe:	899b      	ldrh	r3, [r3, #12]
 8019bc0:	b29b      	uxth	r3, r3
 8019bc2:	4618      	mov	r0, r3
 8019bc4:	f7fa f80a 	bl	8013bdc <lwip_htons>
 8019bc8:	4603      	mov	r3, r0
 8019bca:	b2db      	uxtb	r3, r3
 8019bcc:	f003 0307 	and.w	r3, r3, #7
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	d116      	bne.n	8019c02 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8019bd4:	68fb      	ldr	r3, [r7, #12]
 8019bd6:	68db      	ldr	r3, [r3, #12]
 8019bd8:	899b      	ldrh	r3, [r3, #12]
 8019bda:	b29c      	uxth	r4, r3
 8019bdc:	2001      	movs	r0, #1
 8019bde:	f7f9 fffd 	bl	8013bdc <lwip_htons>
 8019be2:	4603      	mov	r3, r0
 8019be4:	461a      	mov	r2, r3
 8019be6:	68fb      	ldr	r3, [r7, #12]
 8019be8:	68db      	ldr	r3, [r3, #12]
 8019bea:	4322      	orrs	r2, r4
 8019bec:	b292      	uxth	r2, r2
 8019bee:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8019bf0:	687b      	ldr	r3, [r7, #4]
 8019bf2:	8b5b      	ldrh	r3, [r3, #26]
 8019bf4:	f043 0320 	orr.w	r3, r3, #32
 8019bf8:	b29a      	uxth	r2, r3
 8019bfa:	687b      	ldr	r3, [r7, #4]
 8019bfc:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8019bfe:	2300      	movs	r3, #0
 8019c00:	e004      	b.n	8019c0c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8019c02:	2101      	movs	r1, #1
 8019c04:	6878      	ldr	r0, [r7, #4]
 8019c06:	f000 f80b 	bl	8019c20 <tcp_enqueue_flags>
 8019c0a:	4603      	mov	r3, r0
}
 8019c0c:	4618      	mov	r0, r3
 8019c0e:	3714      	adds	r7, #20
 8019c10:	46bd      	mov	sp, r7
 8019c12:	bd90      	pop	{r4, r7, pc}
 8019c14:	08021184 	.word	0x08021184
 8019c18:	0802158c 	.word	0x0802158c
 8019c1c:	080211d8 	.word	0x080211d8

08019c20 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8019c20:	b580      	push	{r7, lr}
 8019c22:	b08a      	sub	sp, #40	@ 0x28
 8019c24:	af02      	add	r7, sp, #8
 8019c26:	6078      	str	r0, [r7, #4]
 8019c28:	460b      	mov	r3, r1
 8019c2a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8019c2c:	2300      	movs	r3, #0
 8019c2e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8019c30:	2300      	movs	r3, #0
 8019c32:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8019c34:	78fb      	ldrb	r3, [r7, #3]
 8019c36:	f003 0303 	and.w	r3, r3, #3
 8019c3a:	2b00      	cmp	r3, #0
 8019c3c:	d106      	bne.n	8019c4c <tcp_enqueue_flags+0x2c>
 8019c3e:	4b67      	ldr	r3, [pc, #412]	@ (8019ddc <tcp_enqueue_flags+0x1bc>)
 8019c40:	f240 4211 	movw	r2, #1041	@ 0x411
 8019c44:	4966      	ldr	r1, [pc, #408]	@ (8019de0 <tcp_enqueue_flags+0x1c0>)
 8019c46:	4867      	ldr	r0, [pc, #412]	@ (8019de4 <tcp_enqueue_flags+0x1c4>)
 8019c48:	f004 fb8a 	bl	801e360 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8019c4c:	687b      	ldr	r3, [r7, #4]
 8019c4e:	2b00      	cmp	r3, #0
 8019c50:	d106      	bne.n	8019c60 <tcp_enqueue_flags+0x40>
 8019c52:	4b62      	ldr	r3, [pc, #392]	@ (8019ddc <tcp_enqueue_flags+0x1bc>)
 8019c54:	f240 4213 	movw	r2, #1043	@ 0x413
 8019c58:	4963      	ldr	r1, [pc, #396]	@ (8019de8 <tcp_enqueue_flags+0x1c8>)
 8019c5a:	4862      	ldr	r0, [pc, #392]	@ (8019de4 <tcp_enqueue_flags+0x1c4>)
 8019c5c:	f004 fb80 	bl	801e360 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8019c60:	78fb      	ldrb	r3, [r7, #3]
 8019c62:	f003 0302 	and.w	r3, r3, #2
 8019c66:	2b00      	cmp	r3, #0
 8019c68:	d001      	beq.n	8019c6e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8019c6a:	2301      	movs	r3, #1
 8019c6c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019c6e:	7ffb      	ldrb	r3, [r7, #31]
 8019c70:	009b      	lsls	r3, r3, #2
 8019c72:	b2db      	uxtb	r3, r3
 8019c74:	f003 0304 	and.w	r3, r3, #4
 8019c78:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019c7a:	7dfb      	ldrb	r3, [r7, #23]
 8019c7c:	b29b      	uxth	r3, r3
 8019c7e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019c82:	4619      	mov	r1, r3
 8019c84:	2036      	movs	r0, #54	@ 0x36
 8019c86:	f7fb f8b7 	bl	8014df8 <pbuf_alloc>
 8019c8a:	6138      	str	r0, [r7, #16]
 8019c8c:	693b      	ldr	r3, [r7, #16]
 8019c8e:	2b00      	cmp	r3, #0
 8019c90:	d109      	bne.n	8019ca6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019c92:	687b      	ldr	r3, [r7, #4]
 8019c94:	8b5b      	ldrh	r3, [r3, #26]
 8019c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019c9a:	b29a      	uxth	r2, r3
 8019c9c:	687b      	ldr	r3, [r7, #4]
 8019c9e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8019ca4:	e095      	b.n	8019dd2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8019ca6:	693b      	ldr	r3, [r7, #16]
 8019ca8:	895a      	ldrh	r2, [r3, #10]
 8019caa:	7dfb      	ldrb	r3, [r7, #23]
 8019cac:	b29b      	uxth	r3, r3
 8019cae:	429a      	cmp	r2, r3
 8019cb0:	d206      	bcs.n	8019cc0 <tcp_enqueue_flags+0xa0>
 8019cb2:	4b4a      	ldr	r3, [pc, #296]	@ (8019ddc <tcp_enqueue_flags+0x1bc>)
 8019cb4:	f240 4239 	movw	r2, #1081	@ 0x439
 8019cb8:	494c      	ldr	r1, [pc, #304]	@ (8019dec <tcp_enqueue_flags+0x1cc>)
 8019cba:	484a      	ldr	r0, [pc, #296]	@ (8019de4 <tcp_enqueue_flags+0x1c4>)
 8019cbc:	f004 fb50 	bl	801e360 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8019cc0:	687b      	ldr	r3, [r7, #4]
 8019cc2:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8019cc4:	78fa      	ldrb	r2, [r7, #3]
 8019cc6:	7ffb      	ldrb	r3, [r7, #31]
 8019cc8:	9300      	str	r3, [sp, #0]
 8019cca:	460b      	mov	r3, r1
 8019ccc:	6939      	ldr	r1, [r7, #16]
 8019cce:	6878      	ldr	r0, [r7, #4]
 8019cd0:	f7ff fd72 	bl	80197b8 <tcp_create_segment>
 8019cd4:	60f8      	str	r0, [r7, #12]
 8019cd6:	68fb      	ldr	r3, [r7, #12]
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	d109      	bne.n	8019cf0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019cdc:	687b      	ldr	r3, [r7, #4]
 8019cde:	8b5b      	ldrh	r3, [r3, #26]
 8019ce0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019ce4:	b29a      	uxth	r2, r3
 8019ce6:	687b      	ldr	r3, [r7, #4]
 8019ce8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019cea:	f04f 33ff 	mov.w	r3, #4294967295
 8019cee:	e070      	b.n	8019dd2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019cf0:	68fb      	ldr	r3, [r7, #12]
 8019cf2:	68db      	ldr	r3, [r3, #12]
 8019cf4:	f003 0303 	and.w	r3, r3, #3
 8019cf8:	2b00      	cmp	r3, #0
 8019cfa:	d006      	beq.n	8019d0a <tcp_enqueue_flags+0xea>
 8019cfc:	4b37      	ldr	r3, [pc, #220]	@ (8019ddc <tcp_enqueue_flags+0x1bc>)
 8019cfe:	f240 4242 	movw	r2, #1090	@ 0x442
 8019d02:	493b      	ldr	r1, [pc, #236]	@ (8019df0 <tcp_enqueue_flags+0x1d0>)
 8019d04:	4837      	ldr	r0, [pc, #220]	@ (8019de4 <tcp_enqueue_flags+0x1c4>)
 8019d06:	f004 fb2b 	bl	801e360 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019d0a:	68fb      	ldr	r3, [r7, #12]
 8019d0c:	891b      	ldrh	r3, [r3, #8]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d006      	beq.n	8019d20 <tcp_enqueue_flags+0x100>
 8019d12:	4b32      	ldr	r3, [pc, #200]	@ (8019ddc <tcp_enqueue_flags+0x1bc>)
 8019d14:	f240 4243 	movw	r2, #1091	@ 0x443
 8019d18:	4936      	ldr	r1, [pc, #216]	@ (8019df4 <tcp_enqueue_flags+0x1d4>)
 8019d1a:	4832      	ldr	r0, [pc, #200]	@ (8019de4 <tcp_enqueue_flags+0x1c4>)
 8019d1c:	f004 fb20 	bl	801e360 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8019d20:	687b      	ldr	r3, [r7, #4]
 8019d22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019d24:	2b00      	cmp	r3, #0
 8019d26:	d103      	bne.n	8019d30 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8019d28:	687b      	ldr	r3, [r7, #4]
 8019d2a:	68fa      	ldr	r2, [r7, #12]
 8019d2c:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019d2e:	e00d      	b.n	8019d4c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8019d30:	687b      	ldr	r3, [r7, #4]
 8019d32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019d34:	61bb      	str	r3, [r7, #24]
 8019d36:	e002      	b.n	8019d3e <tcp_enqueue_flags+0x11e>
 8019d38:	69bb      	ldr	r3, [r7, #24]
 8019d3a:	681b      	ldr	r3, [r3, #0]
 8019d3c:	61bb      	str	r3, [r7, #24]
 8019d3e:	69bb      	ldr	r3, [r7, #24]
 8019d40:	681b      	ldr	r3, [r3, #0]
 8019d42:	2b00      	cmp	r3, #0
 8019d44:	d1f8      	bne.n	8019d38 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8019d46:	69bb      	ldr	r3, [r7, #24]
 8019d48:	68fa      	ldr	r2, [r7, #12]
 8019d4a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	2200      	movs	r2, #0
 8019d50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8019d54:	78fb      	ldrb	r3, [r7, #3]
 8019d56:	f003 0302 	and.w	r3, r3, #2
 8019d5a:	2b00      	cmp	r3, #0
 8019d5c:	d104      	bne.n	8019d68 <tcp_enqueue_flags+0x148>
 8019d5e:	78fb      	ldrb	r3, [r7, #3]
 8019d60:	f003 0301 	and.w	r3, r3, #1
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d004      	beq.n	8019d72 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8019d68:	687b      	ldr	r3, [r7, #4]
 8019d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019d6c:	1c5a      	adds	r2, r3, #1
 8019d6e:	687b      	ldr	r3, [r7, #4]
 8019d70:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8019d72:	78fb      	ldrb	r3, [r7, #3]
 8019d74:	f003 0301 	and.w	r3, r3, #1
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	d006      	beq.n	8019d8a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8019d7c:	687b      	ldr	r3, [r7, #4]
 8019d7e:	8b5b      	ldrh	r3, [r3, #26]
 8019d80:	f043 0320 	orr.w	r3, r3, #32
 8019d84:	b29a      	uxth	r2, r3
 8019d86:	687b      	ldr	r3, [r7, #4]
 8019d88:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019d8a:	68fb      	ldr	r3, [r7, #12]
 8019d8c:	685b      	ldr	r3, [r3, #4]
 8019d8e:	4618      	mov	r0, r3
 8019d90:	f7fb fba4 	bl	80154dc <pbuf_clen>
 8019d94:	4603      	mov	r3, r0
 8019d96:	461a      	mov	r2, r3
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019d9e:	4413      	add	r3, r2
 8019da0:	b29a      	uxth	r2, r3
 8019da2:	687b      	ldr	r3, [r7, #4]
 8019da4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8019da8:	687b      	ldr	r3, [r7, #4]
 8019daa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019dae:	2b00      	cmp	r3, #0
 8019db0:	d00e      	beq.n	8019dd0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8019db2:	687b      	ldr	r3, [r7, #4]
 8019db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019db6:	2b00      	cmp	r3, #0
 8019db8:	d10a      	bne.n	8019dd0 <tcp_enqueue_flags+0x1b0>
 8019dba:	687b      	ldr	r3, [r7, #4]
 8019dbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019dbe:	2b00      	cmp	r3, #0
 8019dc0:	d106      	bne.n	8019dd0 <tcp_enqueue_flags+0x1b0>
 8019dc2:	4b06      	ldr	r3, [pc, #24]	@ (8019ddc <tcp_enqueue_flags+0x1bc>)
 8019dc4:	f240 4265 	movw	r2, #1125	@ 0x465
 8019dc8:	490b      	ldr	r1, [pc, #44]	@ (8019df8 <tcp_enqueue_flags+0x1d8>)
 8019dca:	4806      	ldr	r0, [pc, #24]	@ (8019de4 <tcp_enqueue_flags+0x1c4>)
 8019dcc:	f004 fac8 	bl	801e360 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8019dd0:	2300      	movs	r3, #0
}
 8019dd2:	4618      	mov	r0, r3
 8019dd4:	3720      	adds	r7, #32
 8019dd6:	46bd      	mov	sp, r7
 8019dd8:	bd80      	pop	{r7, pc}
 8019dda:	bf00      	nop
 8019ddc:	08021184 	.word	0x08021184
 8019de0:	080215a8 	.word	0x080215a8
 8019de4:	080211d8 	.word	0x080211d8
 8019de8:	08021600 	.word	0x08021600
 8019dec:	08021620 	.word	0x08021620
 8019df0:	0802165c 	.word	0x0802165c
 8019df4:	08021674 	.word	0x08021674
 8019df8:	080216a0 	.word	0x080216a0

08019dfc <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8019dfc:	b5b0      	push	{r4, r5, r7, lr}
 8019dfe:	b08a      	sub	sp, #40	@ 0x28
 8019e00:	af00      	add	r7, sp, #0
 8019e02:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8019e04:	687b      	ldr	r3, [r7, #4]
 8019e06:	2b00      	cmp	r3, #0
 8019e08:	d106      	bne.n	8019e18 <tcp_output+0x1c>
 8019e0a:	4b8a      	ldr	r3, [pc, #552]	@ (801a034 <tcp_output+0x238>)
 8019e0c:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8019e10:	4989      	ldr	r1, [pc, #548]	@ (801a038 <tcp_output+0x23c>)
 8019e12:	488a      	ldr	r0, [pc, #552]	@ (801a03c <tcp_output+0x240>)
 8019e14:	f004 faa4 	bl	801e360 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8019e18:	687b      	ldr	r3, [r7, #4]
 8019e1a:	7d1b      	ldrb	r3, [r3, #20]
 8019e1c:	2b01      	cmp	r3, #1
 8019e1e:	d106      	bne.n	8019e2e <tcp_output+0x32>
 8019e20:	4b84      	ldr	r3, [pc, #528]	@ (801a034 <tcp_output+0x238>)
 8019e22:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8019e26:	4986      	ldr	r1, [pc, #536]	@ (801a040 <tcp_output+0x244>)
 8019e28:	4884      	ldr	r0, [pc, #528]	@ (801a03c <tcp_output+0x240>)
 8019e2a:	f004 fa99 	bl	801e360 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8019e2e:	4b85      	ldr	r3, [pc, #532]	@ (801a044 <tcp_output+0x248>)
 8019e30:	681b      	ldr	r3, [r3, #0]
 8019e32:	687a      	ldr	r2, [r7, #4]
 8019e34:	429a      	cmp	r2, r3
 8019e36:	d101      	bne.n	8019e3c <tcp_output+0x40>
    return ERR_OK;
 8019e38:	2300      	movs	r3, #0
 8019e3a:	e1ce      	b.n	801a1da <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8019e3c:	687b      	ldr	r3, [r7, #4]
 8019e3e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019e42:	687b      	ldr	r3, [r7, #4]
 8019e44:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019e48:	4293      	cmp	r3, r2
 8019e4a:	bf28      	it	cs
 8019e4c:	4613      	movcs	r3, r2
 8019e4e:	b29b      	uxth	r3, r3
 8019e50:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019e56:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8019e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e5a:	2b00      	cmp	r3, #0
 8019e5c:	d10b      	bne.n	8019e76 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8019e5e:	687b      	ldr	r3, [r7, #4]
 8019e60:	8b5b      	ldrh	r3, [r3, #26]
 8019e62:	f003 0302 	and.w	r3, r3, #2
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	f000 81aa 	beq.w	801a1c0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8019e6c:	6878      	ldr	r0, [r7, #4]
 8019e6e:	f000 fdcb 	bl	801aa08 <tcp_send_empty_ack>
 8019e72:	4603      	mov	r3, r0
 8019e74:	e1b1      	b.n	801a1da <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8019e76:	6879      	ldr	r1, [r7, #4]
 8019e78:	687b      	ldr	r3, [r7, #4]
 8019e7a:	3304      	adds	r3, #4
 8019e7c:	461a      	mov	r2, r3
 8019e7e:	6878      	ldr	r0, [r7, #4]
 8019e80:	f7ff fc7e 	bl	8019780 <tcp_route>
 8019e84:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8019e86:	697b      	ldr	r3, [r7, #20]
 8019e88:	2b00      	cmp	r3, #0
 8019e8a:	d102      	bne.n	8019e92 <tcp_output+0x96>
    return ERR_RTE;
 8019e8c:	f06f 0303 	mvn.w	r3, #3
 8019e90:	e1a3      	b.n	801a1da <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8019e92:	687b      	ldr	r3, [r7, #4]
 8019e94:	2b00      	cmp	r3, #0
 8019e96:	d003      	beq.n	8019ea0 <tcp_output+0xa4>
 8019e98:	687b      	ldr	r3, [r7, #4]
 8019e9a:	681b      	ldr	r3, [r3, #0]
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	d111      	bne.n	8019ec4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8019ea0:	697b      	ldr	r3, [r7, #20]
 8019ea2:	2b00      	cmp	r3, #0
 8019ea4:	d002      	beq.n	8019eac <tcp_output+0xb0>
 8019ea6:	697b      	ldr	r3, [r7, #20]
 8019ea8:	3304      	adds	r3, #4
 8019eaa:	e000      	b.n	8019eae <tcp_output+0xb2>
 8019eac:	2300      	movs	r3, #0
 8019eae:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8019eb0:	693b      	ldr	r3, [r7, #16]
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	d102      	bne.n	8019ebc <tcp_output+0xc0>
      return ERR_RTE;
 8019eb6:	f06f 0303 	mvn.w	r3, #3
 8019eba:	e18e      	b.n	801a1da <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8019ebc:	693b      	ldr	r3, [r7, #16]
 8019ebe:	681a      	ldr	r2, [r3, #0]
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8019ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ec6:	68db      	ldr	r3, [r3, #12]
 8019ec8:	685b      	ldr	r3, [r3, #4]
 8019eca:	4618      	mov	r0, r3
 8019ecc:	f7f9 fe9c 	bl	8013c08 <lwip_htonl>
 8019ed0:	4602      	mov	r2, r0
 8019ed2:	687b      	ldr	r3, [r7, #4]
 8019ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019ed6:	1ad3      	subs	r3, r2, r3
 8019ed8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019eda:	8912      	ldrh	r2, [r2, #8]
 8019edc:	4413      	add	r3, r2
 8019ede:	69ba      	ldr	r2, [r7, #24]
 8019ee0:	429a      	cmp	r2, r3
 8019ee2:	d227      	bcs.n	8019f34 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8019ee4:	687b      	ldr	r3, [r7, #4]
 8019ee6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019eea:	461a      	mov	r2, r3
 8019eec:	69bb      	ldr	r3, [r7, #24]
 8019eee:	4293      	cmp	r3, r2
 8019ef0:	d114      	bne.n	8019f1c <tcp_output+0x120>
 8019ef2:	687b      	ldr	r3, [r7, #4]
 8019ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019ef6:	2b00      	cmp	r3, #0
 8019ef8:	d110      	bne.n	8019f1c <tcp_output+0x120>
 8019efa:	687b      	ldr	r3, [r7, #4]
 8019efc:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8019f00:	2b00      	cmp	r3, #0
 8019f02:	d10b      	bne.n	8019f1c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8019f04:	687b      	ldr	r3, [r7, #4]
 8019f06:	2200      	movs	r2, #0
 8019f08:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8019f0c:	687b      	ldr	r3, [r7, #4]
 8019f0e:	2201      	movs	r2, #1
 8019f10:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8019f14:	687b      	ldr	r3, [r7, #4]
 8019f16:	2200      	movs	r2, #0
 8019f18:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8019f1c:	687b      	ldr	r3, [r7, #4]
 8019f1e:	8b5b      	ldrh	r3, [r3, #26]
 8019f20:	f003 0302 	and.w	r3, r3, #2
 8019f24:	2b00      	cmp	r3, #0
 8019f26:	f000 814d 	beq.w	801a1c4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8019f2a:	6878      	ldr	r0, [r7, #4]
 8019f2c:	f000 fd6c 	bl	801aa08 <tcp_send_empty_ack>
 8019f30:	4603      	mov	r3, r0
 8019f32:	e152      	b.n	801a1da <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8019f34:	687b      	ldr	r3, [r7, #4]
 8019f36:	2200      	movs	r2, #0
 8019f38:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019f3c:	687b      	ldr	r3, [r7, #4]
 8019f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019f40:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8019f42:	6a3b      	ldr	r3, [r7, #32]
 8019f44:	2b00      	cmp	r3, #0
 8019f46:	f000 811c 	beq.w	801a182 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8019f4a:	e002      	b.n	8019f52 <tcp_output+0x156>
 8019f4c:	6a3b      	ldr	r3, [r7, #32]
 8019f4e:	681b      	ldr	r3, [r3, #0]
 8019f50:	623b      	str	r3, [r7, #32]
 8019f52:	6a3b      	ldr	r3, [r7, #32]
 8019f54:	681b      	ldr	r3, [r3, #0]
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	d1f8      	bne.n	8019f4c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8019f5a:	e112      	b.n	801a182 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f5e:	68db      	ldr	r3, [r3, #12]
 8019f60:	899b      	ldrh	r3, [r3, #12]
 8019f62:	b29b      	uxth	r3, r3
 8019f64:	4618      	mov	r0, r3
 8019f66:	f7f9 fe39 	bl	8013bdc <lwip_htons>
 8019f6a:	4603      	mov	r3, r0
 8019f6c:	b2db      	uxtb	r3, r3
 8019f6e:	f003 0304 	and.w	r3, r3, #4
 8019f72:	2b00      	cmp	r3, #0
 8019f74:	d006      	beq.n	8019f84 <tcp_output+0x188>
 8019f76:	4b2f      	ldr	r3, [pc, #188]	@ (801a034 <tcp_output+0x238>)
 8019f78:	f240 5236 	movw	r2, #1334	@ 0x536
 8019f7c:	4932      	ldr	r1, [pc, #200]	@ (801a048 <tcp_output+0x24c>)
 8019f7e:	482f      	ldr	r0, [pc, #188]	@ (801a03c <tcp_output+0x240>)
 8019f80:	f004 f9ee 	bl	801e360 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019f84:	687b      	ldr	r3, [r7, #4]
 8019f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019f88:	2b00      	cmp	r3, #0
 8019f8a:	d01f      	beq.n	8019fcc <tcp_output+0x1d0>
 8019f8c:	687b      	ldr	r3, [r7, #4]
 8019f8e:	8b5b      	ldrh	r3, [r3, #26]
 8019f90:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	d119      	bne.n	8019fcc <tcp_output+0x1d0>
 8019f98:	687b      	ldr	r3, [r7, #4]
 8019f9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019f9c:	2b00      	cmp	r3, #0
 8019f9e:	d00b      	beq.n	8019fb8 <tcp_output+0x1bc>
 8019fa0:	687b      	ldr	r3, [r7, #4]
 8019fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019fa4:	681b      	ldr	r3, [r3, #0]
 8019fa6:	2b00      	cmp	r3, #0
 8019fa8:	d110      	bne.n	8019fcc <tcp_output+0x1d0>
 8019faa:	687b      	ldr	r3, [r7, #4]
 8019fac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019fae:	891a      	ldrh	r2, [r3, #8]
 8019fb0:	687b      	ldr	r3, [r7, #4]
 8019fb2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019fb4:	429a      	cmp	r2, r3
 8019fb6:	d209      	bcs.n	8019fcc <tcp_output+0x1d0>
 8019fb8:	687b      	ldr	r3, [r7, #4]
 8019fba:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8019fbe:	2b00      	cmp	r3, #0
 8019fc0:	d004      	beq.n	8019fcc <tcp_output+0x1d0>
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019fc8:	2b08      	cmp	r3, #8
 8019fca:	d901      	bls.n	8019fd0 <tcp_output+0x1d4>
 8019fcc:	2301      	movs	r3, #1
 8019fce:	e000      	b.n	8019fd2 <tcp_output+0x1d6>
 8019fd0:	2300      	movs	r3, #0
 8019fd2:	2b00      	cmp	r3, #0
 8019fd4:	d106      	bne.n	8019fe4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	8b5b      	ldrh	r3, [r3, #26]
 8019fda:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	f000 80e4 	beq.w	801a1ac <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8019fe4:	687b      	ldr	r3, [r7, #4]
 8019fe6:	7d1b      	ldrb	r3, [r3, #20]
 8019fe8:	2b02      	cmp	r3, #2
 8019fea:	d00d      	beq.n	801a008 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fee:	68db      	ldr	r3, [r3, #12]
 8019ff0:	899b      	ldrh	r3, [r3, #12]
 8019ff2:	b29c      	uxth	r4, r3
 8019ff4:	2010      	movs	r0, #16
 8019ff6:	f7f9 fdf1 	bl	8013bdc <lwip_htons>
 8019ffa:	4603      	mov	r3, r0
 8019ffc:	461a      	mov	r2, r3
 8019ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a000:	68db      	ldr	r3, [r3, #12]
 801a002:	4322      	orrs	r2, r4
 801a004:	b292      	uxth	r2, r2
 801a006:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801a008:	697a      	ldr	r2, [r7, #20]
 801a00a:	6879      	ldr	r1, [r7, #4]
 801a00c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a00e:	f000 f909 	bl	801a224 <tcp_output_segment>
 801a012:	4603      	mov	r3, r0
 801a014:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801a016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a01a:	2b00      	cmp	r3, #0
 801a01c:	d016      	beq.n	801a04c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a01e:	687b      	ldr	r3, [r7, #4]
 801a020:	8b5b      	ldrh	r3, [r3, #26]
 801a022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a026:	b29a      	uxth	r2, r3
 801a028:	687b      	ldr	r3, [r7, #4]
 801a02a:	835a      	strh	r2, [r3, #26]
      return err;
 801a02c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a030:	e0d3      	b.n	801a1da <tcp_output+0x3de>
 801a032:	bf00      	nop
 801a034:	08021184 	.word	0x08021184
 801a038:	080216c8 	.word	0x080216c8
 801a03c:	080211d8 	.word	0x080211d8
 801a040:	080216e0 	.word	0x080216e0
 801a044:	20012b48 	.word	0x20012b48
 801a048:	08021708 	.word	0x08021708
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801a04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a04e:	681a      	ldr	r2, [r3, #0]
 801a050:	687b      	ldr	r3, [r7, #4]
 801a052:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	7d1b      	ldrb	r3, [r3, #20]
 801a058:	2b02      	cmp	r3, #2
 801a05a:	d006      	beq.n	801a06a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a05c:	687b      	ldr	r3, [r7, #4]
 801a05e:	8b5b      	ldrh	r3, [r3, #26]
 801a060:	f023 0303 	bic.w	r3, r3, #3
 801a064:	b29a      	uxth	r2, r3
 801a066:	687b      	ldr	r3, [r7, #4]
 801a068:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a06c:	68db      	ldr	r3, [r3, #12]
 801a06e:	685b      	ldr	r3, [r3, #4]
 801a070:	4618      	mov	r0, r3
 801a072:	f7f9 fdc9 	bl	8013c08 <lwip_htonl>
 801a076:	4604      	mov	r4, r0
 801a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a07a:	891b      	ldrh	r3, [r3, #8]
 801a07c:	461d      	mov	r5, r3
 801a07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a080:	68db      	ldr	r3, [r3, #12]
 801a082:	899b      	ldrh	r3, [r3, #12]
 801a084:	b29b      	uxth	r3, r3
 801a086:	4618      	mov	r0, r3
 801a088:	f7f9 fda8 	bl	8013bdc <lwip_htons>
 801a08c:	4603      	mov	r3, r0
 801a08e:	b2db      	uxtb	r3, r3
 801a090:	f003 0303 	and.w	r3, r3, #3
 801a094:	2b00      	cmp	r3, #0
 801a096:	d001      	beq.n	801a09c <tcp_output+0x2a0>
 801a098:	2301      	movs	r3, #1
 801a09a:	e000      	b.n	801a09e <tcp_output+0x2a2>
 801a09c:	2300      	movs	r3, #0
 801a09e:	442b      	add	r3, r5
 801a0a0:	4423      	add	r3, r4
 801a0a2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a0a4:	687b      	ldr	r3, [r7, #4]
 801a0a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a0a8:	68bb      	ldr	r3, [r7, #8]
 801a0aa:	1ad3      	subs	r3, r2, r3
 801a0ac:	2b00      	cmp	r3, #0
 801a0ae:	da02      	bge.n	801a0b6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	68ba      	ldr	r2, [r7, #8]
 801a0b4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801a0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0b8:	891b      	ldrh	r3, [r3, #8]
 801a0ba:	461c      	mov	r4, r3
 801a0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0be:	68db      	ldr	r3, [r3, #12]
 801a0c0:	899b      	ldrh	r3, [r3, #12]
 801a0c2:	b29b      	uxth	r3, r3
 801a0c4:	4618      	mov	r0, r3
 801a0c6:	f7f9 fd89 	bl	8013bdc <lwip_htons>
 801a0ca:	4603      	mov	r3, r0
 801a0cc:	b2db      	uxtb	r3, r3
 801a0ce:	f003 0303 	and.w	r3, r3, #3
 801a0d2:	2b00      	cmp	r3, #0
 801a0d4:	d001      	beq.n	801a0da <tcp_output+0x2de>
 801a0d6:	2301      	movs	r3, #1
 801a0d8:	e000      	b.n	801a0dc <tcp_output+0x2e0>
 801a0da:	2300      	movs	r3, #0
 801a0dc:	4423      	add	r3, r4
 801a0de:	2b00      	cmp	r3, #0
 801a0e0:	d049      	beq.n	801a176 <tcp_output+0x37a>
      seg->next = NULL;
 801a0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0e4:	2200      	movs	r2, #0
 801a0e6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801a0e8:	687b      	ldr	r3, [r7, #4]
 801a0ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a0ec:	2b00      	cmp	r3, #0
 801a0ee:	d105      	bne.n	801a0fc <tcp_output+0x300>
        pcb->unacked = seg;
 801a0f0:	687b      	ldr	r3, [r7, #4]
 801a0f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a0f4:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801a0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0f8:	623b      	str	r3, [r7, #32]
 801a0fa:	e03f      	b.n	801a17c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801a0fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0fe:	68db      	ldr	r3, [r3, #12]
 801a100:	685b      	ldr	r3, [r3, #4]
 801a102:	4618      	mov	r0, r3
 801a104:	f7f9 fd80 	bl	8013c08 <lwip_htonl>
 801a108:	4604      	mov	r4, r0
 801a10a:	6a3b      	ldr	r3, [r7, #32]
 801a10c:	68db      	ldr	r3, [r3, #12]
 801a10e:	685b      	ldr	r3, [r3, #4]
 801a110:	4618      	mov	r0, r3
 801a112:	f7f9 fd79 	bl	8013c08 <lwip_htonl>
 801a116:	4603      	mov	r3, r0
 801a118:	1ae3      	subs	r3, r4, r3
 801a11a:	2b00      	cmp	r3, #0
 801a11c:	da24      	bge.n	801a168 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	3370      	adds	r3, #112	@ 0x70
 801a122:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801a124:	e002      	b.n	801a12c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801a126:	69fb      	ldr	r3, [r7, #28]
 801a128:	681b      	ldr	r3, [r3, #0]
 801a12a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801a12c:	69fb      	ldr	r3, [r7, #28]
 801a12e:	681b      	ldr	r3, [r3, #0]
 801a130:	2b00      	cmp	r3, #0
 801a132:	d011      	beq.n	801a158 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801a134:	69fb      	ldr	r3, [r7, #28]
 801a136:	681b      	ldr	r3, [r3, #0]
 801a138:	68db      	ldr	r3, [r3, #12]
 801a13a:	685b      	ldr	r3, [r3, #4]
 801a13c:	4618      	mov	r0, r3
 801a13e:	f7f9 fd63 	bl	8013c08 <lwip_htonl>
 801a142:	4604      	mov	r4, r0
 801a144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a146:	68db      	ldr	r3, [r3, #12]
 801a148:	685b      	ldr	r3, [r3, #4]
 801a14a:	4618      	mov	r0, r3
 801a14c:	f7f9 fd5c 	bl	8013c08 <lwip_htonl>
 801a150:	4603      	mov	r3, r0
 801a152:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801a154:	2b00      	cmp	r3, #0
 801a156:	dbe6      	blt.n	801a126 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801a158:	69fb      	ldr	r3, [r7, #28]
 801a15a:	681a      	ldr	r2, [r3, #0]
 801a15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a15e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801a160:	69fb      	ldr	r3, [r7, #28]
 801a162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a164:	601a      	str	r2, [r3, #0]
 801a166:	e009      	b.n	801a17c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801a168:	6a3b      	ldr	r3, [r7, #32]
 801a16a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a16c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801a16e:	6a3b      	ldr	r3, [r7, #32]
 801a170:	681b      	ldr	r3, [r3, #0]
 801a172:	623b      	str	r3, [r7, #32]
 801a174:	e002      	b.n	801a17c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801a176:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a178:	f7fc fc45 	bl	8016a06 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a180:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801a182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a184:	2b00      	cmp	r3, #0
 801a186:	d012      	beq.n	801a1ae <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801a188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a18a:	68db      	ldr	r3, [r3, #12]
 801a18c:	685b      	ldr	r3, [r3, #4]
 801a18e:	4618      	mov	r0, r3
 801a190:	f7f9 fd3a 	bl	8013c08 <lwip_htonl>
 801a194:	4602      	mov	r2, r0
 801a196:	687b      	ldr	r3, [r7, #4]
 801a198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a19a:	1ad3      	subs	r3, r2, r3
 801a19c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a19e:	8912      	ldrh	r2, [r2, #8]
 801a1a0:	4413      	add	r3, r2
  while (seg != NULL &&
 801a1a2:	69ba      	ldr	r2, [r7, #24]
 801a1a4:	429a      	cmp	r2, r3
 801a1a6:	f4bf aed9 	bcs.w	8019f5c <tcp_output+0x160>
 801a1aa:	e000      	b.n	801a1ae <tcp_output+0x3b2>
      break;
 801a1ac:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801a1ae:	687b      	ldr	r3, [r7, #4]
 801a1b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a1b2:	2b00      	cmp	r3, #0
 801a1b4:	d108      	bne.n	801a1c8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801a1b6:	687b      	ldr	r3, [r7, #4]
 801a1b8:	2200      	movs	r2, #0
 801a1ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801a1be:	e004      	b.n	801a1ca <tcp_output+0x3ce>
    goto output_done;
 801a1c0:	bf00      	nop
 801a1c2:	e002      	b.n	801a1ca <tcp_output+0x3ce>
    goto output_done;
 801a1c4:	bf00      	nop
 801a1c6:	e000      	b.n	801a1ca <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801a1c8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801a1ca:	687b      	ldr	r3, [r7, #4]
 801a1cc:	8b5b      	ldrh	r3, [r3, #26]
 801a1ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801a1d2:	b29a      	uxth	r2, r3
 801a1d4:	687b      	ldr	r3, [r7, #4]
 801a1d6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801a1d8:	2300      	movs	r3, #0
}
 801a1da:	4618      	mov	r0, r3
 801a1dc:	3728      	adds	r7, #40	@ 0x28
 801a1de:	46bd      	mov	sp, r7
 801a1e0:	bdb0      	pop	{r4, r5, r7, pc}
 801a1e2:	bf00      	nop

0801a1e4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801a1e4:	b580      	push	{r7, lr}
 801a1e6:	b082      	sub	sp, #8
 801a1e8:	af00      	add	r7, sp, #0
 801a1ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801a1ec:	687b      	ldr	r3, [r7, #4]
 801a1ee:	2b00      	cmp	r3, #0
 801a1f0:	d106      	bne.n	801a200 <tcp_output_segment_busy+0x1c>
 801a1f2:	4b09      	ldr	r3, [pc, #36]	@ (801a218 <tcp_output_segment_busy+0x34>)
 801a1f4:	f240 529a 	movw	r2, #1434	@ 0x59a
 801a1f8:	4908      	ldr	r1, [pc, #32]	@ (801a21c <tcp_output_segment_busy+0x38>)
 801a1fa:	4809      	ldr	r0, [pc, #36]	@ (801a220 <tcp_output_segment_busy+0x3c>)
 801a1fc:	f004 f8b0 	bl	801e360 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801a200:	687b      	ldr	r3, [r7, #4]
 801a202:	685b      	ldr	r3, [r3, #4]
 801a204:	7b9b      	ldrb	r3, [r3, #14]
 801a206:	2b01      	cmp	r3, #1
 801a208:	d001      	beq.n	801a20e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801a20a:	2301      	movs	r3, #1
 801a20c:	e000      	b.n	801a210 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801a20e:	2300      	movs	r3, #0
}
 801a210:	4618      	mov	r0, r3
 801a212:	3708      	adds	r7, #8
 801a214:	46bd      	mov	sp, r7
 801a216:	bd80      	pop	{r7, pc}
 801a218:	08021184 	.word	0x08021184
 801a21c:	08021720 	.word	0x08021720
 801a220:	080211d8 	.word	0x080211d8

0801a224 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801a224:	b5b0      	push	{r4, r5, r7, lr}
 801a226:	b08c      	sub	sp, #48	@ 0x30
 801a228:	af04      	add	r7, sp, #16
 801a22a:	60f8      	str	r0, [r7, #12]
 801a22c:	60b9      	str	r1, [r7, #8]
 801a22e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	2b00      	cmp	r3, #0
 801a234:	d106      	bne.n	801a244 <tcp_output_segment+0x20>
 801a236:	4b64      	ldr	r3, [pc, #400]	@ (801a3c8 <tcp_output_segment+0x1a4>)
 801a238:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801a23c:	4963      	ldr	r1, [pc, #396]	@ (801a3cc <tcp_output_segment+0x1a8>)
 801a23e:	4864      	ldr	r0, [pc, #400]	@ (801a3d0 <tcp_output_segment+0x1ac>)
 801a240:	f004 f88e 	bl	801e360 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801a244:	68bb      	ldr	r3, [r7, #8]
 801a246:	2b00      	cmp	r3, #0
 801a248:	d106      	bne.n	801a258 <tcp_output_segment+0x34>
 801a24a:	4b5f      	ldr	r3, [pc, #380]	@ (801a3c8 <tcp_output_segment+0x1a4>)
 801a24c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801a250:	4960      	ldr	r1, [pc, #384]	@ (801a3d4 <tcp_output_segment+0x1b0>)
 801a252:	485f      	ldr	r0, [pc, #380]	@ (801a3d0 <tcp_output_segment+0x1ac>)
 801a254:	f004 f884 	bl	801e360 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	2b00      	cmp	r3, #0
 801a25c:	d106      	bne.n	801a26c <tcp_output_segment+0x48>
 801a25e:	4b5a      	ldr	r3, [pc, #360]	@ (801a3c8 <tcp_output_segment+0x1a4>)
 801a260:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801a264:	495c      	ldr	r1, [pc, #368]	@ (801a3d8 <tcp_output_segment+0x1b4>)
 801a266:	485a      	ldr	r0, [pc, #360]	@ (801a3d0 <tcp_output_segment+0x1ac>)
 801a268:	f004 f87a 	bl	801e360 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801a26c:	68f8      	ldr	r0, [r7, #12]
 801a26e:	f7ff ffb9 	bl	801a1e4 <tcp_output_segment_busy>
 801a272:	4603      	mov	r3, r0
 801a274:	2b00      	cmp	r3, #0
 801a276:	d001      	beq.n	801a27c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801a278:	2300      	movs	r3, #0
 801a27a:	e0a1      	b.n	801a3c0 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801a27c:	68bb      	ldr	r3, [r7, #8]
 801a27e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a280:	68fb      	ldr	r3, [r7, #12]
 801a282:	68dc      	ldr	r4, [r3, #12]
 801a284:	4610      	mov	r0, r2
 801a286:	f7f9 fcbf 	bl	8013c08 <lwip_htonl>
 801a28a:	4603      	mov	r3, r0
 801a28c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801a28e:	68bb      	ldr	r3, [r7, #8]
 801a290:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801a292:	68fb      	ldr	r3, [r7, #12]
 801a294:	68dc      	ldr	r4, [r3, #12]
 801a296:	4610      	mov	r0, r2
 801a298:	f7f9 fca0 	bl	8013bdc <lwip_htons>
 801a29c:	4603      	mov	r3, r0
 801a29e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a2a0:	68bb      	ldr	r3, [r7, #8]
 801a2a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a2a4:	68ba      	ldr	r2, [r7, #8]
 801a2a6:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801a2a8:	441a      	add	r2, r3
 801a2aa:	68bb      	ldr	r3, [r7, #8]
 801a2ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801a2ae:	68fb      	ldr	r3, [r7, #12]
 801a2b0:	68db      	ldr	r3, [r3, #12]
 801a2b2:	3314      	adds	r3, #20
 801a2b4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801a2b6:	68fb      	ldr	r3, [r7, #12]
 801a2b8:	7a9b      	ldrb	r3, [r3, #10]
 801a2ba:	f003 0301 	and.w	r3, r3, #1
 801a2be:	2b00      	cmp	r3, #0
 801a2c0:	d015      	beq.n	801a2ee <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801a2c2:	68bb      	ldr	r3, [r7, #8]
 801a2c4:	3304      	adds	r3, #4
 801a2c6:	461a      	mov	r2, r3
 801a2c8:	6879      	ldr	r1, [r7, #4]
 801a2ca:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801a2ce:	f7fc fe91 	bl	8016ff4 <tcp_eff_send_mss_netif>
 801a2d2:	4603      	mov	r3, r0
 801a2d4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801a2d6:	8b7b      	ldrh	r3, [r7, #26]
 801a2d8:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801a2dc:	4618      	mov	r0, r3
 801a2de:	f7f9 fc93 	bl	8013c08 <lwip_htonl>
 801a2e2:	4602      	mov	r2, r0
 801a2e4:	69fb      	ldr	r3, [r7, #28]
 801a2e6:	601a      	str	r2, [r3, #0]
    opts += 1;
 801a2e8:	69fb      	ldr	r3, [r7, #28]
 801a2ea:	3304      	adds	r3, #4
 801a2ec:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801a2ee:	68bb      	ldr	r3, [r7, #8]
 801a2f0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	da02      	bge.n	801a2fe <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801a2f8:	68bb      	ldr	r3, [r7, #8]
 801a2fa:	2200      	movs	r2, #0
 801a2fc:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801a2fe:	68bb      	ldr	r3, [r7, #8]
 801a300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a302:	2b00      	cmp	r3, #0
 801a304:	d10c      	bne.n	801a320 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801a306:	4b35      	ldr	r3, [pc, #212]	@ (801a3dc <tcp_output_segment+0x1b8>)
 801a308:	681a      	ldr	r2, [r3, #0]
 801a30a:	68bb      	ldr	r3, [r7, #8]
 801a30c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801a30e:	68fb      	ldr	r3, [r7, #12]
 801a310:	68db      	ldr	r3, [r3, #12]
 801a312:	685b      	ldr	r3, [r3, #4]
 801a314:	4618      	mov	r0, r3
 801a316:	f7f9 fc77 	bl	8013c08 <lwip_htonl>
 801a31a:	4602      	mov	r2, r0
 801a31c:	68bb      	ldr	r3, [r7, #8]
 801a31e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801a320:	68fb      	ldr	r3, [r7, #12]
 801a322:	68da      	ldr	r2, [r3, #12]
 801a324:	68fb      	ldr	r3, [r7, #12]
 801a326:	685b      	ldr	r3, [r3, #4]
 801a328:	685b      	ldr	r3, [r3, #4]
 801a32a:	1ad3      	subs	r3, r2, r3
 801a32c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801a32e:	68fb      	ldr	r3, [r7, #12]
 801a330:	685b      	ldr	r3, [r3, #4]
 801a332:	8959      	ldrh	r1, [r3, #10]
 801a334:	68fb      	ldr	r3, [r7, #12]
 801a336:	685b      	ldr	r3, [r3, #4]
 801a338:	8b3a      	ldrh	r2, [r7, #24]
 801a33a:	1a8a      	subs	r2, r1, r2
 801a33c:	b292      	uxth	r2, r2
 801a33e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801a340:	68fb      	ldr	r3, [r7, #12]
 801a342:	685b      	ldr	r3, [r3, #4]
 801a344:	8919      	ldrh	r1, [r3, #8]
 801a346:	68fb      	ldr	r3, [r7, #12]
 801a348:	685b      	ldr	r3, [r3, #4]
 801a34a:	8b3a      	ldrh	r2, [r7, #24]
 801a34c:	1a8a      	subs	r2, r1, r2
 801a34e:	b292      	uxth	r2, r2
 801a350:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801a352:	68fb      	ldr	r3, [r7, #12]
 801a354:	685b      	ldr	r3, [r3, #4]
 801a356:	68fa      	ldr	r2, [r7, #12]
 801a358:	68d2      	ldr	r2, [r2, #12]
 801a35a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801a35c:	68fb      	ldr	r3, [r7, #12]
 801a35e:	68db      	ldr	r3, [r3, #12]
 801a360:	2200      	movs	r2, #0
 801a362:	741a      	strb	r2, [r3, #16]
 801a364:	2200      	movs	r2, #0
 801a366:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801a368:	68fb      	ldr	r3, [r7, #12]
 801a36a:	68da      	ldr	r2, [r3, #12]
 801a36c:	68fb      	ldr	r3, [r7, #12]
 801a36e:	7a9b      	ldrb	r3, [r3, #10]
 801a370:	f003 0301 	and.w	r3, r3, #1
 801a374:	2b00      	cmp	r3, #0
 801a376:	d001      	beq.n	801a37c <tcp_output_segment+0x158>
 801a378:	2318      	movs	r3, #24
 801a37a:	e000      	b.n	801a37e <tcp_output_segment+0x15a>
 801a37c:	2314      	movs	r3, #20
 801a37e:	4413      	add	r3, r2
 801a380:	69fa      	ldr	r2, [r7, #28]
 801a382:	429a      	cmp	r2, r3
 801a384:	d006      	beq.n	801a394 <tcp_output_segment+0x170>
 801a386:	4b10      	ldr	r3, [pc, #64]	@ (801a3c8 <tcp_output_segment+0x1a4>)
 801a388:	f240 621c 	movw	r2, #1564	@ 0x61c
 801a38c:	4914      	ldr	r1, [pc, #80]	@ (801a3e0 <tcp_output_segment+0x1bc>)
 801a38e:	4810      	ldr	r0, [pc, #64]	@ (801a3d0 <tcp_output_segment+0x1ac>)
 801a390:	f003 ffe6 	bl	801e360 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801a394:	68fb      	ldr	r3, [r7, #12]
 801a396:	6858      	ldr	r0, [r3, #4]
 801a398:	68b9      	ldr	r1, [r7, #8]
 801a39a:	68bb      	ldr	r3, [r7, #8]
 801a39c:	1d1c      	adds	r4, r3, #4
 801a39e:	68bb      	ldr	r3, [r7, #8]
 801a3a0:	7add      	ldrb	r5, [r3, #11]
 801a3a2:	68bb      	ldr	r3, [r7, #8]
 801a3a4:	7a9b      	ldrb	r3, [r3, #10]
 801a3a6:	687a      	ldr	r2, [r7, #4]
 801a3a8:	9202      	str	r2, [sp, #8]
 801a3aa:	2206      	movs	r2, #6
 801a3ac:	9201      	str	r2, [sp, #4]
 801a3ae:	9300      	str	r3, [sp, #0]
 801a3b0:	462b      	mov	r3, r5
 801a3b2:	4622      	mov	r2, r4
 801a3b4:	f002 fdb4 	bl	801cf20 <ip4_output_if>
 801a3b8:	4603      	mov	r3, r0
 801a3ba:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801a3bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a3c0:	4618      	mov	r0, r3
 801a3c2:	3720      	adds	r7, #32
 801a3c4:	46bd      	mov	sp, r7
 801a3c6:	bdb0      	pop	{r4, r5, r7, pc}
 801a3c8:	08021184 	.word	0x08021184
 801a3cc:	08021748 	.word	0x08021748
 801a3d0:	080211d8 	.word	0x080211d8
 801a3d4:	08021768 	.word	0x08021768
 801a3d8:	08021788 	.word	0x08021788
 801a3dc:	20012afc 	.word	0x20012afc
 801a3e0:	080217ac 	.word	0x080217ac

0801a3e4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801a3e4:	b5b0      	push	{r4, r5, r7, lr}
 801a3e6:	b084      	sub	sp, #16
 801a3e8:	af00      	add	r7, sp, #0
 801a3ea:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801a3ec:	687b      	ldr	r3, [r7, #4]
 801a3ee:	2b00      	cmp	r3, #0
 801a3f0:	d106      	bne.n	801a400 <tcp_rexmit_rto_prepare+0x1c>
 801a3f2:	4b31      	ldr	r3, [pc, #196]	@ (801a4b8 <tcp_rexmit_rto_prepare+0xd4>)
 801a3f4:	f240 6263 	movw	r2, #1635	@ 0x663
 801a3f8:	4930      	ldr	r1, [pc, #192]	@ (801a4bc <tcp_rexmit_rto_prepare+0xd8>)
 801a3fa:	4831      	ldr	r0, [pc, #196]	@ (801a4c0 <tcp_rexmit_rto_prepare+0xdc>)
 801a3fc:	f003 ffb0 	bl	801e360 <iprintf>

  if (pcb->unacked == NULL) {
 801a400:	687b      	ldr	r3, [r7, #4]
 801a402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a404:	2b00      	cmp	r3, #0
 801a406:	d102      	bne.n	801a40e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801a408:	f06f 0305 	mvn.w	r3, #5
 801a40c:	e050      	b.n	801a4b0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801a40e:	687b      	ldr	r3, [r7, #4]
 801a410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a412:	60fb      	str	r3, [r7, #12]
 801a414:	e00b      	b.n	801a42e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801a416:	68f8      	ldr	r0, [r7, #12]
 801a418:	f7ff fee4 	bl	801a1e4 <tcp_output_segment_busy>
 801a41c:	4603      	mov	r3, r0
 801a41e:	2b00      	cmp	r3, #0
 801a420:	d002      	beq.n	801a428 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801a422:	f06f 0305 	mvn.w	r3, #5
 801a426:	e043      	b.n	801a4b0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801a428:	68fb      	ldr	r3, [r7, #12]
 801a42a:	681b      	ldr	r3, [r3, #0]
 801a42c:	60fb      	str	r3, [r7, #12]
 801a42e:	68fb      	ldr	r3, [r7, #12]
 801a430:	681b      	ldr	r3, [r3, #0]
 801a432:	2b00      	cmp	r3, #0
 801a434:	d1ef      	bne.n	801a416 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801a436:	68f8      	ldr	r0, [r7, #12]
 801a438:	f7ff fed4 	bl	801a1e4 <tcp_output_segment_busy>
 801a43c:	4603      	mov	r3, r0
 801a43e:	2b00      	cmp	r3, #0
 801a440:	d002      	beq.n	801a448 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801a442:	f06f 0305 	mvn.w	r3, #5
 801a446:	e033      	b.n	801a4b0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801a448:	687b      	ldr	r3, [r7, #4]
 801a44a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801a44c:	68fb      	ldr	r3, [r7, #12]
 801a44e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801a450:	687b      	ldr	r3, [r7, #4]
 801a452:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801a454:	687b      	ldr	r3, [r7, #4]
 801a456:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801a458:	687b      	ldr	r3, [r7, #4]
 801a45a:	2200      	movs	r2, #0
 801a45c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801a45e:	687b      	ldr	r3, [r7, #4]
 801a460:	8b5b      	ldrh	r3, [r3, #26]
 801a462:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801a466:	b29a      	uxth	r2, r3
 801a468:	687b      	ldr	r3, [r7, #4]
 801a46a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a46c:	68fb      	ldr	r3, [r7, #12]
 801a46e:	68db      	ldr	r3, [r3, #12]
 801a470:	685b      	ldr	r3, [r3, #4]
 801a472:	4618      	mov	r0, r3
 801a474:	f7f9 fbc8 	bl	8013c08 <lwip_htonl>
 801a478:	4604      	mov	r4, r0
 801a47a:	68fb      	ldr	r3, [r7, #12]
 801a47c:	891b      	ldrh	r3, [r3, #8]
 801a47e:	461d      	mov	r5, r3
 801a480:	68fb      	ldr	r3, [r7, #12]
 801a482:	68db      	ldr	r3, [r3, #12]
 801a484:	899b      	ldrh	r3, [r3, #12]
 801a486:	b29b      	uxth	r3, r3
 801a488:	4618      	mov	r0, r3
 801a48a:	f7f9 fba7 	bl	8013bdc <lwip_htons>
 801a48e:	4603      	mov	r3, r0
 801a490:	b2db      	uxtb	r3, r3
 801a492:	f003 0303 	and.w	r3, r3, #3
 801a496:	2b00      	cmp	r3, #0
 801a498:	d001      	beq.n	801a49e <tcp_rexmit_rto_prepare+0xba>
 801a49a:	2301      	movs	r3, #1
 801a49c:	e000      	b.n	801a4a0 <tcp_rexmit_rto_prepare+0xbc>
 801a49e:	2300      	movs	r3, #0
 801a4a0:	442b      	add	r3, r5
 801a4a2:	18e2      	adds	r2, r4, r3
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801a4a8:	687b      	ldr	r3, [r7, #4]
 801a4aa:	2200      	movs	r2, #0
 801a4ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801a4ae:	2300      	movs	r3, #0
}
 801a4b0:	4618      	mov	r0, r3
 801a4b2:	3710      	adds	r7, #16
 801a4b4:	46bd      	mov	sp, r7
 801a4b6:	bdb0      	pop	{r4, r5, r7, pc}
 801a4b8:	08021184 	.word	0x08021184
 801a4bc:	080217c0 	.word	0x080217c0
 801a4c0:	080211d8 	.word	0x080211d8

0801a4c4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801a4c4:	b580      	push	{r7, lr}
 801a4c6:	b082      	sub	sp, #8
 801a4c8:	af00      	add	r7, sp, #0
 801a4ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801a4cc:	687b      	ldr	r3, [r7, #4]
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d106      	bne.n	801a4e0 <tcp_rexmit_rto_commit+0x1c>
 801a4d2:	4b0d      	ldr	r3, [pc, #52]	@ (801a508 <tcp_rexmit_rto_commit+0x44>)
 801a4d4:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801a4d8:	490c      	ldr	r1, [pc, #48]	@ (801a50c <tcp_rexmit_rto_commit+0x48>)
 801a4da:	480d      	ldr	r0, [pc, #52]	@ (801a510 <tcp_rexmit_rto_commit+0x4c>)
 801a4dc:	f003 ff40 	bl	801e360 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801a4e0:	687b      	ldr	r3, [r7, #4]
 801a4e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a4e6:	2bff      	cmp	r3, #255	@ 0xff
 801a4e8:	d007      	beq.n	801a4fa <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801a4ea:	687b      	ldr	r3, [r7, #4]
 801a4ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a4f0:	3301      	adds	r3, #1
 801a4f2:	b2da      	uxtb	r2, r3
 801a4f4:	687b      	ldr	r3, [r7, #4]
 801a4f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801a4fa:	6878      	ldr	r0, [r7, #4]
 801a4fc:	f7ff fc7e 	bl	8019dfc <tcp_output>
}
 801a500:	bf00      	nop
 801a502:	3708      	adds	r7, #8
 801a504:	46bd      	mov	sp, r7
 801a506:	bd80      	pop	{r7, pc}
 801a508:	08021184 	.word	0x08021184
 801a50c:	080217e4 	.word	0x080217e4
 801a510:	080211d8 	.word	0x080211d8

0801a514 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801a514:	b580      	push	{r7, lr}
 801a516:	b082      	sub	sp, #8
 801a518:	af00      	add	r7, sp, #0
 801a51a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801a51c:	687b      	ldr	r3, [r7, #4]
 801a51e:	2b00      	cmp	r3, #0
 801a520:	d106      	bne.n	801a530 <tcp_rexmit_rto+0x1c>
 801a522:	4b0a      	ldr	r3, [pc, #40]	@ (801a54c <tcp_rexmit_rto+0x38>)
 801a524:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801a528:	4909      	ldr	r1, [pc, #36]	@ (801a550 <tcp_rexmit_rto+0x3c>)
 801a52a:	480a      	ldr	r0, [pc, #40]	@ (801a554 <tcp_rexmit_rto+0x40>)
 801a52c:	f003 ff18 	bl	801e360 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801a530:	6878      	ldr	r0, [r7, #4]
 801a532:	f7ff ff57 	bl	801a3e4 <tcp_rexmit_rto_prepare>
 801a536:	4603      	mov	r3, r0
 801a538:	2b00      	cmp	r3, #0
 801a53a:	d102      	bne.n	801a542 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801a53c:	6878      	ldr	r0, [r7, #4]
 801a53e:	f7ff ffc1 	bl	801a4c4 <tcp_rexmit_rto_commit>
  }
}
 801a542:	bf00      	nop
 801a544:	3708      	adds	r7, #8
 801a546:	46bd      	mov	sp, r7
 801a548:	bd80      	pop	{r7, pc}
 801a54a:	bf00      	nop
 801a54c:	08021184 	.word	0x08021184
 801a550:	08021808 	.word	0x08021808
 801a554:	080211d8 	.word	0x080211d8

0801a558 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801a558:	b590      	push	{r4, r7, lr}
 801a55a:	b085      	sub	sp, #20
 801a55c:	af00      	add	r7, sp, #0
 801a55e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801a560:	687b      	ldr	r3, [r7, #4]
 801a562:	2b00      	cmp	r3, #0
 801a564:	d106      	bne.n	801a574 <tcp_rexmit+0x1c>
 801a566:	4b2f      	ldr	r3, [pc, #188]	@ (801a624 <tcp_rexmit+0xcc>)
 801a568:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801a56c:	492e      	ldr	r1, [pc, #184]	@ (801a628 <tcp_rexmit+0xd0>)
 801a56e:	482f      	ldr	r0, [pc, #188]	@ (801a62c <tcp_rexmit+0xd4>)
 801a570:	f003 fef6 	bl	801e360 <iprintf>

  if (pcb->unacked == NULL) {
 801a574:	687b      	ldr	r3, [r7, #4]
 801a576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a578:	2b00      	cmp	r3, #0
 801a57a:	d102      	bne.n	801a582 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801a57c:	f06f 0305 	mvn.w	r3, #5
 801a580:	e04c      	b.n	801a61c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801a582:	687b      	ldr	r3, [r7, #4]
 801a584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a586:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801a588:	68b8      	ldr	r0, [r7, #8]
 801a58a:	f7ff fe2b 	bl	801a1e4 <tcp_output_segment_busy>
 801a58e:	4603      	mov	r3, r0
 801a590:	2b00      	cmp	r3, #0
 801a592:	d002      	beq.n	801a59a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801a594:	f06f 0305 	mvn.w	r3, #5
 801a598:	e040      	b.n	801a61c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801a59a:	68bb      	ldr	r3, [r7, #8]
 801a59c:	681a      	ldr	r2, [r3, #0]
 801a59e:	687b      	ldr	r3, [r7, #4]
 801a5a0:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801a5a2:	687b      	ldr	r3, [r7, #4]
 801a5a4:	336c      	adds	r3, #108	@ 0x6c
 801a5a6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801a5a8:	e002      	b.n	801a5b0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801a5aa:	68fb      	ldr	r3, [r7, #12]
 801a5ac:	681b      	ldr	r3, [r3, #0]
 801a5ae:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801a5b0:	68fb      	ldr	r3, [r7, #12]
 801a5b2:	681b      	ldr	r3, [r3, #0]
 801a5b4:	2b00      	cmp	r3, #0
 801a5b6:	d011      	beq.n	801a5dc <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801a5b8:	68fb      	ldr	r3, [r7, #12]
 801a5ba:	681b      	ldr	r3, [r3, #0]
 801a5bc:	68db      	ldr	r3, [r3, #12]
 801a5be:	685b      	ldr	r3, [r3, #4]
 801a5c0:	4618      	mov	r0, r3
 801a5c2:	f7f9 fb21 	bl	8013c08 <lwip_htonl>
 801a5c6:	4604      	mov	r4, r0
 801a5c8:	68bb      	ldr	r3, [r7, #8]
 801a5ca:	68db      	ldr	r3, [r3, #12]
 801a5cc:	685b      	ldr	r3, [r3, #4]
 801a5ce:	4618      	mov	r0, r3
 801a5d0:	f7f9 fb1a 	bl	8013c08 <lwip_htonl>
 801a5d4:	4603      	mov	r3, r0
 801a5d6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801a5d8:	2b00      	cmp	r3, #0
 801a5da:	dbe6      	blt.n	801a5aa <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801a5dc:	68fb      	ldr	r3, [r7, #12]
 801a5de:	681a      	ldr	r2, [r3, #0]
 801a5e0:	68bb      	ldr	r3, [r7, #8]
 801a5e2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801a5e4:	68fb      	ldr	r3, [r7, #12]
 801a5e6:	68ba      	ldr	r2, [r7, #8]
 801a5e8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801a5ea:	68bb      	ldr	r3, [r7, #8]
 801a5ec:	681b      	ldr	r3, [r3, #0]
 801a5ee:	2b00      	cmp	r3, #0
 801a5f0:	d103      	bne.n	801a5fa <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801a5f2:	687b      	ldr	r3, [r7, #4]
 801a5f4:	2200      	movs	r2, #0
 801a5f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801a5fa:	687b      	ldr	r3, [r7, #4]
 801a5fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a600:	2bff      	cmp	r3, #255	@ 0xff
 801a602:	d007      	beq.n	801a614 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801a604:	687b      	ldr	r3, [r7, #4]
 801a606:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a60a:	3301      	adds	r3, #1
 801a60c:	b2da      	uxtb	r2, r3
 801a60e:	687b      	ldr	r3, [r7, #4]
 801a610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801a614:	687b      	ldr	r3, [r7, #4]
 801a616:	2200      	movs	r2, #0
 801a618:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801a61a:	2300      	movs	r3, #0
}
 801a61c:	4618      	mov	r0, r3
 801a61e:	3714      	adds	r7, #20
 801a620:	46bd      	mov	sp, r7
 801a622:	bd90      	pop	{r4, r7, pc}
 801a624:	08021184 	.word	0x08021184
 801a628:	08021824 	.word	0x08021824
 801a62c:	080211d8 	.word	0x080211d8

0801a630 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801a630:	b580      	push	{r7, lr}
 801a632:	b082      	sub	sp, #8
 801a634:	af00      	add	r7, sp, #0
 801a636:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801a638:	687b      	ldr	r3, [r7, #4]
 801a63a:	2b00      	cmp	r3, #0
 801a63c:	d106      	bne.n	801a64c <tcp_rexmit_fast+0x1c>
 801a63e:	4b2a      	ldr	r3, [pc, #168]	@ (801a6e8 <tcp_rexmit_fast+0xb8>)
 801a640:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801a644:	4929      	ldr	r1, [pc, #164]	@ (801a6ec <tcp_rexmit_fast+0xbc>)
 801a646:	482a      	ldr	r0, [pc, #168]	@ (801a6f0 <tcp_rexmit_fast+0xc0>)
 801a648:	f003 fe8a 	bl	801e360 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801a64c:	687b      	ldr	r3, [r7, #4]
 801a64e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a650:	2b00      	cmp	r3, #0
 801a652:	d044      	beq.n	801a6de <tcp_rexmit_fast+0xae>
 801a654:	687b      	ldr	r3, [r7, #4]
 801a656:	8b5b      	ldrh	r3, [r3, #26]
 801a658:	f003 0304 	and.w	r3, r3, #4
 801a65c:	2b00      	cmp	r3, #0
 801a65e:	d13e      	bne.n	801a6de <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801a660:	6878      	ldr	r0, [r7, #4]
 801a662:	f7ff ff79 	bl	801a558 <tcp_rexmit>
 801a666:	4603      	mov	r3, r0
 801a668:	2b00      	cmp	r3, #0
 801a66a:	d138      	bne.n	801a6de <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801a66c:	687b      	ldr	r3, [r7, #4]
 801a66e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801a672:	687b      	ldr	r3, [r7, #4]
 801a674:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a678:	4293      	cmp	r3, r2
 801a67a:	bf28      	it	cs
 801a67c:	4613      	movcs	r3, r2
 801a67e:	b29b      	uxth	r3, r3
 801a680:	0fda      	lsrs	r2, r3, #31
 801a682:	4413      	add	r3, r2
 801a684:	105b      	asrs	r3, r3, #1
 801a686:	b29a      	uxth	r2, r3
 801a688:	687b      	ldr	r3, [r7, #4]
 801a68a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801a68e:	687b      	ldr	r3, [r7, #4]
 801a690:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801a694:	461a      	mov	r2, r3
 801a696:	687b      	ldr	r3, [r7, #4]
 801a698:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a69a:	005b      	lsls	r3, r3, #1
 801a69c:	429a      	cmp	r2, r3
 801a69e:	d206      	bcs.n	801a6ae <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801a6a0:	687b      	ldr	r3, [r7, #4]
 801a6a2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a6a4:	005b      	lsls	r3, r3, #1
 801a6a6:	b29a      	uxth	r2, r3
 801a6a8:	687b      	ldr	r3, [r7, #4]
 801a6aa:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801a6ae:	687b      	ldr	r3, [r7, #4]
 801a6b0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801a6b4:	687b      	ldr	r3, [r7, #4]
 801a6b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a6b8:	4619      	mov	r1, r3
 801a6ba:	0049      	lsls	r1, r1, #1
 801a6bc:	440b      	add	r3, r1
 801a6be:	b29b      	uxth	r3, r3
 801a6c0:	4413      	add	r3, r2
 801a6c2:	b29a      	uxth	r2, r3
 801a6c4:	687b      	ldr	r3, [r7, #4]
 801a6c6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801a6ca:	687b      	ldr	r3, [r7, #4]
 801a6cc:	8b5b      	ldrh	r3, [r3, #26]
 801a6ce:	f043 0304 	orr.w	r3, r3, #4
 801a6d2:	b29a      	uxth	r2, r3
 801a6d4:	687b      	ldr	r3, [r7, #4]
 801a6d6:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801a6d8:	687b      	ldr	r3, [r7, #4]
 801a6da:	2200      	movs	r2, #0
 801a6dc:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801a6de:	bf00      	nop
 801a6e0:	3708      	adds	r7, #8
 801a6e2:	46bd      	mov	sp, r7
 801a6e4:	bd80      	pop	{r7, pc}
 801a6e6:	bf00      	nop
 801a6e8:	08021184 	.word	0x08021184
 801a6ec:	0802183c 	.word	0x0802183c
 801a6f0:	080211d8 	.word	0x080211d8

0801a6f4 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801a6f4:	b580      	push	{r7, lr}
 801a6f6:	b086      	sub	sp, #24
 801a6f8:	af00      	add	r7, sp, #0
 801a6fa:	60f8      	str	r0, [r7, #12]
 801a6fc:	607b      	str	r3, [r7, #4]
 801a6fe:	460b      	mov	r3, r1
 801a700:	817b      	strh	r3, [r7, #10]
 801a702:	4613      	mov	r3, r2
 801a704:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801a706:	897a      	ldrh	r2, [r7, #10]
 801a708:	893b      	ldrh	r3, [r7, #8]
 801a70a:	4413      	add	r3, r2
 801a70c:	b29b      	uxth	r3, r3
 801a70e:	3314      	adds	r3, #20
 801a710:	b29b      	uxth	r3, r3
 801a712:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a716:	4619      	mov	r1, r3
 801a718:	2022      	movs	r0, #34	@ 0x22
 801a71a:	f7fa fb6d 	bl	8014df8 <pbuf_alloc>
 801a71e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801a720:	697b      	ldr	r3, [r7, #20]
 801a722:	2b00      	cmp	r3, #0
 801a724:	d04d      	beq.n	801a7c2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801a726:	897b      	ldrh	r3, [r7, #10]
 801a728:	3313      	adds	r3, #19
 801a72a:	697a      	ldr	r2, [r7, #20]
 801a72c:	8952      	ldrh	r2, [r2, #10]
 801a72e:	4293      	cmp	r3, r2
 801a730:	db06      	blt.n	801a740 <tcp_output_alloc_header_common+0x4c>
 801a732:	4b26      	ldr	r3, [pc, #152]	@ (801a7cc <tcp_output_alloc_header_common+0xd8>)
 801a734:	f240 7223 	movw	r2, #1827	@ 0x723
 801a738:	4925      	ldr	r1, [pc, #148]	@ (801a7d0 <tcp_output_alloc_header_common+0xdc>)
 801a73a:	4826      	ldr	r0, [pc, #152]	@ (801a7d4 <tcp_output_alloc_header_common+0xe0>)
 801a73c:	f003 fe10 	bl	801e360 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801a740:	697b      	ldr	r3, [r7, #20]
 801a742:	685b      	ldr	r3, [r3, #4]
 801a744:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801a746:	8c3b      	ldrh	r3, [r7, #32]
 801a748:	4618      	mov	r0, r3
 801a74a:	f7f9 fa47 	bl	8013bdc <lwip_htons>
 801a74e:	4603      	mov	r3, r0
 801a750:	461a      	mov	r2, r3
 801a752:	693b      	ldr	r3, [r7, #16]
 801a754:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801a756:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a758:	4618      	mov	r0, r3
 801a75a:	f7f9 fa3f 	bl	8013bdc <lwip_htons>
 801a75e:	4603      	mov	r3, r0
 801a760:	461a      	mov	r2, r3
 801a762:	693b      	ldr	r3, [r7, #16]
 801a764:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801a766:	693b      	ldr	r3, [r7, #16]
 801a768:	687a      	ldr	r2, [r7, #4]
 801a76a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801a76c:	68f8      	ldr	r0, [r7, #12]
 801a76e:	f7f9 fa4b 	bl	8013c08 <lwip_htonl>
 801a772:	4602      	mov	r2, r0
 801a774:	693b      	ldr	r3, [r7, #16]
 801a776:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801a778:	897b      	ldrh	r3, [r7, #10]
 801a77a:	089b      	lsrs	r3, r3, #2
 801a77c:	b29b      	uxth	r3, r3
 801a77e:	3305      	adds	r3, #5
 801a780:	b29b      	uxth	r3, r3
 801a782:	031b      	lsls	r3, r3, #12
 801a784:	b29a      	uxth	r2, r3
 801a786:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a78a:	b29b      	uxth	r3, r3
 801a78c:	4313      	orrs	r3, r2
 801a78e:	b29b      	uxth	r3, r3
 801a790:	4618      	mov	r0, r3
 801a792:	f7f9 fa23 	bl	8013bdc <lwip_htons>
 801a796:	4603      	mov	r3, r0
 801a798:	461a      	mov	r2, r3
 801a79a:	693b      	ldr	r3, [r7, #16]
 801a79c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801a79e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a7a0:	4618      	mov	r0, r3
 801a7a2:	f7f9 fa1b 	bl	8013bdc <lwip_htons>
 801a7a6:	4603      	mov	r3, r0
 801a7a8:	461a      	mov	r2, r3
 801a7aa:	693b      	ldr	r3, [r7, #16]
 801a7ac:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801a7ae:	693b      	ldr	r3, [r7, #16]
 801a7b0:	2200      	movs	r2, #0
 801a7b2:	741a      	strb	r2, [r3, #16]
 801a7b4:	2200      	movs	r2, #0
 801a7b6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801a7b8:	693b      	ldr	r3, [r7, #16]
 801a7ba:	2200      	movs	r2, #0
 801a7bc:	749a      	strb	r2, [r3, #18]
 801a7be:	2200      	movs	r2, #0
 801a7c0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801a7c2:	697b      	ldr	r3, [r7, #20]
}
 801a7c4:	4618      	mov	r0, r3
 801a7c6:	3718      	adds	r7, #24
 801a7c8:	46bd      	mov	sp, r7
 801a7ca:	bd80      	pop	{r7, pc}
 801a7cc:	08021184 	.word	0x08021184
 801a7d0:	0802185c 	.word	0x0802185c
 801a7d4:	080211d8 	.word	0x080211d8

0801a7d8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801a7d8:	b5b0      	push	{r4, r5, r7, lr}
 801a7da:	b08a      	sub	sp, #40	@ 0x28
 801a7dc:	af04      	add	r7, sp, #16
 801a7de:	60f8      	str	r0, [r7, #12]
 801a7e0:	607b      	str	r3, [r7, #4]
 801a7e2:	460b      	mov	r3, r1
 801a7e4:	817b      	strh	r3, [r7, #10]
 801a7e6:	4613      	mov	r3, r2
 801a7e8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a7ea:	68fb      	ldr	r3, [r7, #12]
 801a7ec:	2b00      	cmp	r3, #0
 801a7ee:	d106      	bne.n	801a7fe <tcp_output_alloc_header+0x26>
 801a7f0:	4b15      	ldr	r3, [pc, #84]	@ (801a848 <tcp_output_alloc_header+0x70>)
 801a7f2:	f240 7242 	movw	r2, #1858	@ 0x742
 801a7f6:	4915      	ldr	r1, [pc, #84]	@ (801a84c <tcp_output_alloc_header+0x74>)
 801a7f8:	4815      	ldr	r0, [pc, #84]	@ (801a850 <tcp_output_alloc_header+0x78>)
 801a7fa:	f003 fdb1 	bl	801e360 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801a7fe:	68fb      	ldr	r3, [r7, #12]
 801a800:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801a802:	68fb      	ldr	r3, [r7, #12]
 801a804:	8adb      	ldrh	r3, [r3, #22]
 801a806:	68fa      	ldr	r2, [r7, #12]
 801a808:	8b12      	ldrh	r2, [r2, #24]
 801a80a:	68f9      	ldr	r1, [r7, #12]
 801a80c:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801a80e:	893d      	ldrh	r5, [r7, #8]
 801a810:	897c      	ldrh	r4, [r7, #10]
 801a812:	9103      	str	r1, [sp, #12]
 801a814:	2110      	movs	r1, #16
 801a816:	9102      	str	r1, [sp, #8]
 801a818:	9201      	str	r2, [sp, #4]
 801a81a:	9300      	str	r3, [sp, #0]
 801a81c:	687b      	ldr	r3, [r7, #4]
 801a81e:	462a      	mov	r2, r5
 801a820:	4621      	mov	r1, r4
 801a822:	f7ff ff67 	bl	801a6f4 <tcp_output_alloc_header_common>
 801a826:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801a828:	697b      	ldr	r3, [r7, #20]
 801a82a:	2b00      	cmp	r3, #0
 801a82c:	d006      	beq.n	801a83c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a82e:	68fb      	ldr	r3, [r7, #12]
 801a830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a832:	68fa      	ldr	r2, [r7, #12]
 801a834:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801a836:	441a      	add	r2, r3
 801a838:	68fb      	ldr	r3, [r7, #12]
 801a83a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801a83c:	697b      	ldr	r3, [r7, #20]
}
 801a83e:	4618      	mov	r0, r3
 801a840:	3718      	adds	r7, #24
 801a842:	46bd      	mov	sp, r7
 801a844:	bdb0      	pop	{r4, r5, r7, pc}
 801a846:	bf00      	nop
 801a848:	08021184 	.word	0x08021184
 801a84c:	0802188c 	.word	0x0802188c
 801a850:	080211d8 	.word	0x080211d8

0801a854 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801a854:	b580      	push	{r7, lr}
 801a856:	b088      	sub	sp, #32
 801a858:	af00      	add	r7, sp, #0
 801a85a:	60f8      	str	r0, [r7, #12]
 801a85c:	60b9      	str	r1, [r7, #8]
 801a85e:	4611      	mov	r1, r2
 801a860:	461a      	mov	r2, r3
 801a862:	460b      	mov	r3, r1
 801a864:	71fb      	strb	r3, [r7, #7]
 801a866:	4613      	mov	r3, r2
 801a868:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801a86a:	2300      	movs	r3, #0
 801a86c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a86e:	68bb      	ldr	r3, [r7, #8]
 801a870:	2b00      	cmp	r3, #0
 801a872:	d106      	bne.n	801a882 <tcp_output_fill_options+0x2e>
 801a874:	4b12      	ldr	r3, [pc, #72]	@ (801a8c0 <tcp_output_fill_options+0x6c>)
 801a876:	f240 7256 	movw	r2, #1878	@ 0x756
 801a87a:	4912      	ldr	r1, [pc, #72]	@ (801a8c4 <tcp_output_fill_options+0x70>)
 801a87c:	4812      	ldr	r0, [pc, #72]	@ (801a8c8 <tcp_output_fill_options+0x74>)
 801a87e:	f003 fd6f 	bl	801e360 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801a882:	68bb      	ldr	r3, [r7, #8]
 801a884:	685b      	ldr	r3, [r3, #4]
 801a886:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801a888:	69bb      	ldr	r3, [r7, #24]
 801a88a:	3314      	adds	r3, #20
 801a88c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801a88e:	8bfb      	ldrh	r3, [r7, #30]
 801a890:	009b      	lsls	r3, r3, #2
 801a892:	461a      	mov	r2, r3
 801a894:	79fb      	ldrb	r3, [r7, #7]
 801a896:	009b      	lsls	r3, r3, #2
 801a898:	f003 0304 	and.w	r3, r3, #4
 801a89c:	4413      	add	r3, r2
 801a89e:	3314      	adds	r3, #20
 801a8a0:	69ba      	ldr	r2, [r7, #24]
 801a8a2:	4413      	add	r3, r2
 801a8a4:	697a      	ldr	r2, [r7, #20]
 801a8a6:	429a      	cmp	r2, r3
 801a8a8:	d006      	beq.n	801a8b8 <tcp_output_fill_options+0x64>
 801a8aa:	4b05      	ldr	r3, [pc, #20]	@ (801a8c0 <tcp_output_fill_options+0x6c>)
 801a8ac:	f240 7275 	movw	r2, #1909	@ 0x775
 801a8b0:	4906      	ldr	r1, [pc, #24]	@ (801a8cc <tcp_output_fill_options+0x78>)
 801a8b2:	4805      	ldr	r0, [pc, #20]	@ (801a8c8 <tcp_output_fill_options+0x74>)
 801a8b4:	f003 fd54 	bl	801e360 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801a8b8:	bf00      	nop
 801a8ba:	3720      	adds	r7, #32
 801a8bc:	46bd      	mov	sp, r7
 801a8be:	bd80      	pop	{r7, pc}
 801a8c0:	08021184 	.word	0x08021184
 801a8c4:	080218b4 	.word	0x080218b4
 801a8c8:	080211d8 	.word	0x080211d8
 801a8cc:	080217ac 	.word	0x080217ac

0801a8d0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801a8d0:	b580      	push	{r7, lr}
 801a8d2:	b08a      	sub	sp, #40	@ 0x28
 801a8d4:	af04      	add	r7, sp, #16
 801a8d6:	60f8      	str	r0, [r7, #12]
 801a8d8:	60b9      	str	r1, [r7, #8]
 801a8da:	607a      	str	r2, [r7, #4]
 801a8dc:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a8de:	68bb      	ldr	r3, [r7, #8]
 801a8e0:	2b00      	cmp	r3, #0
 801a8e2:	d106      	bne.n	801a8f2 <tcp_output_control_segment+0x22>
 801a8e4:	4b1c      	ldr	r3, [pc, #112]	@ (801a958 <tcp_output_control_segment+0x88>)
 801a8e6:	f240 7287 	movw	r2, #1927	@ 0x787
 801a8ea:	491c      	ldr	r1, [pc, #112]	@ (801a95c <tcp_output_control_segment+0x8c>)
 801a8ec:	481c      	ldr	r0, [pc, #112]	@ (801a960 <tcp_output_control_segment+0x90>)
 801a8ee:	f003 fd37 	bl	801e360 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801a8f2:	683a      	ldr	r2, [r7, #0]
 801a8f4:	6879      	ldr	r1, [r7, #4]
 801a8f6:	68f8      	ldr	r0, [r7, #12]
 801a8f8:	f7fe ff42 	bl	8019780 <tcp_route>
 801a8fc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801a8fe:	693b      	ldr	r3, [r7, #16]
 801a900:	2b00      	cmp	r3, #0
 801a902:	d102      	bne.n	801a90a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801a904:	23fc      	movs	r3, #252	@ 0xfc
 801a906:	75fb      	strb	r3, [r7, #23]
 801a908:	e01c      	b.n	801a944 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801a90a:	68fb      	ldr	r3, [r7, #12]
 801a90c:	2b00      	cmp	r3, #0
 801a90e:	d006      	beq.n	801a91e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801a910:	68fb      	ldr	r3, [r7, #12]
 801a912:	7adb      	ldrb	r3, [r3, #11]
 801a914:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801a916:	68fb      	ldr	r3, [r7, #12]
 801a918:	7a9b      	ldrb	r3, [r3, #10]
 801a91a:	757b      	strb	r3, [r7, #21]
 801a91c:	e003      	b.n	801a926 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801a91e:	23ff      	movs	r3, #255	@ 0xff
 801a920:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801a922:	2300      	movs	r3, #0
 801a924:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a926:	7dba      	ldrb	r2, [r7, #22]
 801a928:	693b      	ldr	r3, [r7, #16]
 801a92a:	9302      	str	r3, [sp, #8]
 801a92c:	2306      	movs	r3, #6
 801a92e:	9301      	str	r3, [sp, #4]
 801a930:	7d7b      	ldrb	r3, [r7, #21]
 801a932:	9300      	str	r3, [sp, #0]
 801a934:	4613      	mov	r3, r2
 801a936:	683a      	ldr	r2, [r7, #0]
 801a938:	6879      	ldr	r1, [r7, #4]
 801a93a:	68b8      	ldr	r0, [r7, #8]
 801a93c:	f002 faf0 	bl	801cf20 <ip4_output_if>
 801a940:	4603      	mov	r3, r0
 801a942:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801a944:	68b8      	ldr	r0, [r7, #8]
 801a946:	f7fa fd3b 	bl	80153c0 <pbuf_free>
  return err;
 801a94a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a94e:	4618      	mov	r0, r3
 801a950:	3718      	adds	r7, #24
 801a952:	46bd      	mov	sp, r7
 801a954:	bd80      	pop	{r7, pc}
 801a956:	bf00      	nop
 801a958:	08021184 	.word	0x08021184
 801a95c:	080218dc 	.word	0x080218dc
 801a960:	080211d8 	.word	0x080211d8

0801a964 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801a964:	b590      	push	{r4, r7, lr}
 801a966:	b08b      	sub	sp, #44	@ 0x2c
 801a968:	af04      	add	r7, sp, #16
 801a96a:	60f8      	str	r0, [r7, #12]
 801a96c:	60b9      	str	r1, [r7, #8]
 801a96e:	607a      	str	r2, [r7, #4]
 801a970:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801a972:	683b      	ldr	r3, [r7, #0]
 801a974:	2b00      	cmp	r3, #0
 801a976:	d106      	bne.n	801a986 <tcp_rst+0x22>
 801a978:	4b1f      	ldr	r3, [pc, #124]	@ (801a9f8 <tcp_rst+0x94>)
 801a97a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801a97e:	491f      	ldr	r1, [pc, #124]	@ (801a9fc <tcp_rst+0x98>)
 801a980:	481f      	ldr	r0, [pc, #124]	@ (801aa00 <tcp_rst+0x9c>)
 801a982:	f003 fced 	bl	801e360 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801a986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a988:	2b00      	cmp	r3, #0
 801a98a:	d106      	bne.n	801a99a <tcp_rst+0x36>
 801a98c:	4b1a      	ldr	r3, [pc, #104]	@ (801a9f8 <tcp_rst+0x94>)
 801a98e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801a992:	491c      	ldr	r1, [pc, #112]	@ (801aa04 <tcp_rst+0xa0>)
 801a994:	481a      	ldr	r0, [pc, #104]	@ (801aa00 <tcp_rst+0x9c>)
 801a996:	f003 fce3 	bl	801e360 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a99a:	2300      	movs	r3, #0
 801a99c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801a99e:	f246 0308 	movw	r3, #24584	@ 0x6008
 801a9a2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801a9a4:	7dfb      	ldrb	r3, [r7, #23]
 801a9a6:	b29c      	uxth	r4, r3
 801a9a8:	68b8      	ldr	r0, [r7, #8]
 801a9aa:	f7f9 f92d 	bl	8013c08 <lwip_htonl>
 801a9ae:	4602      	mov	r2, r0
 801a9b0:	8abb      	ldrh	r3, [r7, #20]
 801a9b2:	9303      	str	r3, [sp, #12]
 801a9b4:	2314      	movs	r3, #20
 801a9b6:	9302      	str	r3, [sp, #8]
 801a9b8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801a9ba:	9301      	str	r3, [sp, #4]
 801a9bc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a9be:	9300      	str	r3, [sp, #0]
 801a9c0:	4613      	mov	r3, r2
 801a9c2:	2200      	movs	r2, #0
 801a9c4:	4621      	mov	r1, r4
 801a9c6:	6878      	ldr	r0, [r7, #4]
 801a9c8:	f7ff fe94 	bl	801a6f4 <tcp_output_alloc_header_common>
 801a9cc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801a9ce:	693b      	ldr	r3, [r7, #16]
 801a9d0:	2b00      	cmp	r3, #0
 801a9d2:	d00c      	beq.n	801a9ee <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a9d4:	7dfb      	ldrb	r3, [r7, #23]
 801a9d6:	2200      	movs	r2, #0
 801a9d8:	6939      	ldr	r1, [r7, #16]
 801a9da:	68f8      	ldr	r0, [r7, #12]
 801a9dc:	f7ff ff3a 	bl	801a854 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801a9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a9e2:	683a      	ldr	r2, [r7, #0]
 801a9e4:	6939      	ldr	r1, [r7, #16]
 801a9e6:	68f8      	ldr	r0, [r7, #12]
 801a9e8:	f7ff ff72 	bl	801a8d0 <tcp_output_control_segment>
 801a9ec:	e000      	b.n	801a9f0 <tcp_rst+0x8c>
    return;
 801a9ee:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801a9f0:	371c      	adds	r7, #28
 801a9f2:	46bd      	mov	sp, r7
 801a9f4:	bd90      	pop	{r4, r7, pc}
 801a9f6:	bf00      	nop
 801a9f8:	08021184 	.word	0x08021184
 801a9fc:	08021908 	.word	0x08021908
 801aa00:	080211d8 	.word	0x080211d8
 801aa04:	08021924 	.word	0x08021924

0801aa08 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801aa08:	b590      	push	{r4, r7, lr}
 801aa0a:	b087      	sub	sp, #28
 801aa0c:	af00      	add	r7, sp, #0
 801aa0e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801aa10:	2300      	movs	r3, #0
 801aa12:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801aa14:	2300      	movs	r3, #0
 801aa16:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801aa18:	687b      	ldr	r3, [r7, #4]
 801aa1a:	2b00      	cmp	r3, #0
 801aa1c:	d106      	bne.n	801aa2c <tcp_send_empty_ack+0x24>
 801aa1e:	4b28      	ldr	r3, [pc, #160]	@ (801aac0 <tcp_send_empty_ack+0xb8>)
 801aa20:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801aa24:	4927      	ldr	r1, [pc, #156]	@ (801aac4 <tcp_send_empty_ack+0xbc>)
 801aa26:	4828      	ldr	r0, [pc, #160]	@ (801aac8 <tcp_send_empty_ack+0xc0>)
 801aa28:	f003 fc9a 	bl	801e360 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801aa2c:	7dfb      	ldrb	r3, [r7, #23]
 801aa2e:	009b      	lsls	r3, r3, #2
 801aa30:	b2db      	uxtb	r3, r3
 801aa32:	f003 0304 	and.w	r3, r3, #4
 801aa36:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801aa38:	7d7b      	ldrb	r3, [r7, #21]
 801aa3a:	b29c      	uxth	r4, r3
 801aa3c:	687b      	ldr	r3, [r7, #4]
 801aa3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801aa40:	4618      	mov	r0, r3
 801aa42:	f7f9 f8e1 	bl	8013c08 <lwip_htonl>
 801aa46:	4603      	mov	r3, r0
 801aa48:	2200      	movs	r2, #0
 801aa4a:	4621      	mov	r1, r4
 801aa4c:	6878      	ldr	r0, [r7, #4]
 801aa4e:	f7ff fec3 	bl	801a7d8 <tcp_output_alloc_header>
 801aa52:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801aa54:	693b      	ldr	r3, [r7, #16]
 801aa56:	2b00      	cmp	r3, #0
 801aa58:	d109      	bne.n	801aa6e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801aa5a:	687b      	ldr	r3, [r7, #4]
 801aa5c:	8b5b      	ldrh	r3, [r3, #26]
 801aa5e:	f043 0303 	orr.w	r3, r3, #3
 801aa62:	b29a      	uxth	r2, r3
 801aa64:	687b      	ldr	r3, [r7, #4]
 801aa66:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801aa68:	f06f 0301 	mvn.w	r3, #1
 801aa6c:	e023      	b.n	801aab6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801aa6e:	7dbb      	ldrb	r3, [r7, #22]
 801aa70:	7dfa      	ldrb	r2, [r7, #23]
 801aa72:	6939      	ldr	r1, [r7, #16]
 801aa74:	6878      	ldr	r0, [r7, #4]
 801aa76:	f7ff feed 	bl	801a854 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801aa7a:	687a      	ldr	r2, [r7, #4]
 801aa7c:	687b      	ldr	r3, [r7, #4]
 801aa7e:	3304      	adds	r3, #4
 801aa80:	6939      	ldr	r1, [r7, #16]
 801aa82:	6878      	ldr	r0, [r7, #4]
 801aa84:	f7ff ff24 	bl	801a8d0 <tcp_output_control_segment>
 801aa88:	4603      	mov	r3, r0
 801aa8a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801aa8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aa90:	2b00      	cmp	r3, #0
 801aa92:	d007      	beq.n	801aaa4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801aa94:	687b      	ldr	r3, [r7, #4]
 801aa96:	8b5b      	ldrh	r3, [r3, #26]
 801aa98:	f043 0303 	orr.w	r3, r3, #3
 801aa9c:	b29a      	uxth	r2, r3
 801aa9e:	687b      	ldr	r3, [r7, #4]
 801aaa0:	835a      	strh	r2, [r3, #26]
 801aaa2:	e006      	b.n	801aab2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801aaa4:	687b      	ldr	r3, [r7, #4]
 801aaa6:	8b5b      	ldrh	r3, [r3, #26]
 801aaa8:	f023 0303 	bic.w	r3, r3, #3
 801aaac:	b29a      	uxth	r2, r3
 801aaae:	687b      	ldr	r3, [r7, #4]
 801aab0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801aab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801aab6:	4618      	mov	r0, r3
 801aab8:	371c      	adds	r7, #28
 801aaba:	46bd      	mov	sp, r7
 801aabc:	bd90      	pop	{r4, r7, pc}
 801aabe:	bf00      	nop
 801aac0:	08021184 	.word	0x08021184
 801aac4:	08021940 	.word	0x08021940
 801aac8:	080211d8 	.word	0x080211d8

0801aacc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801aacc:	b590      	push	{r4, r7, lr}
 801aace:	b087      	sub	sp, #28
 801aad0:	af00      	add	r7, sp, #0
 801aad2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801aad4:	2300      	movs	r3, #0
 801aad6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801aad8:	687b      	ldr	r3, [r7, #4]
 801aada:	2b00      	cmp	r3, #0
 801aadc:	d106      	bne.n	801aaec <tcp_keepalive+0x20>
 801aade:	4b18      	ldr	r3, [pc, #96]	@ (801ab40 <tcp_keepalive+0x74>)
 801aae0:	f640 0224 	movw	r2, #2084	@ 0x824
 801aae4:	4917      	ldr	r1, [pc, #92]	@ (801ab44 <tcp_keepalive+0x78>)
 801aae6:	4818      	ldr	r0, [pc, #96]	@ (801ab48 <tcp_keepalive+0x7c>)
 801aae8:	f003 fc3a 	bl	801e360 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801aaec:	7dfb      	ldrb	r3, [r7, #23]
 801aaee:	b29c      	uxth	r4, r3
 801aaf0:	687b      	ldr	r3, [r7, #4]
 801aaf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801aaf4:	3b01      	subs	r3, #1
 801aaf6:	4618      	mov	r0, r3
 801aaf8:	f7f9 f886 	bl	8013c08 <lwip_htonl>
 801aafc:	4603      	mov	r3, r0
 801aafe:	2200      	movs	r2, #0
 801ab00:	4621      	mov	r1, r4
 801ab02:	6878      	ldr	r0, [r7, #4]
 801ab04:	f7ff fe68 	bl	801a7d8 <tcp_output_alloc_header>
 801ab08:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801ab0a:	693b      	ldr	r3, [r7, #16]
 801ab0c:	2b00      	cmp	r3, #0
 801ab0e:	d102      	bne.n	801ab16 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801ab10:	f04f 33ff 	mov.w	r3, #4294967295
 801ab14:	e010      	b.n	801ab38 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801ab16:	7dfb      	ldrb	r3, [r7, #23]
 801ab18:	2200      	movs	r2, #0
 801ab1a:	6939      	ldr	r1, [r7, #16]
 801ab1c:	6878      	ldr	r0, [r7, #4]
 801ab1e:	f7ff fe99 	bl	801a854 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801ab22:	687a      	ldr	r2, [r7, #4]
 801ab24:	687b      	ldr	r3, [r7, #4]
 801ab26:	3304      	adds	r3, #4
 801ab28:	6939      	ldr	r1, [r7, #16]
 801ab2a:	6878      	ldr	r0, [r7, #4]
 801ab2c:	f7ff fed0 	bl	801a8d0 <tcp_output_control_segment>
 801ab30:	4603      	mov	r3, r0
 801ab32:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801ab34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ab38:	4618      	mov	r0, r3
 801ab3a:	371c      	adds	r7, #28
 801ab3c:	46bd      	mov	sp, r7
 801ab3e:	bd90      	pop	{r4, r7, pc}
 801ab40:	08021184 	.word	0x08021184
 801ab44:	08021960 	.word	0x08021960
 801ab48:	080211d8 	.word	0x080211d8

0801ab4c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801ab4c:	b590      	push	{r4, r7, lr}
 801ab4e:	b08b      	sub	sp, #44	@ 0x2c
 801ab50:	af00      	add	r7, sp, #0
 801ab52:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801ab54:	2300      	movs	r3, #0
 801ab56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801ab5a:	687b      	ldr	r3, [r7, #4]
 801ab5c:	2b00      	cmp	r3, #0
 801ab5e:	d106      	bne.n	801ab6e <tcp_zero_window_probe+0x22>
 801ab60:	4b4c      	ldr	r3, [pc, #304]	@ (801ac94 <tcp_zero_window_probe+0x148>)
 801ab62:	f640 024f 	movw	r2, #2127	@ 0x84f
 801ab66:	494c      	ldr	r1, [pc, #304]	@ (801ac98 <tcp_zero_window_probe+0x14c>)
 801ab68:	484c      	ldr	r0, [pc, #304]	@ (801ac9c <tcp_zero_window_probe+0x150>)
 801ab6a:	f003 fbf9 	bl	801e360 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801ab6e:	687b      	ldr	r3, [r7, #4]
 801ab70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ab72:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801ab74:	6a3b      	ldr	r3, [r7, #32]
 801ab76:	2b00      	cmp	r3, #0
 801ab78:	d101      	bne.n	801ab7e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801ab7a:	2300      	movs	r3, #0
 801ab7c:	e086      	b.n	801ac8c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801ab7e:	687b      	ldr	r3, [r7, #4]
 801ab80:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801ab84:	2bff      	cmp	r3, #255	@ 0xff
 801ab86:	d007      	beq.n	801ab98 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801ab88:	687b      	ldr	r3, [r7, #4]
 801ab8a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801ab8e:	3301      	adds	r3, #1
 801ab90:	b2da      	uxtb	r2, r3
 801ab92:	687b      	ldr	r3, [r7, #4]
 801ab94:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801ab98:	6a3b      	ldr	r3, [r7, #32]
 801ab9a:	68db      	ldr	r3, [r3, #12]
 801ab9c:	899b      	ldrh	r3, [r3, #12]
 801ab9e:	b29b      	uxth	r3, r3
 801aba0:	4618      	mov	r0, r3
 801aba2:	f7f9 f81b 	bl	8013bdc <lwip_htons>
 801aba6:	4603      	mov	r3, r0
 801aba8:	b2db      	uxtb	r3, r3
 801abaa:	f003 0301 	and.w	r3, r3, #1
 801abae:	2b00      	cmp	r3, #0
 801abb0:	d005      	beq.n	801abbe <tcp_zero_window_probe+0x72>
 801abb2:	6a3b      	ldr	r3, [r7, #32]
 801abb4:	891b      	ldrh	r3, [r3, #8]
 801abb6:	2b00      	cmp	r3, #0
 801abb8:	d101      	bne.n	801abbe <tcp_zero_window_probe+0x72>
 801abba:	2301      	movs	r3, #1
 801abbc:	e000      	b.n	801abc0 <tcp_zero_window_probe+0x74>
 801abbe:	2300      	movs	r3, #0
 801abc0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801abc2:	7ffb      	ldrb	r3, [r7, #31]
 801abc4:	2b00      	cmp	r3, #0
 801abc6:	bf0c      	ite	eq
 801abc8:	2301      	moveq	r3, #1
 801abca:	2300      	movne	r3, #0
 801abcc:	b2db      	uxtb	r3, r3
 801abce:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801abd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801abd4:	b299      	uxth	r1, r3
 801abd6:	6a3b      	ldr	r3, [r7, #32]
 801abd8:	68db      	ldr	r3, [r3, #12]
 801abda:	685b      	ldr	r3, [r3, #4]
 801abdc:	8bba      	ldrh	r2, [r7, #28]
 801abde:	6878      	ldr	r0, [r7, #4]
 801abe0:	f7ff fdfa 	bl	801a7d8 <tcp_output_alloc_header>
 801abe4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801abe6:	69bb      	ldr	r3, [r7, #24]
 801abe8:	2b00      	cmp	r3, #0
 801abea:	d102      	bne.n	801abf2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801abec:	f04f 33ff 	mov.w	r3, #4294967295
 801abf0:	e04c      	b.n	801ac8c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801abf2:	69bb      	ldr	r3, [r7, #24]
 801abf4:	685b      	ldr	r3, [r3, #4]
 801abf6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801abf8:	7ffb      	ldrb	r3, [r7, #31]
 801abfa:	2b00      	cmp	r3, #0
 801abfc:	d011      	beq.n	801ac22 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801abfe:	697b      	ldr	r3, [r7, #20]
 801ac00:	899b      	ldrh	r3, [r3, #12]
 801ac02:	b29b      	uxth	r3, r3
 801ac04:	b21b      	sxth	r3, r3
 801ac06:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801ac0a:	b21c      	sxth	r4, r3
 801ac0c:	2011      	movs	r0, #17
 801ac0e:	f7f8 ffe5 	bl	8013bdc <lwip_htons>
 801ac12:	4603      	mov	r3, r0
 801ac14:	b21b      	sxth	r3, r3
 801ac16:	4323      	orrs	r3, r4
 801ac18:	b21b      	sxth	r3, r3
 801ac1a:	b29a      	uxth	r2, r3
 801ac1c:	697b      	ldr	r3, [r7, #20]
 801ac1e:	819a      	strh	r2, [r3, #12]
 801ac20:	e010      	b.n	801ac44 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801ac22:	69bb      	ldr	r3, [r7, #24]
 801ac24:	685b      	ldr	r3, [r3, #4]
 801ac26:	3314      	adds	r3, #20
 801ac28:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801ac2a:	6a3b      	ldr	r3, [r7, #32]
 801ac2c:	6858      	ldr	r0, [r3, #4]
 801ac2e:	6a3b      	ldr	r3, [r7, #32]
 801ac30:	685b      	ldr	r3, [r3, #4]
 801ac32:	891a      	ldrh	r2, [r3, #8]
 801ac34:	6a3b      	ldr	r3, [r7, #32]
 801ac36:	891b      	ldrh	r3, [r3, #8]
 801ac38:	1ad3      	subs	r3, r2, r3
 801ac3a:	b29b      	uxth	r3, r3
 801ac3c:	2201      	movs	r2, #1
 801ac3e:	6939      	ldr	r1, [r7, #16]
 801ac40:	f7fa fdc4 	bl	80157cc <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801ac44:	6a3b      	ldr	r3, [r7, #32]
 801ac46:	68db      	ldr	r3, [r3, #12]
 801ac48:	685b      	ldr	r3, [r3, #4]
 801ac4a:	4618      	mov	r0, r3
 801ac4c:	f7f8 ffdc 	bl	8013c08 <lwip_htonl>
 801ac50:	4603      	mov	r3, r0
 801ac52:	3301      	adds	r3, #1
 801ac54:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801ac56:	687b      	ldr	r3, [r7, #4]
 801ac58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801ac5a:	68fb      	ldr	r3, [r7, #12]
 801ac5c:	1ad3      	subs	r3, r2, r3
 801ac5e:	2b00      	cmp	r3, #0
 801ac60:	da02      	bge.n	801ac68 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801ac62:	687b      	ldr	r3, [r7, #4]
 801ac64:	68fa      	ldr	r2, [r7, #12]
 801ac66:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801ac68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801ac6c:	2200      	movs	r2, #0
 801ac6e:	69b9      	ldr	r1, [r7, #24]
 801ac70:	6878      	ldr	r0, [r7, #4]
 801ac72:	f7ff fdef 	bl	801a854 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801ac76:	687a      	ldr	r2, [r7, #4]
 801ac78:	687b      	ldr	r3, [r7, #4]
 801ac7a:	3304      	adds	r3, #4
 801ac7c:	69b9      	ldr	r1, [r7, #24]
 801ac7e:	6878      	ldr	r0, [r7, #4]
 801ac80:	f7ff fe26 	bl	801a8d0 <tcp_output_control_segment>
 801ac84:	4603      	mov	r3, r0
 801ac86:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801ac88:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801ac8c:	4618      	mov	r0, r3
 801ac8e:	372c      	adds	r7, #44	@ 0x2c
 801ac90:	46bd      	mov	sp, r7
 801ac92:	bd90      	pop	{r4, r7, pc}
 801ac94:	08021184 	.word	0x08021184
 801ac98:	0802197c 	.word	0x0802197c
 801ac9c:	080211d8 	.word	0x080211d8

0801aca0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801aca0:	b580      	push	{r7, lr}
 801aca2:	b082      	sub	sp, #8
 801aca4:	af00      	add	r7, sp, #0
 801aca6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801aca8:	f7fa ff10 	bl	8015acc <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801acac:	4b0a      	ldr	r3, [pc, #40]	@ (801acd8 <tcpip_tcp_timer+0x38>)
 801acae:	681b      	ldr	r3, [r3, #0]
 801acb0:	2b00      	cmp	r3, #0
 801acb2:	d103      	bne.n	801acbc <tcpip_tcp_timer+0x1c>
 801acb4:	4b09      	ldr	r3, [pc, #36]	@ (801acdc <tcpip_tcp_timer+0x3c>)
 801acb6:	681b      	ldr	r3, [r3, #0]
 801acb8:	2b00      	cmp	r3, #0
 801acba:	d005      	beq.n	801acc8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801acbc:	2200      	movs	r2, #0
 801acbe:	4908      	ldr	r1, [pc, #32]	@ (801ace0 <tcpip_tcp_timer+0x40>)
 801acc0:	20fa      	movs	r0, #250	@ 0xfa
 801acc2:	f000 f8f3 	bl	801aeac <sys_timeout>
 801acc6:	e003      	b.n	801acd0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801acc8:	4b06      	ldr	r3, [pc, #24]	@ (801ace4 <tcpip_tcp_timer+0x44>)
 801acca:	2200      	movs	r2, #0
 801accc:	601a      	str	r2, [r3, #0]
  }
}
 801acce:	bf00      	nop
 801acd0:	bf00      	nop
 801acd2:	3708      	adds	r7, #8
 801acd4:	46bd      	mov	sp, r7
 801acd6:	bd80      	pop	{r7, pc}
 801acd8:	20012b08 	.word	0x20012b08
 801acdc:	20012b0c 	.word	0x20012b0c
 801ace0:	0801aca1 	.word	0x0801aca1
 801ace4:	20012b54 	.word	0x20012b54

0801ace8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801ace8:	b580      	push	{r7, lr}
 801acea:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801acec:	4b0a      	ldr	r3, [pc, #40]	@ (801ad18 <tcp_timer_needed+0x30>)
 801acee:	681b      	ldr	r3, [r3, #0]
 801acf0:	2b00      	cmp	r3, #0
 801acf2:	d10f      	bne.n	801ad14 <tcp_timer_needed+0x2c>
 801acf4:	4b09      	ldr	r3, [pc, #36]	@ (801ad1c <tcp_timer_needed+0x34>)
 801acf6:	681b      	ldr	r3, [r3, #0]
 801acf8:	2b00      	cmp	r3, #0
 801acfa:	d103      	bne.n	801ad04 <tcp_timer_needed+0x1c>
 801acfc:	4b08      	ldr	r3, [pc, #32]	@ (801ad20 <tcp_timer_needed+0x38>)
 801acfe:	681b      	ldr	r3, [r3, #0]
 801ad00:	2b00      	cmp	r3, #0
 801ad02:	d007      	beq.n	801ad14 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801ad04:	4b04      	ldr	r3, [pc, #16]	@ (801ad18 <tcp_timer_needed+0x30>)
 801ad06:	2201      	movs	r2, #1
 801ad08:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801ad0a:	2200      	movs	r2, #0
 801ad0c:	4905      	ldr	r1, [pc, #20]	@ (801ad24 <tcp_timer_needed+0x3c>)
 801ad0e:	20fa      	movs	r0, #250	@ 0xfa
 801ad10:	f000 f8cc 	bl	801aeac <sys_timeout>
  }
}
 801ad14:	bf00      	nop
 801ad16:	bd80      	pop	{r7, pc}
 801ad18:	20012b54 	.word	0x20012b54
 801ad1c:	20012b08 	.word	0x20012b08
 801ad20:	20012b0c 	.word	0x20012b0c
 801ad24:	0801aca1 	.word	0x0801aca1

0801ad28 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801ad28:	b580      	push	{r7, lr}
 801ad2a:	b086      	sub	sp, #24
 801ad2c:	af00      	add	r7, sp, #0
 801ad2e:	60f8      	str	r0, [r7, #12]
 801ad30:	60b9      	str	r1, [r7, #8]
 801ad32:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801ad34:	200a      	movs	r0, #10
 801ad36:	f7f9 fc29 	bl	801458c <memp_malloc>
 801ad3a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801ad3c:	693b      	ldr	r3, [r7, #16]
 801ad3e:	2b00      	cmp	r3, #0
 801ad40:	d109      	bne.n	801ad56 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801ad42:	693b      	ldr	r3, [r7, #16]
 801ad44:	2b00      	cmp	r3, #0
 801ad46:	d151      	bne.n	801adec <sys_timeout_abs+0xc4>
 801ad48:	4b2a      	ldr	r3, [pc, #168]	@ (801adf4 <sys_timeout_abs+0xcc>)
 801ad4a:	22be      	movs	r2, #190	@ 0xbe
 801ad4c:	492a      	ldr	r1, [pc, #168]	@ (801adf8 <sys_timeout_abs+0xd0>)
 801ad4e:	482b      	ldr	r0, [pc, #172]	@ (801adfc <sys_timeout_abs+0xd4>)
 801ad50:	f003 fb06 	bl	801e360 <iprintf>
    return;
 801ad54:	e04a      	b.n	801adec <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801ad56:	693b      	ldr	r3, [r7, #16]
 801ad58:	2200      	movs	r2, #0
 801ad5a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801ad5c:	693b      	ldr	r3, [r7, #16]
 801ad5e:	68ba      	ldr	r2, [r7, #8]
 801ad60:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801ad62:	693b      	ldr	r3, [r7, #16]
 801ad64:	687a      	ldr	r2, [r7, #4]
 801ad66:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801ad68:	693b      	ldr	r3, [r7, #16]
 801ad6a:	68fa      	ldr	r2, [r7, #12]
 801ad6c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801ad6e:	4b24      	ldr	r3, [pc, #144]	@ (801ae00 <sys_timeout_abs+0xd8>)
 801ad70:	681b      	ldr	r3, [r3, #0]
 801ad72:	2b00      	cmp	r3, #0
 801ad74:	d103      	bne.n	801ad7e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801ad76:	4a22      	ldr	r2, [pc, #136]	@ (801ae00 <sys_timeout_abs+0xd8>)
 801ad78:	693b      	ldr	r3, [r7, #16]
 801ad7a:	6013      	str	r3, [r2, #0]
    return;
 801ad7c:	e037      	b.n	801adee <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801ad7e:	693b      	ldr	r3, [r7, #16]
 801ad80:	685a      	ldr	r2, [r3, #4]
 801ad82:	4b1f      	ldr	r3, [pc, #124]	@ (801ae00 <sys_timeout_abs+0xd8>)
 801ad84:	681b      	ldr	r3, [r3, #0]
 801ad86:	685b      	ldr	r3, [r3, #4]
 801ad88:	1ad3      	subs	r3, r2, r3
 801ad8a:	0fdb      	lsrs	r3, r3, #31
 801ad8c:	f003 0301 	and.w	r3, r3, #1
 801ad90:	b2db      	uxtb	r3, r3
 801ad92:	2b00      	cmp	r3, #0
 801ad94:	d007      	beq.n	801ada6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801ad96:	4b1a      	ldr	r3, [pc, #104]	@ (801ae00 <sys_timeout_abs+0xd8>)
 801ad98:	681a      	ldr	r2, [r3, #0]
 801ad9a:	693b      	ldr	r3, [r7, #16]
 801ad9c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801ad9e:	4a18      	ldr	r2, [pc, #96]	@ (801ae00 <sys_timeout_abs+0xd8>)
 801ada0:	693b      	ldr	r3, [r7, #16]
 801ada2:	6013      	str	r3, [r2, #0]
 801ada4:	e023      	b.n	801adee <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801ada6:	4b16      	ldr	r3, [pc, #88]	@ (801ae00 <sys_timeout_abs+0xd8>)
 801ada8:	681b      	ldr	r3, [r3, #0]
 801adaa:	617b      	str	r3, [r7, #20]
 801adac:	e01a      	b.n	801ade4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801adae:	697b      	ldr	r3, [r7, #20]
 801adb0:	681b      	ldr	r3, [r3, #0]
 801adb2:	2b00      	cmp	r3, #0
 801adb4:	d00b      	beq.n	801adce <sys_timeout_abs+0xa6>
 801adb6:	693b      	ldr	r3, [r7, #16]
 801adb8:	685a      	ldr	r2, [r3, #4]
 801adba:	697b      	ldr	r3, [r7, #20]
 801adbc:	681b      	ldr	r3, [r3, #0]
 801adbe:	685b      	ldr	r3, [r3, #4]
 801adc0:	1ad3      	subs	r3, r2, r3
 801adc2:	0fdb      	lsrs	r3, r3, #31
 801adc4:	f003 0301 	and.w	r3, r3, #1
 801adc8:	b2db      	uxtb	r3, r3
 801adca:	2b00      	cmp	r3, #0
 801adcc:	d007      	beq.n	801adde <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801adce:	697b      	ldr	r3, [r7, #20]
 801add0:	681a      	ldr	r2, [r3, #0]
 801add2:	693b      	ldr	r3, [r7, #16]
 801add4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801add6:	697b      	ldr	r3, [r7, #20]
 801add8:	693a      	ldr	r2, [r7, #16]
 801adda:	601a      	str	r2, [r3, #0]
        break;
 801addc:	e007      	b.n	801adee <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801adde:	697b      	ldr	r3, [r7, #20]
 801ade0:	681b      	ldr	r3, [r3, #0]
 801ade2:	617b      	str	r3, [r7, #20]
 801ade4:	697b      	ldr	r3, [r7, #20]
 801ade6:	2b00      	cmp	r3, #0
 801ade8:	d1e1      	bne.n	801adae <sys_timeout_abs+0x86>
 801adea:	e000      	b.n	801adee <sys_timeout_abs+0xc6>
    return;
 801adec:	bf00      	nop
      }
    }
  }
}
 801adee:	3718      	adds	r7, #24
 801adf0:	46bd      	mov	sp, r7
 801adf2:	bd80      	pop	{r7, pc}
 801adf4:	080219a0 	.word	0x080219a0
 801adf8:	080219d4 	.word	0x080219d4
 801adfc:	08021a14 	.word	0x08021a14
 801ae00:	20012b4c 	.word	0x20012b4c

0801ae04 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801ae04:	b580      	push	{r7, lr}
 801ae06:	b086      	sub	sp, #24
 801ae08:	af00      	add	r7, sp, #0
 801ae0a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801ae0c:	687b      	ldr	r3, [r7, #4]
 801ae0e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801ae10:	697b      	ldr	r3, [r7, #20]
 801ae12:	685b      	ldr	r3, [r3, #4]
 801ae14:	4798      	blx	r3

  now = sys_now();
 801ae16:	f7f0 fc99 	bl	800b74c <sys_now>
 801ae1a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801ae1c:	697b      	ldr	r3, [r7, #20]
 801ae1e:	681a      	ldr	r2, [r3, #0]
 801ae20:	4b0f      	ldr	r3, [pc, #60]	@ (801ae60 <lwip_cyclic_timer+0x5c>)
 801ae22:	681b      	ldr	r3, [r3, #0]
 801ae24:	4413      	add	r3, r2
 801ae26:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801ae28:	68fa      	ldr	r2, [r7, #12]
 801ae2a:	693b      	ldr	r3, [r7, #16]
 801ae2c:	1ad3      	subs	r3, r2, r3
 801ae2e:	0fdb      	lsrs	r3, r3, #31
 801ae30:	f003 0301 	and.w	r3, r3, #1
 801ae34:	b2db      	uxtb	r3, r3
 801ae36:	2b00      	cmp	r3, #0
 801ae38:	d009      	beq.n	801ae4e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801ae3a:	697b      	ldr	r3, [r7, #20]
 801ae3c:	681a      	ldr	r2, [r3, #0]
 801ae3e:	693b      	ldr	r3, [r7, #16]
 801ae40:	4413      	add	r3, r2
 801ae42:	687a      	ldr	r2, [r7, #4]
 801ae44:	4907      	ldr	r1, [pc, #28]	@ (801ae64 <lwip_cyclic_timer+0x60>)
 801ae46:	4618      	mov	r0, r3
 801ae48:	f7ff ff6e 	bl	801ad28 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801ae4c:	e004      	b.n	801ae58 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801ae4e:	687a      	ldr	r2, [r7, #4]
 801ae50:	4904      	ldr	r1, [pc, #16]	@ (801ae64 <lwip_cyclic_timer+0x60>)
 801ae52:	68f8      	ldr	r0, [r7, #12]
 801ae54:	f7ff ff68 	bl	801ad28 <sys_timeout_abs>
}
 801ae58:	bf00      	nop
 801ae5a:	3718      	adds	r7, #24
 801ae5c:	46bd      	mov	sp, r7
 801ae5e:	bd80      	pop	{r7, pc}
 801ae60:	20012b50 	.word	0x20012b50
 801ae64:	0801ae05 	.word	0x0801ae05

0801ae68 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801ae68:	b580      	push	{r7, lr}
 801ae6a:	b082      	sub	sp, #8
 801ae6c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801ae6e:	2301      	movs	r3, #1
 801ae70:	607b      	str	r3, [r7, #4]
 801ae72:	e00e      	b.n	801ae92 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801ae74:	4a0b      	ldr	r2, [pc, #44]	@ (801aea4 <sys_timeouts_init+0x3c>)
 801ae76:	687b      	ldr	r3, [r7, #4]
 801ae78:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801ae7c:	687b      	ldr	r3, [r7, #4]
 801ae7e:	00db      	lsls	r3, r3, #3
 801ae80:	4a08      	ldr	r2, [pc, #32]	@ (801aea4 <sys_timeouts_init+0x3c>)
 801ae82:	4413      	add	r3, r2
 801ae84:	461a      	mov	r2, r3
 801ae86:	4908      	ldr	r1, [pc, #32]	@ (801aea8 <sys_timeouts_init+0x40>)
 801ae88:	f000 f810 	bl	801aeac <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801ae8c:	687b      	ldr	r3, [r7, #4]
 801ae8e:	3301      	adds	r3, #1
 801ae90:	607b      	str	r3, [r7, #4]
 801ae92:	687b      	ldr	r3, [r7, #4]
 801ae94:	2b02      	cmp	r3, #2
 801ae96:	d9ed      	bls.n	801ae74 <sys_timeouts_init+0xc>
  }
}
 801ae98:	bf00      	nop
 801ae9a:	bf00      	nop
 801ae9c:	3708      	adds	r7, #8
 801ae9e:	46bd      	mov	sp, r7
 801aea0:	bd80      	pop	{r7, pc}
 801aea2:	bf00      	nop
 801aea4:	08022bd8 	.word	0x08022bd8
 801aea8:	0801ae05 	.word	0x0801ae05

0801aeac <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801aeac:	b580      	push	{r7, lr}
 801aeae:	b086      	sub	sp, #24
 801aeb0:	af00      	add	r7, sp, #0
 801aeb2:	60f8      	str	r0, [r7, #12]
 801aeb4:	60b9      	str	r1, [r7, #8]
 801aeb6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801aeb8:	68fb      	ldr	r3, [r7, #12]
 801aeba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801aebe:	d306      	bcc.n	801aece <sys_timeout+0x22>
 801aec0:	4b0a      	ldr	r3, [pc, #40]	@ (801aeec <sys_timeout+0x40>)
 801aec2:	f240 1229 	movw	r2, #297	@ 0x129
 801aec6:	490a      	ldr	r1, [pc, #40]	@ (801aef0 <sys_timeout+0x44>)
 801aec8:	480a      	ldr	r0, [pc, #40]	@ (801aef4 <sys_timeout+0x48>)
 801aeca:	f003 fa49 	bl	801e360 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801aece:	f7f0 fc3d 	bl	800b74c <sys_now>
 801aed2:	4602      	mov	r2, r0
 801aed4:	68fb      	ldr	r3, [r7, #12]
 801aed6:	4413      	add	r3, r2
 801aed8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801aeda:	687a      	ldr	r2, [r7, #4]
 801aedc:	68b9      	ldr	r1, [r7, #8]
 801aede:	6978      	ldr	r0, [r7, #20]
 801aee0:	f7ff ff22 	bl	801ad28 <sys_timeout_abs>
#endif
}
 801aee4:	bf00      	nop
 801aee6:	3718      	adds	r7, #24
 801aee8:	46bd      	mov	sp, r7
 801aeea:	bd80      	pop	{r7, pc}
 801aeec:	080219a0 	.word	0x080219a0
 801aef0:	08021a3c 	.word	0x08021a3c
 801aef4:	08021a14 	.word	0x08021a14

0801aef8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801aef8:	b580      	push	{r7, lr}
 801aefa:	b084      	sub	sp, #16
 801aefc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801aefe:	f7f0 fc25 	bl	800b74c <sys_now>
 801af02:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801af04:	4b17      	ldr	r3, [pc, #92]	@ (801af64 <sys_check_timeouts+0x6c>)
 801af06:	681b      	ldr	r3, [r3, #0]
 801af08:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801af0a:	68bb      	ldr	r3, [r7, #8]
 801af0c:	2b00      	cmp	r3, #0
 801af0e:	d022      	beq.n	801af56 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801af10:	68bb      	ldr	r3, [r7, #8]
 801af12:	685b      	ldr	r3, [r3, #4]
 801af14:	68fa      	ldr	r2, [r7, #12]
 801af16:	1ad3      	subs	r3, r2, r3
 801af18:	0fdb      	lsrs	r3, r3, #31
 801af1a:	f003 0301 	and.w	r3, r3, #1
 801af1e:	b2db      	uxtb	r3, r3
 801af20:	2b00      	cmp	r3, #0
 801af22:	d11a      	bne.n	801af5a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801af24:	68bb      	ldr	r3, [r7, #8]
 801af26:	681b      	ldr	r3, [r3, #0]
 801af28:	4a0e      	ldr	r2, [pc, #56]	@ (801af64 <sys_check_timeouts+0x6c>)
 801af2a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801af2c:	68bb      	ldr	r3, [r7, #8]
 801af2e:	689b      	ldr	r3, [r3, #8]
 801af30:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801af32:	68bb      	ldr	r3, [r7, #8]
 801af34:	68db      	ldr	r3, [r3, #12]
 801af36:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801af38:	68bb      	ldr	r3, [r7, #8]
 801af3a:	685b      	ldr	r3, [r3, #4]
 801af3c:	4a0a      	ldr	r2, [pc, #40]	@ (801af68 <sys_check_timeouts+0x70>)
 801af3e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801af40:	68b9      	ldr	r1, [r7, #8]
 801af42:	200a      	movs	r0, #10
 801af44:	f7f9 fb98 	bl	8014678 <memp_free>
    if (handler != NULL) {
 801af48:	687b      	ldr	r3, [r7, #4]
 801af4a:	2b00      	cmp	r3, #0
 801af4c:	d0da      	beq.n	801af04 <sys_check_timeouts+0xc>
      handler(arg);
 801af4e:	687b      	ldr	r3, [r7, #4]
 801af50:	6838      	ldr	r0, [r7, #0]
 801af52:	4798      	blx	r3
  do {
 801af54:	e7d6      	b.n	801af04 <sys_check_timeouts+0xc>
      return;
 801af56:	bf00      	nop
 801af58:	e000      	b.n	801af5c <sys_check_timeouts+0x64>
      return;
 801af5a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801af5c:	3710      	adds	r7, #16
 801af5e:	46bd      	mov	sp, r7
 801af60:	bd80      	pop	{r7, pc}
 801af62:	bf00      	nop
 801af64:	20012b4c 	.word	0x20012b4c
 801af68:	20012b50 	.word	0x20012b50

0801af6c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801af6c:	b580      	push	{r7, lr}
 801af6e:	b082      	sub	sp, #8
 801af70:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801af72:	4b16      	ldr	r3, [pc, #88]	@ (801afcc <sys_timeouts_sleeptime+0x60>)
 801af74:	681b      	ldr	r3, [r3, #0]
 801af76:	2b00      	cmp	r3, #0
 801af78:	d102      	bne.n	801af80 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801af7a:	f04f 33ff 	mov.w	r3, #4294967295
 801af7e:	e020      	b.n	801afc2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801af80:	f7f0 fbe4 	bl	800b74c <sys_now>
 801af84:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801af86:	4b11      	ldr	r3, [pc, #68]	@ (801afcc <sys_timeouts_sleeptime+0x60>)
 801af88:	681b      	ldr	r3, [r3, #0]
 801af8a:	685a      	ldr	r2, [r3, #4]
 801af8c:	687b      	ldr	r3, [r7, #4]
 801af8e:	1ad3      	subs	r3, r2, r3
 801af90:	0fdb      	lsrs	r3, r3, #31
 801af92:	f003 0301 	and.w	r3, r3, #1
 801af96:	b2db      	uxtb	r3, r3
 801af98:	2b00      	cmp	r3, #0
 801af9a:	d001      	beq.n	801afa0 <sys_timeouts_sleeptime+0x34>
    return 0;
 801af9c:	2300      	movs	r3, #0
 801af9e:	e010      	b.n	801afc2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801afa0:	4b0a      	ldr	r3, [pc, #40]	@ (801afcc <sys_timeouts_sleeptime+0x60>)
 801afa2:	681b      	ldr	r3, [r3, #0]
 801afa4:	685a      	ldr	r2, [r3, #4]
 801afa6:	687b      	ldr	r3, [r7, #4]
 801afa8:	1ad3      	subs	r3, r2, r3
 801afaa:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801afac:	683b      	ldr	r3, [r7, #0]
 801afae:	2b00      	cmp	r3, #0
 801afb0:	da06      	bge.n	801afc0 <sys_timeouts_sleeptime+0x54>
 801afb2:	4b07      	ldr	r3, [pc, #28]	@ (801afd0 <sys_timeouts_sleeptime+0x64>)
 801afb4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801afb8:	4906      	ldr	r1, [pc, #24]	@ (801afd4 <sys_timeouts_sleeptime+0x68>)
 801afba:	4807      	ldr	r0, [pc, #28]	@ (801afd8 <sys_timeouts_sleeptime+0x6c>)
 801afbc:	f003 f9d0 	bl	801e360 <iprintf>
    return ret;
 801afc0:	683b      	ldr	r3, [r7, #0]
  }
}
 801afc2:	4618      	mov	r0, r3
 801afc4:	3708      	adds	r7, #8
 801afc6:	46bd      	mov	sp, r7
 801afc8:	bd80      	pop	{r7, pc}
 801afca:	bf00      	nop
 801afcc:	20012b4c 	.word	0x20012b4c
 801afd0:	080219a0 	.word	0x080219a0
 801afd4:	08021a74 	.word	0x08021a74
 801afd8:	08021a14 	.word	0x08021a14

0801afdc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801afdc:	b580      	push	{r7, lr}
 801afde:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801afe0:	f003 f8be 	bl	801e160 <rand>
 801afe4:	4603      	mov	r3, r0
 801afe6:	b29b      	uxth	r3, r3
 801afe8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801afec:	b29b      	uxth	r3, r3
 801afee:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801aff2:	b29a      	uxth	r2, r3
 801aff4:	4b01      	ldr	r3, [pc, #4]	@ (801affc <udp_init+0x20>)
 801aff6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801aff8:	bf00      	nop
 801affa:	bd80      	pop	{r7, pc}
 801affc:	20000034 	.word	0x20000034

0801b000 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801b000:	b480      	push	{r7}
 801b002:	b083      	sub	sp, #12
 801b004:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801b006:	2300      	movs	r3, #0
 801b008:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801b00a:	4b17      	ldr	r3, [pc, #92]	@ (801b068 <udp_new_port+0x68>)
 801b00c:	881b      	ldrh	r3, [r3, #0]
 801b00e:	1c5a      	adds	r2, r3, #1
 801b010:	b291      	uxth	r1, r2
 801b012:	4a15      	ldr	r2, [pc, #84]	@ (801b068 <udp_new_port+0x68>)
 801b014:	8011      	strh	r1, [r2, #0]
 801b016:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801b01a:	4293      	cmp	r3, r2
 801b01c:	d103      	bne.n	801b026 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801b01e:	4b12      	ldr	r3, [pc, #72]	@ (801b068 <udp_new_port+0x68>)
 801b020:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801b024:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b026:	4b11      	ldr	r3, [pc, #68]	@ (801b06c <udp_new_port+0x6c>)
 801b028:	681b      	ldr	r3, [r3, #0]
 801b02a:	603b      	str	r3, [r7, #0]
 801b02c:	e011      	b.n	801b052 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801b02e:	683b      	ldr	r3, [r7, #0]
 801b030:	8a5a      	ldrh	r2, [r3, #18]
 801b032:	4b0d      	ldr	r3, [pc, #52]	@ (801b068 <udp_new_port+0x68>)
 801b034:	881b      	ldrh	r3, [r3, #0]
 801b036:	429a      	cmp	r2, r3
 801b038:	d108      	bne.n	801b04c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801b03a:	88fb      	ldrh	r3, [r7, #6]
 801b03c:	3301      	adds	r3, #1
 801b03e:	80fb      	strh	r3, [r7, #6]
 801b040:	88fb      	ldrh	r3, [r7, #6]
 801b042:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801b046:	d3e0      	bcc.n	801b00a <udp_new_port+0xa>
        return 0;
 801b048:	2300      	movs	r3, #0
 801b04a:	e007      	b.n	801b05c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b04c:	683b      	ldr	r3, [r7, #0]
 801b04e:	68db      	ldr	r3, [r3, #12]
 801b050:	603b      	str	r3, [r7, #0]
 801b052:	683b      	ldr	r3, [r7, #0]
 801b054:	2b00      	cmp	r3, #0
 801b056:	d1ea      	bne.n	801b02e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801b058:	4b03      	ldr	r3, [pc, #12]	@ (801b068 <udp_new_port+0x68>)
 801b05a:	881b      	ldrh	r3, [r3, #0]
}
 801b05c:	4618      	mov	r0, r3
 801b05e:	370c      	adds	r7, #12
 801b060:	46bd      	mov	sp, r7
 801b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b066:	4770      	bx	lr
 801b068:	20000034 	.word	0x20000034
 801b06c:	20012b58 	.word	0x20012b58

0801b070 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801b070:	b580      	push	{r7, lr}
 801b072:	b084      	sub	sp, #16
 801b074:	af00      	add	r7, sp, #0
 801b076:	60f8      	str	r0, [r7, #12]
 801b078:	60b9      	str	r1, [r7, #8]
 801b07a:	4613      	mov	r3, r2
 801b07c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801b07e:	68fb      	ldr	r3, [r7, #12]
 801b080:	2b00      	cmp	r3, #0
 801b082:	d105      	bne.n	801b090 <udp_input_local_match+0x20>
 801b084:	4b27      	ldr	r3, [pc, #156]	@ (801b124 <udp_input_local_match+0xb4>)
 801b086:	2287      	movs	r2, #135	@ 0x87
 801b088:	4927      	ldr	r1, [pc, #156]	@ (801b128 <udp_input_local_match+0xb8>)
 801b08a:	4828      	ldr	r0, [pc, #160]	@ (801b12c <udp_input_local_match+0xbc>)
 801b08c:	f003 f968 	bl	801e360 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801b090:	68bb      	ldr	r3, [r7, #8]
 801b092:	2b00      	cmp	r3, #0
 801b094:	d105      	bne.n	801b0a2 <udp_input_local_match+0x32>
 801b096:	4b23      	ldr	r3, [pc, #140]	@ (801b124 <udp_input_local_match+0xb4>)
 801b098:	2288      	movs	r2, #136	@ 0x88
 801b09a:	4925      	ldr	r1, [pc, #148]	@ (801b130 <udp_input_local_match+0xc0>)
 801b09c:	4823      	ldr	r0, [pc, #140]	@ (801b12c <udp_input_local_match+0xbc>)
 801b09e:	f003 f95f 	bl	801e360 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b0a2:	68fb      	ldr	r3, [r7, #12]
 801b0a4:	7a1b      	ldrb	r3, [r3, #8]
 801b0a6:	2b00      	cmp	r3, #0
 801b0a8:	d00b      	beq.n	801b0c2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b0aa:	68fb      	ldr	r3, [r7, #12]
 801b0ac:	7a1a      	ldrb	r2, [r3, #8]
 801b0ae:	4b21      	ldr	r3, [pc, #132]	@ (801b134 <udp_input_local_match+0xc4>)
 801b0b0:	685b      	ldr	r3, [r3, #4]
 801b0b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801b0b6:	3301      	adds	r3, #1
 801b0b8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b0ba:	429a      	cmp	r2, r3
 801b0bc:	d001      	beq.n	801b0c2 <udp_input_local_match+0x52>
    return 0;
 801b0be:	2300      	movs	r3, #0
 801b0c0:	e02b      	b.n	801b11a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801b0c2:	79fb      	ldrb	r3, [r7, #7]
 801b0c4:	2b00      	cmp	r3, #0
 801b0c6:	d018      	beq.n	801b0fa <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b0c8:	68fb      	ldr	r3, [r7, #12]
 801b0ca:	2b00      	cmp	r3, #0
 801b0cc:	d013      	beq.n	801b0f6 <udp_input_local_match+0x86>
 801b0ce:	68fb      	ldr	r3, [r7, #12]
 801b0d0:	681b      	ldr	r3, [r3, #0]
 801b0d2:	2b00      	cmp	r3, #0
 801b0d4:	d00f      	beq.n	801b0f6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b0d6:	4b17      	ldr	r3, [pc, #92]	@ (801b134 <udp_input_local_match+0xc4>)
 801b0d8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b0de:	d00a      	beq.n	801b0f6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801b0e0:	68fb      	ldr	r3, [r7, #12]
 801b0e2:	681a      	ldr	r2, [r3, #0]
 801b0e4:	4b13      	ldr	r3, [pc, #76]	@ (801b134 <udp_input_local_match+0xc4>)
 801b0e6:	695b      	ldr	r3, [r3, #20]
 801b0e8:	405a      	eors	r2, r3
 801b0ea:	68bb      	ldr	r3, [r7, #8]
 801b0ec:	3308      	adds	r3, #8
 801b0ee:	681b      	ldr	r3, [r3, #0]
 801b0f0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b0f2:	2b00      	cmp	r3, #0
 801b0f4:	d110      	bne.n	801b118 <udp_input_local_match+0xa8>
          return 1;
 801b0f6:	2301      	movs	r3, #1
 801b0f8:	e00f      	b.n	801b11a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801b0fa:	68fb      	ldr	r3, [r7, #12]
 801b0fc:	2b00      	cmp	r3, #0
 801b0fe:	d009      	beq.n	801b114 <udp_input_local_match+0xa4>
 801b100:	68fb      	ldr	r3, [r7, #12]
 801b102:	681b      	ldr	r3, [r3, #0]
 801b104:	2b00      	cmp	r3, #0
 801b106:	d005      	beq.n	801b114 <udp_input_local_match+0xa4>
 801b108:	68fb      	ldr	r3, [r7, #12]
 801b10a:	681a      	ldr	r2, [r3, #0]
 801b10c:	4b09      	ldr	r3, [pc, #36]	@ (801b134 <udp_input_local_match+0xc4>)
 801b10e:	695b      	ldr	r3, [r3, #20]
 801b110:	429a      	cmp	r2, r3
 801b112:	d101      	bne.n	801b118 <udp_input_local_match+0xa8>
        return 1;
 801b114:	2301      	movs	r3, #1
 801b116:	e000      	b.n	801b11a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801b118:	2300      	movs	r3, #0
}
 801b11a:	4618      	mov	r0, r3
 801b11c:	3710      	adds	r7, #16
 801b11e:	46bd      	mov	sp, r7
 801b120:	bd80      	pop	{r7, pc}
 801b122:	bf00      	nop
 801b124:	08021a88 	.word	0x08021a88
 801b128:	08021ab8 	.word	0x08021ab8
 801b12c:	08021adc 	.word	0x08021adc
 801b130:	08021b04 	.word	0x08021b04
 801b134:	2000f3a8 	.word	0x2000f3a8

0801b138 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801b138:	b590      	push	{r4, r7, lr}
 801b13a:	b08d      	sub	sp, #52	@ 0x34
 801b13c:	af02      	add	r7, sp, #8
 801b13e:	6078      	str	r0, [r7, #4]
 801b140:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801b142:	2300      	movs	r3, #0
 801b144:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801b146:	687b      	ldr	r3, [r7, #4]
 801b148:	2b00      	cmp	r3, #0
 801b14a:	d105      	bne.n	801b158 <udp_input+0x20>
 801b14c:	4b7c      	ldr	r3, [pc, #496]	@ (801b340 <udp_input+0x208>)
 801b14e:	22cf      	movs	r2, #207	@ 0xcf
 801b150:	497c      	ldr	r1, [pc, #496]	@ (801b344 <udp_input+0x20c>)
 801b152:	487d      	ldr	r0, [pc, #500]	@ (801b348 <udp_input+0x210>)
 801b154:	f003 f904 	bl	801e360 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801b158:	683b      	ldr	r3, [r7, #0]
 801b15a:	2b00      	cmp	r3, #0
 801b15c:	d105      	bne.n	801b16a <udp_input+0x32>
 801b15e:	4b78      	ldr	r3, [pc, #480]	@ (801b340 <udp_input+0x208>)
 801b160:	22d0      	movs	r2, #208	@ 0xd0
 801b162:	497a      	ldr	r1, [pc, #488]	@ (801b34c <udp_input+0x214>)
 801b164:	4878      	ldr	r0, [pc, #480]	@ (801b348 <udp_input+0x210>)
 801b166:	f003 f8fb 	bl	801e360 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801b16a:	687b      	ldr	r3, [r7, #4]
 801b16c:	895b      	ldrh	r3, [r3, #10]
 801b16e:	2b07      	cmp	r3, #7
 801b170:	d803      	bhi.n	801b17a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801b172:	6878      	ldr	r0, [r7, #4]
 801b174:	f7fa f924 	bl	80153c0 <pbuf_free>
    goto end;
 801b178:	e0de      	b.n	801b338 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801b17a:	687b      	ldr	r3, [r7, #4]
 801b17c:	685b      	ldr	r3, [r3, #4]
 801b17e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b180:	4b73      	ldr	r3, [pc, #460]	@ (801b350 <udp_input+0x218>)
 801b182:	695b      	ldr	r3, [r3, #20]
 801b184:	4a72      	ldr	r2, [pc, #456]	@ (801b350 <udp_input+0x218>)
 801b186:	6812      	ldr	r2, [r2, #0]
 801b188:	4611      	mov	r1, r2
 801b18a:	4618      	mov	r0, r3
 801b18c:	f001 ffa0 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801b190:	4603      	mov	r3, r0
 801b192:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801b194:	697b      	ldr	r3, [r7, #20]
 801b196:	881b      	ldrh	r3, [r3, #0]
 801b198:	b29b      	uxth	r3, r3
 801b19a:	4618      	mov	r0, r3
 801b19c:	f7f8 fd1e 	bl	8013bdc <lwip_htons>
 801b1a0:	4603      	mov	r3, r0
 801b1a2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801b1a4:	697b      	ldr	r3, [r7, #20]
 801b1a6:	885b      	ldrh	r3, [r3, #2]
 801b1a8:	b29b      	uxth	r3, r3
 801b1aa:	4618      	mov	r0, r3
 801b1ac:	f7f8 fd16 	bl	8013bdc <lwip_htons>
 801b1b0:	4603      	mov	r3, r0
 801b1b2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801b1b4:	2300      	movs	r3, #0
 801b1b6:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801b1b8:	2300      	movs	r3, #0
 801b1ba:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801b1bc:	2300      	movs	r3, #0
 801b1be:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b1c0:	4b64      	ldr	r3, [pc, #400]	@ (801b354 <udp_input+0x21c>)
 801b1c2:	681b      	ldr	r3, [r3, #0]
 801b1c4:	627b      	str	r3, [r7, #36]	@ 0x24
 801b1c6:	e054      	b.n	801b272 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801b1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b1ca:	8a5b      	ldrh	r3, [r3, #18]
 801b1cc:	89fa      	ldrh	r2, [r7, #14]
 801b1ce:	429a      	cmp	r2, r3
 801b1d0:	d14a      	bne.n	801b268 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801b1d2:	7cfb      	ldrb	r3, [r7, #19]
 801b1d4:	461a      	mov	r2, r3
 801b1d6:	6839      	ldr	r1, [r7, #0]
 801b1d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b1da:	f7ff ff49 	bl	801b070 <udp_input_local_match>
 801b1de:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801b1e0:	2b00      	cmp	r3, #0
 801b1e2:	d041      	beq.n	801b268 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801b1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b1e6:	7c1b      	ldrb	r3, [r3, #16]
 801b1e8:	f003 0304 	and.w	r3, r3, #4
 801b1ec:	2b00      	cmp	r3, #0
 801b1ee:	d11d      	bne.n	801b22c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801b1f0:	69fb      	ldr	r3, [r7, #28]
 801b1f2:	2b00      	cmp	r3, #0
 801b1f4:	d102      	bne.n	801b1fc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801b1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b1f8:	61fb      	str	r3, [r7, #28]
 801b1fa:	e017      	b.n	801b22c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801b1fc:	7cfb      	ldrb	r3, [r7, #19]
 801b1fe:	2b00      	cmp	r3, #0
 801b200:	d014      	beq.n	801b22c <udp_input+0xf4>
 801b202:	4b53      	ldr	r3, [pc, #332]	@ (801b350 <udp_input+0x218>)
 801b204:	695b      	ldr	r3, [r3, #20]
 801b206:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b20a:	d10f      	bne.n	801b22c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801b20c:	69fb      	ldr	r3, [r7, #28]
 801b20e:	681a      	ldr	r2, [r3, #0]
 801b210:	683b      	ldr	r3, [r7, #0]
 801b212:	3304      	adds	r3, #4
 801b214:	681b      	ldr	r3, [r3, #0]
 801b216:	429a      	cmp	r2, r3
 801b218:	d008      	beq.n	801b22c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801b21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b21c:	681a      	ldr	r2, [r3, #0]
 801b21e:	683b      	ldr	r3, [r7, #0]
 801b220:	3304      	adds	r3, #4
 801b222:	681b      	ldr	r3, [r3, #0]
 801b224:	429a      	cmp	r2, r3
 801b226:	d101      	bne.n	801b22c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801b228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b22a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801b22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b22e:	8a9b      	ldrh	r3, [r3, #20]
 801b230:	8a3a      	ldrh	r2, [r7, #16]
 801b232:	429a      	cmp	r2, r3
 801b234:	d118      	bne.n	801b268 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b238:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801b23a:	2b00      	cmp	r3, #0
 801b23c:	d005      	beq.n	801b24a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801b23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b240:	685a      	ldr	r2, [r3, #4]
 801b242:	4b43      	ldr	r3, [pc, #268]	@ (801b350 <udp_input+0x218>)
 801b244:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b246:	429a      	cmp	r2, r3
 801b248:	d10e      	bne.n	801b268 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801b24a:	6a3b      	ldr	r3, [r7, #32]
 801b24c:	2b00      	cmp	r3, #0
 801b24e:	d014      	beq.n	801b27a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801b250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b252:	68da      	ldr	r2, [r3, #12]
 801b254:	6a3b      	ldr	r3, [r7, #32]
 801b256:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801b258:	4b3e      	ldr	r3, [pc, #248]	@ (801b354 <udp_input+0x21c>)
 801b25a:	681a      	ldr	r2, [r3, #0]
 801b25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b25e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801b260:	4a3c      	ldr	r2, [pc, #240]	@ (801b354 <udp_input+0x21c>)
 801b262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b264:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801b266:	e008      	b.n	801b27a <udp_input+0x142>
      }
    }

    prev = pcb;
 801b268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b26a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b26e:	68db      	ldr	r3, [r3, #12]
 801b270:	627b      	str	r3, [r7, #36]	@ 0x24
 801b272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b274:	2b00      	cmp	r3, #0
 801b276:	d1a7      	bne.n	801b1c8 <udp_input+0x90>
 801b278:	e000      	b.n	801b27c <udp_input+0x144>
        break;
 801b27a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801b27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b27e:	2b00      	cmp	r3, #0
 801b280:	d101      	bne.n	801b286 <udp_input+0x14e>
    pcb = uncon_pcb;
 801b282:	69fb      	ldr	r3, [r7, #28]
 801b284:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801b286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b288:	2b00      	cmp	r3, #0
 801b28a:	d002      	beq.n	801b292 <udp_input+0x15a>
    for_us = 1;
 801b28c:	2301      	movs	r3, #1
 801b28e:	76fb      	strb	r3, [r7, #27]
 801b290:	e00a      	b.n	801b2a8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801b292:	683b      	ldr	r3, [r7, #0]
 801b294:	3304      	adds	r3, #4
 801b296:	681a      	ldr	r2, [r3, #0]
 801b298:	4b2d      	ldr	r3, [pc, #180]	@ (801b350 <udp_input+0x218>)
 801b29a:	695b      	ldr	r3, [r3, #20]
 801b29c:	429a      	cmp	r2, r3
 801b29e:	bf0c      	ite	eq
 801b2a0:	2301      	moveq	r3, #1
 801b2a2:	2300      	movne	r3, #0
 801b2a4:	b2db      	uxtb	r3, r3
 801b2a6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801b2a8:	7efb      	ldrb	r3, [r7, #27]
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	d041      	beq.n	801b332 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801b2ae:	2108      	movs	r1, #8
 801b2b0:	6878      	ldr	r0, [r7, #4]
 801b2b2:	f7f9 ffff 	bl	80152b4 <pbuf_remove_header>
 801b2b6:	4603      	mov	r3, r0
 801b2b8:	2b00      	cmp	r3, #0
 801b2ba:	d00a      	beq.n	801b2d2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801b2bc:	4b20      	ldr	r3, [pc, #128]	@ (801b340 <udp_input+0x208>)
 801b2be:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801b2c2:	4925      	ldr	r1, [pc, #148]	@ (801b358 <udp_input+0x220>)
 801b2c4:	4820      	ldr	r0, [pc, #128]	@ (801b348 <udp_input+0x210>)
 801b2c6:	f003 f84b 	bl	801e360 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801b2ca:	6878      	ldr	r0, [r7, #4]
 801b2cc:	f7fa f878 	bl	80153c0 <pbuf_free>
      goto end;
 801b2d0:	e032      	b.n	801b338 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801b2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2d4:	2b00      	cmp	r3, #0
 801b2d6:	d012      	beq.n	801b2fe <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801b2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2da:	699b      	ldr	r3, [r3, #24]
 801b2dc:	2b00      	cmp	r3, #0
 801b2de:	d00a      	beq.n	801b2f6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801b2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2e2:	699c      	ldr	r4, [r3, #24]
 801b2e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2e6:	69d8      	ldr	r0, [r3, #28]
 801b2e8:	8a3b      	ldrh	r3, [r7, #16]
 801b2ea:	9300      	str	r3, [sp, #0]
 801b2ec:	4b1b      	ldr	r3, [pc, #108]	@ (801b35c <udp_input+0x224>)
 801b2ee:	687a      	ldr	r2, [r7, #4]
 801b2f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b2f2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801b2f4:	e021      	b.n	801b33a <udp_input+0x202>
        pbuf_free(p);
 801b2f6:	6878      	ldr	r0, [r7, #4]
 801b2f8:	f7fa f862 	bl	80153c0 <pbuf_free>
        goto end;
 801b2fc:	e01c      	b.n	801b338 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801b2fe:	7cfb      	ldrb	r3, [r7, #19]
 801b300:	2b00      	cmp	r3, #0
 801b302:	d112      	bne.n	801b32a <udp_input+0x1f2>
 801b304:	4b12      	ldr	r3, [pc, #72]	@ (801b350 <udp_input+0x218>)
 801b306:	695b      	ldr	r3, [r3, #20]
 801b308:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b30c:	2be0      	cmp	r3, #224	@ 0xe0
 801b30e:	d00c      	beq.n	801b32a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801b310:	4b0f      	ldr	r3, [pc, #60]	@ (801b350 <udp_input+0x218>)
 801b312:	899b      	ldrh	r3, [r3, #12]
 801b314:	3308      	adds	r3, #8
 801b316:	b29b      	uxth	r3, r3
 801b318:	b21b      	sxth	r3, r3
 801b31a:	4619      	mov	r1, r3
 801b31c:	6878      	ldr	r0, [r7, #4]
 801b31e:	f7fa f83c 	bl	801539a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801b322:	2103      	movs	r1, #3
 801b324:	6878      	ldr	r0, [r7, #4]
 801b326:	f001 fbb3 	bl	801ca90 <icmp_dest_unreach>
      pbuf_free(p);
 801b32a:	6878      	ldr	r0, [r7, #4]
 801b32c:	f7fa f848 	bl	80153c0 <pbuf_free>
  return;
 801b330:	e003      	b.n	801b33a <udp_input+0x202>
    pbuf_free(p);
 801b332:	6878      	ldr	r0, [r7, #4]
 801b334:	f7fa f844 	bl	80153c0 <pbuf_free>
  return;
 801b338:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801b33a:	372c      	adds	r7, #44	@ 0x2c
 801b33c:	46bd      	mov	sp, r7
 801b33e:	bd90      	pop	{r4, r7, pc}
 801b340:	08021a88 	.word	0x08021a88
 801b344:	08021b2c 	.word	0x08021b2c
 801b348:	08021adc 	.word	0x08021adc
 801b34c:	08021b44 	.word	0x08021b44
 801b350:	2000f3a8 	.word	0x2000f3a8
 801b354:	20012b58 	.word	0x20012b58
 801b358:	08021b60 	.word	0x08021b60
 801b35c:	2000f3b8 	.word	0x2000f3b8

0801b360 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801b360:	b580      	push	{r7, lr}
 801b362:	b082      	sub	sp, #8
 801b364:	af00      	add	r7, sp, #0
 801b366:	6078      	str	r0, [r7, #4]
 801b368:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801b36a:	687b      	ldr	r3, [r7, #4]
 801b36c:	2b00      	cmp	r3, #0
 801b36e:	d109      	bne.n	801b384 <udp_send+0x24>
 801b370:	4b11      	ldr	r3, [pc, #68]	@ (801b3b8 <udp_send+0x58>)
 801b372:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801b376:	4911      	ldr	r1, [pc, #68]	@ (801b3bc <udp_send+0x5c>)
 801b378:	4811      	ldr	r0, [pc, #68]	@ (801b3c0 <udp_send+0x60>)
 801b37a:	f002 fff1 	bl	801e360 <iprintf>
 801b37e:	f06f 030f 	mvn.w	r3, #15
 801b382:	e015      	b.n	801b3b0 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801b384:	683b      	ldr	r3, [r7, #0]
 801b386:	2b00      	cmp	r3, #0
 801b388:	d109      	bne.n	801b39e <udp_send+0x3e>
 801b38a:	4b0b      	ldr	r3, [pc, #44]	@ (801b3b8 <udp_send+0x58>)
 801b38c:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801b390:	490c      	ldr	r1, [pc, #48]	@ (801b3c4 <udp_send+0x64>)
 801b392:	480b      	ldr	r0, [pc, #44]	@ (801b3c0 <udp_send+0x60>)
 801b394:	f002 ffe4 	bl	801e360 <iprintf>
 801b398:	f06f 030f 	mvn.w	r3, #15
 801b39c:	e008      	b.n	801b3b0 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801b39e:	687b      	ldr	r3, [r7, #4]
 801b3a0:	1d1a      	adds	r2, r3, #4
 801b3a2:	687b      	ldr	r3, [r7, #4]
 801b3a4:	8a9b      	ldrh	r3, [r3, #20]
 801b3a6:	6839      	ldr	r1, [r7, #0]
 801b3a8:	6878      	ldr	r0, [r7, #4]
 801b3aa:	f000 f80d 	bl	801b3c8 <udp_sendto>
 801b3ae:	4603      	mov	r3, r0
}
 801b3b0:	4618      	mov	r0, r3
 801b3b2:	3708      	adds	r7, #8
 801b3b4:	46bd      	mov	sp, r7
 801b3b6:	bd80      	pop	{r7, pc}
 801b3b8:	08021a88 	.word	0x08021a88
 801b3bc:	08021b7c 	.word	0x08021b7c
 801b3c0:	08021adc 	.word	0x08021adc
 801b3c4:	08021b94 	.word	0x08021b94

0801b3c8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801b3c8:	b580      	push	{r7, lr}
 801b3ca:	b088      	sub	sp, #32
 801b3cc:	af02      	add	r7, sp, #8
 801b3ce:	60f8      	str	r0, [r7, #12]
 801b3d0:	60b9      	str	r1, [r7, #8]
 801b3d2:	607a      	str	r2, [r7, #4]
 801b3d4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801b3d6:	68fb      	ldr	r3, [r7, #12]
 801b3d8:	2b00      	cmp	r3, #0
 801b3da:	d109      	bne.n	801b3f0 <udp_sendto+0x28>
 801b3dc:	4b23      	ldr	r3, [pc, #140]	@ (801b46c <udp_sendto+0xa4>)
 801b3de:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801b3e2:	4923      	ldr	r1, [pc, #140]	@ (801b470 <udp_sendto+0xa8>)
 801b3e4:	4823      	ldr	r0, [pc, #140]	@ (801b474 <udp_sendto+0xac>)
 801b3e6:	f002 ffbb 	bl	801e360 <iprintf>
 801b3ea:	f06f 030f 	mvn.w	r3, #15
 801b3ee:	e038      	b.n	801b462 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801b3f0:	68bb      	ldr	r3, [r7, #8]
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	d109      	bne.n	801b40a <udp_sendto+0x42>
 801b3f6:	4b1d      	ldr	r3, [pc, #116]	@ (801b46c <udp_sendto+0xa4>)
 801b3f8:	f240 2219 	movw	r2, #537	@ 0x219
 801b3fc:	491e      	ldr	r1, [pc, #120]	@ (801b478 <udp_sendto+0xb0>)
 801b3fe:	481d      	ldr	r0, [pc, #116]	@ (801b474 <udp_sendto+0xac>)
 801b400:	f002 ffae 	bl	801e360 <iprintf>
 801b404:	f06f 030f 	mvn.w	r3, #15
 801b408:	e02b      	b.n	801b462 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801b40a:	687b      	ldr	r3, [r7, #4]
 801b40c:	2b00      	cmp	r3, #0
 801b40e:	d109      	bne.n	801b424 <udp_sendto+0x5c>
 801b410:	4b16      	ldr	r3, [pc, #88]	@ (801b46c <udp_sendto+0xa4>)
 801b412:	f240 221a 	movw	r2, #538	@ 0x21a
 801b416:	4919      	ldr	r1, [pc, #100]	@ (801b47c <udp_sendto+0xb4>)
 801b418:	4816      	ldr	r0, [pc, #88]	@ (801b474 <udp_sendto+0xac>)
 801b41a:	f002 ffa1 	bl	801e360 <iprintf>
 801b41e:	f06f 030f 	mvn.w	r3, #15
 801b422:	e01e      	b.n	801b462 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801b424:	68fb      	ldr	r3, [r7, #12]
 801b426:	7a1b      	ldrb	r3, [r3, #8]
 801b428:	2b00      	cmp	r3, #0
 801b42a:	d006      	beq.n	801b43a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801b42c:	68fb      	ldr	r3, [r7, #12]
 801b42e:	7a1b      	ldrb	r3, [r3, #8]
 801b430:	4618      	mov	r0, r3
 801b432:	f7f9 fc37 	bl	8014ca4 <netif_get_by_index>
 801b436:	6178      	str	r0, [r7, #20]
 801b438:	e003      	b.n	801b442 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801b43a:	6878      	ldr	r0, [r7, #4]
 801b43c:	f001 fbb2 	bl	801cba4 <ip4_route>
 801b440:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801b442:	697b      	ldr	r3, [r7, #20]
 801b444:	2b00      	cmp	r3, #0
 801b446:	d102      	bne.n	801b44e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801b448:	f06f 0303 	mvn.w	r3, #3
 801b44c:	e009      	b.n	801b462 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801b44e:	887a      	ldrh	r2, [r7, #2]
 801b450:	697b      	ldr	r3, [r7, #20]
 801b452:	9300      	str	r3, [sp, #0]
 801b454:	4613      	mov	r3, r2
 801b456:	687a      	ldr	r2, [r7, #4]
 801b458:	68b9      	ldr	r1, [r7, #8]
 801b45a:	68f8      	ldr	r0, [r7, #12]
 801b45c:	f000 f810 	bl	801b480 <udp_sendto_if>
 801b460:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801b462:	4618      	mov	r0, r3
 801b464:	3718      	adds	r7, #24
 801b466:	46bd      	mov	sp, r7
 801b468:	bd80      	pop	{r7, pc}
 801b46a:	bf00      	nop
 801b46c:	08021a88 	.word	0x08021a88
 801b470:	08021bac 	.word	0x08021bac
 801b474:	08021adc 	.word	0x08021adc
 801b478:	08021bc4 	.word	0x08021bc4
 801b47c:	08021be0 	.word	0x08021be0

0801b480 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801b480:	b580      	push	{r7, lr}
 801b482:	b088      	sub	sp, #32
 801b484:	af02      	add	r7, sp, #8
 801b486:	60f8      	str	r0, [r7, #12]
 801b488:	60b9      	str	r1, [r7, #8]
 801b48a:	607a      	str	r2, [r7, #4]
 801b48c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801b48e:	68fb      	ldr	r3, [r7, #12]
 801b490:	2b00      	cmp	r3, #0
 801b492:	d109      	bne.n	801b4a8 <udp_sendto_if+0x28>
 801b494:	4b2e      	ldr	r3, [pc, #184]	@ (801b550 <udp_sendto_if+0xd0>)
 801b496:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b49a:	492e      	ldr	r1, [pc, #184]	@ (801b554 <udp_sendto_if+0xd4>)
 801b49c:	482e      	ldr	r0, [pc, #184]	@ (801b558 <udp_sendto_if+0xd8>)
 801b49e:	f002 ff5f 	bl	801e360 <iprintf>
 801b4a2:	f06f 030f 	mvn.w	r3, #15
 801b4a6:	e04f      	b.n	801b548 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801b4a8:	68bb      	ldr	r3, [r7, #8]
 801b4aa:	2b00      	cmp	r3, #0
 801b4ac:	d109      	bne.n	801b4c2 <udp_sendto_if+0x42>
 801b4ae:	4b28      	ldr	r3, [pc, #160]	@ (801b550 <udp_sendto_if+0xd0>)
 801b4b0:	f240 2281 	movw	r2, #641	@ 0x281
 801b4b4:	4929      	ldr	r1, [pc, #164]	@ (801b55c <udp_sendto_if+0xdc>)
 801b4b6:	4828      	ldr	r0, [pc, #160]	@ (801b558 <udp_sendto_if+0xd8>)
 801b4b8:	f002 ff52 	bl	801e360 <iprintf>
 801b4bc:	f06f 030f 	mvn.w	r3, #15
 801b4c0:	e042      	b.n	801b548 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801b4c2:	687b      	ldr	r3, [r7, #4]
 801b4c4:	2b00      	cmp	r3, #0
 801b4c6:	d109      	bne.n	801b4dc <udp_sendto_if+0x5c>
 801b4c8:	4b21      	ldr	r3, [pc, #132]	@ (801b550 <udp_sendto_if+0xd0>)
 801b4ca:	f240 2282 	movw	r2, #642	@ 0x282
 801b4ce:	4924      	ldr	r1, [pc, #144]	@ (801b560 <udp_sendto_if+0xe0>)
 801b4d0:	4821      	ldr	r0, [pc, #132]	@ (801b558 <udp_sendto_if+0xd8>)
 801b4d2:	f002 ff45 	bl	801e360 <iprintf>
 801b4d6:	f06f 030f 	mvn.w	r3, #15
 801b4da:	e035      	b.n	801b548 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801b4dc:	6a3b      	ldr	r3, [r7, #32]
 801b4de:	2b00      	cmp	r3, #0
 801b4e0:	d109      	bne.n	801b4f6 <udp_sendto_if+0x76>
 801b4e2:	4b1b      	ldr	r3, [pc, #108]	@ (801b550 <udp_sendto_if+0xd0>)
 801b4e4:	f240 2283 	movw	r2, #643	@ 0x283
 801b4e8:	491e      	ldr	r1, [pc, #120]	@ (801b564 <udp_sendto_if+0xe4>)
 801b4ea:	481b      	ldr	r0, [pc, #108]	@ (801b558 <udp_sendto_if+0xd8>)
 801b4ec:	f002 ff38 	bl	801e360 <iprintf>
 801b4f0:	f06f 030f 	mvn.w	r3, #15
 801b4f4:	e028      	b.n	801b548 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b4f6:	68fb      	ldr	r3, [r7, #12]
 801b4f8:	2b00      	cmp	r3, #0
 801b4fa:	d009      	beq.n	801b510 <udp_sendto_if+0x90>
 801b4fc:	68fb      	ldr	r3, [r7, #12]
 801b4fe:	681b      	ldr	r3, [r3, #0]
 801b500:	2b00      	cmp	r3, #0
 801b502:	d005      	beq.n	801b510 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801b504:	68fb      	ldr	r3, [r7, #12]
 801b506:	681b      	ldr	r3, [r3, #0]
 801b508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b50c:	2be0      	cmp	r3, #224	@ 0xe0
 801b50e:	d103      	bne.n	801b518 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801b510:	6a3b      	ldr	r3, [r7, #32]
 801b512:	3304      	adds	r3, #4
 801b514:	617b      	str	r3, [r7, #20]
 801b516:	e00b      	b.n	801b530 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801b518:	68fb      	ldr	r3, [r7, #12]
 801b51a:	681a      	ldr	r2, [r3, #0]
 801b51c:	6a3b      	ldr	r3, [r7, #32]
 801b51e:	3304      	adds	r3, #4
 801b520:	681b      	ldr	r3, [r3, #0]
 801b522:	429a      	cmp	r2, r3
 801b524:	d002      	beq.n	801b52c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801b526:	f06f 0303 	mvn.w	r3, #3
 801b52a:	e00d      	b.n	801b548 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801b52c:	68fb      	ldr	r3, [r7, #12]
 801b52e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801b530:	887a      	ldrh	r2, [r7, #2]
 801b532:	697b      	ldr	r3, [r7, #20]
 801b534:	9301      	str	r3, [sp, #4]
 801b536:	6a3b      	ldr	r3, [r7, #32]
 801b538:	9300      	str	r3, [sp, #0]
 801b53a:	4613      	mov	r3, r2
 801b53c:	687a      	ldr	r2, [r7, #4]
 801b53e:	68b9      	ldr	r1, [r7, #8]
 801b540:	68f8      	ldr	r0, [r7, #12]
 801b542:	f000 f811 	bl	801b568 <udp_sendto_if_src>
 801b546:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801b548:	4618      	mov	r0, r3
 801b54a:	3718      	adds	r7, #24
 801b54c:	46bd      	mov	sp, r7
 801b54e:	bd80      	pop	{r7, pc}
 801b550:	08021a88 	.word	0x08021a88
 801b554:	08021bfc 	.word	0x08021bfc
 801b558:	08021adc 	.word	0x08021adc
 801b55c:	08021c18 	.word	0x08021c18
 801b560:	08021c34 	.word	0x08021c34
 801b564:	08021c54 	.word	0x08021c54

0801b568 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801b568:	b580      	push	{r7, lr}
 801b56a:	b08c      	sub	sp, #48	@ 0x30
 801b56c:	af04      	add	r7, sp, #16
 801b56e:	60f8      	str	r0, [r7, #12]
 801b570:	60b9      	str	r1, [r7, #8]
 801b572:	607a      	str	r2, [r7, #4]
 801b574:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801b576:	68fb      	ldr	r3, [r7, #12]
 801b578:	2b00      	cmp	r3, #0
 801b57a:	d109      	bne.n	801b590 <udp_sendto_if_src+0x28>
 801b57c:	4b65      	ldr	r3, [pc, #404]	@ (801b714 <udp_sendto_if_src+0x1ac>)
 801b57e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801b582:	4965      	ldr	r1, [pc, #404]	@ (801b718 <udp_sendto_if_src+0x1b0>)
 801b584:	4865      	ldr	r0, [pc, #404]	@ (801b71c <udp_sendto_if_src+0x1b4>)
 801b586:	f002 feeb 	bl	801e360 <iprintf>
 801b58a:	f06f 030f 	mvn.w	r3, #15
 801b58e:	e0bc      	b.n	801b70a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801b590:	68bb      	ldr	r3, [r7, #8]
 801b592:	2b00      	cmp	r3, #0
 801b594:	d109      	bne.n	801b5aa <udp_sendto_if_src+0x42>
 801b596:	4b5f      	ldr	r3, [pc, #380]	@ (801b714 <udp_sendto_if_src+0x1ac>)
 801b598:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801b59c:	4960      	ldr	r1, [pc, #384]	@ (801b720 <udp_sendto_if_src+0x1b8>)
 801b59e:	485f      	ldr	r0, [pc, #380]	@ (801b71c <udp_sendto_if_src+0x1b4>)
 801b5a0:	f002 fede 	bl	801e360 <iprintf>
 801b5a4:	f06f 030f 	mvn.w	r3, #15
 801b5a8:	e0af      	b.n	801b70a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801b5aa:	687b      	ldr	r3, [r7, #4]
 801b5ac:	2b00      	cmp	r3, #0
 801b5ae:	d109      	bne.n	801b5c4 <udp_sendto_if_src+0x5c>
 801b5b0:	4b58      	ldr	r3, [pc, #352]	@ (801b714 <udp_sendto_if_src+0x1ac>)
 801b5b2:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801b5b6:	495b      	ldr	r1, [pc, #364]	@ (801b724 <udp_sendto_if_src+0x1bc>)
 801b5b8:	4858      	ldr	r0, [pc, #352]	@ (801b71c <udp_sendto_if_src+0x1b4>)
 801b5ba:	f002 fed1 	bl	801e360 <iprintf>
 801b5be:	f06f 030f 	mvn.w	r3, #15
 801b5c2:	e0a2      	b.n	801b70a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801b5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b5c6:	2b00      	cmp	r3, #0
 801b5c8:	d109      	bne.n	801b5de <udp_sendto_if_src+0x76>
 801b5ca:	4b52      	ldr	r3, [pc, #328]	@ (801b714 <udp_sendto_if_src+0x1ac>)
 801b5cc:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801b5d0:	4955      	ldr	r1, [pc, #340]	@ (801b728 <udp_sendto_if_src+0x1c0>)
 801b5d2:	4852      	ldr	r0, [pc, #328]	@ (801b71c <udp_sendto_if_src+0x1b4>)
 801b5d4:	f002 fec4 	bl	801e360 <iprintf>
 801b5d8:	f06f 030f 	mvn.w	r3, #15
 801b5dc:	e095      	b.n	801b70a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801b5de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b5e0:	2b00      	cmp	r3, #0
 801b5e2:	d109      	bne.n	801b5f8 <udp_sendto_if_src+0x90>
 801b5e4:	4b4b      	ldr	r3, [pc, #300]	@ (801b714 <udp_sendto_if_src+0x1ac>)
 801b5e6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801b5ea:	4950      	ldr	r1, [pc, #320]	@ (801b72c <udp_sendto_if_src+0x1c4>)
 801b5ec:	484b      	ldr	r0, [pc, #300]	@ (801b71c <udp_sendto_if_src+0x1b4>)
 801b5ee:	f002 feb7 	bl	801e360 <iprintf>
 801b5f2:	f06f 030f 	mvn.w	r3, #15
 801b5f6:	e088      	b.n	801b70a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801b5f8:	68fb      	ldr	r3, [r7, #12]
 801b5fa:	8a5b      	ldrh	r3, [r3, #18]
 801b5fc:	2b00      	cmp	r3, #0
 801b5fe:	d10f      	bne.n	801b620 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801b600:	68f9      	ldr	r1, [r7, #12]
 801b602:	68fb      	ldr	r3, [r7, #12]
 801b604:	8a5b      	ldrh	r3, [r3, #18]
 801b606:	461a      	mov	r2, r3
 801b608:	68f8      	ldr	r0, [r7, #12]
 801b60a:	f000 f893 	bl	801b734 <udp_bind>
 801b60e:	4603      	mov	r3, r0
 801b610:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801b612:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801b616:	2b00      	cmp	r3, #0
 801b618:	d002      	beq.n	801b620 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801b61a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801b61e:	e074      	b.n	801b70a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801b620:	68bb      	ldr	r3, [r7, #8]
 801b622:	891b      	ldrh	r3, [r3, #8]
 801b624:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801b628:	4293      	cmp	r3, r2
 801b62a:	d902      	bls.n	801b632 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801b62c:	f04f 33ff 	mov.w	r3, #4294967295
 801b630:	e06b      	b.n	801b70a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801b632:	2108      	movs	r1, #8
 801b634:	68b8      	ldr	r0, [r7, #8]
 801b636:	f7f9 fe2d 	bl	8015294 <pbuf_add_header>
 801b63a:	4603      	mov	r3, r0
 801b63c:	2b00      	cmp	r3, #0
 801b63e:	d015      	beq.n	801b66c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801b640:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b644:	2108      	movs	r1, #8
 801b646:	2022      	movs	r0, #34	@ 0x22
 801b648:	f7f9 fbd6 	bl	8014df8 <pbuf_alloc>
 801b64c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801b64e:	69fb      	ldr	r3, [r7, #28]
 801b650:	2b00      	cmp	r3, #0
 801b652:	d102      	bne.n	801b65a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801b654:	f04f 33ff 	mov.w	r3, #4294967295
 801b658:	e057      	b.n	801b70a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801b65a:	68bb      	ldr	r3, [r7, #8]
 801b65c:	891b      	ldrh	r3, [r3, #8]
 801b65e:	2b00      	cmp	r3, #0
 801b660:	d006      	beq.n	801b670 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801b662:	68b9      	ldr	r1, [r7, #8]
 801b664:	69f8      	ldr	r0, [r7, #28]
 801b666:	f7f9 ffcf 	bl	8015608 <pbuf_chain>
 801b66a:	e001      	b.n	801b670 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801b66c:	68bb      	ldr	r3, [r7, #8]
 801b66e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801b670:	69fb      	ldr	r3, [r7, #28]
 801b672:	895b      	ldrh	r3, [r3, #10]
 801b674:	2b07      	cmp	r3, #7
 801b676:	d806      	bhi.n	801b686 <udp_sendto_if_src+0x11e>
 801b678:	4b26      	ldr	r3, [pc, #152]	@ (801b714 <udp_sendto_if_src+0x1ac>)
 801b67a:	f240 320d 	movw	r2, #781	@ 0x30d
 801b67e:	492c      	ldr	r1, [pc, #176]	@ (801b730 <udp_sendto_if_src+0x1c8>)
 801b680:	4826      	ldr	r0, [pc, #152]	@ (801b71c <udp_sendto_if_src+0x1b4>)
 801b682:	f002 fe6d 	bl	801e360 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801b686:	69fb      	ldr	r3, [r7, #28]
 801b688:	685b      	ldr	r3, [r3, #4]
 801b68a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801b68c:	68fb      	ldr	r3, [r7, #12]
 801b68e:	8a5b      	ldrh	r3, [r3, #18]
 801b690:	4618      	mov	r0, r3
 801b692:	f7f8 faa3 	bl	8013bdc <lwip_htons>
 801b696:	4603      	mov	r3, r0
 801b698:	461a      	mov	r2, r3
 801b69a:	697b      	ldr	r3, [r7, #20]
 801b69c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801b69e:	887b      	ldrh	r3, [r7, #2]
 801b6a0:	4618      	mov	r0, r3
 801b6a2:	f7f8 fa9b 	bl	8013bdc <lwip_htons>
 801b6a6:	4603      	mov	r3, r0
 801b6a8:	461a      	mov	r2, r3
 801b6aa:	697b      	ldr	r3, [r7, #20]
 801b6ac:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801b6ae:	697b      	ldr	r3, [r7, #20]
 801b6b0:	2200      	movs	r2, #0
 801b6b2:	719a      	strb	r2, [r3, #6]
 801b6b4:	2200      	movs	r2, #0
 801b6b6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801b6b8:	69fb      	ldr	r3, [r7, #28]
 801b6ba:	891b      	ldrh	r3, [r3, #8]
 801b6bc:	4618      	mov	r0, r3
 801b6be:	f7f8 fa8d 	bl	8013bdc <lwip_htons>
 801b6c2:	4603      	mov	r3, r0
 801b6c4:	461a      	mov	r2, r3
 801b6c6:	697b      	ldr	r3, [r7, #20]
 801b6c8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801b6ca:	2311      	movs	r3, #17
 801b6cc:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801b6ce:	68fb      	ldr	r3, [r7, #12]
 801b6d0:	7adb      	ldrb	r3, [r3, #11]
 801b6d2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801b6d4:	68fb      	ldr	r3, [r7, #12]
 801b6d6:	7a9b      	ldrb	r3, [r3, #10]
 801b6d8:	7cb9      	ldrb	r1, [r7, #18]
 801b6da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b6dc:	9202      	str	r2, [sp, #8]
 801b6de:	7cfa      	ldrb	r2, [r7, #19]
 801b6e0:	9201      	str	r2, [sp, #4]
 801b6e2:	9300      	str	r3, [sp, #0]
 801b6e4:	460b      	mov	r3, r1
 801b6e6:	687a      	ldr	r2, [r7, #4]
 801b6e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b6ea:	69f8      	ldr	r0, [r7, #28]
 801b6ec:	f001 fc42 	bl	801cf74 <ip4_output_if_src>
 801b6f0:	4603      	mov	r3, r0
 801b6f2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801b6f4:	69fa      	ldr	r2, [r7, #28]
 801b6f6:	68bb      	ldr	r3, [r7, #8]
 801b6f8:	429a      	cmp	r2, r3
 801b6fa:	d004      	beq.n	801b706 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801b6fc:	69f8      	ldr	r0, [r7, #28]
 801b6fe:	f7f9 fe5f 	bl	80153c0 <pbuf_free>
    q = NULL;
 801b702:	2300      	movs	r3, #0
 801b704:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801b706:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801b70a:	4618      	mov	r0, r3
 801b70c:	3720      	adds	r7, #32
 801b70e:	46bd      	mov	sp, r7
 801b710:	bd80      	pop	{r7, pc}
 801b712:	bf00      	nop
 801b714:	08021a88 	.word	0x08021a88
 801b718:	08021c74 	.word	0x08021c74
 801b71c:	08021adc 	.word	0x08021adc
 801b720:	08021c94 	.word	0x08021c94
 801b724:	08021cb4 	.word	0x08021cb4
 801b728:	08021cd8 	.word	0x08021cd8
 801b72c:	08021cfc 	.word	0x08021cfc
 801b730:	08021d20 	.word	0x08021d20

0801b734 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b734:	b580      	push	{r7, lr}
 801b736:	b086      	sub	sp, #24
 801b738:	af00      	add	r7, sp, #0
 801b73a:	60f8      	str	r0, [r7, #12]
 801b73c:	60b9      	str	r1, [r7, #8]
 801b73e:	4613      	mov	r3, r2
 801b740:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801b742:	68bb      	ldr	r3, [r7, #8]
 801b744:	2b00      	cmp	r3, #0
 801b746:	d101      	bne.n	801b74c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801b748:	4b39      	ldr	r3, [pc, #228]	@ (801b830 <udp_bind+0xfc>)
 801b74a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b74c:	68fb      	ldr	r3, [r7, #12]
 801b74e:	2b00      	cmp	r3, #0
 801b750:	d109      	bne.n	801b766 <udp_bind+0x32>
 801b752:	4b38      	ldr	r3, [pc, #224]	@ (801b834 <udp_bind+0x100>)
 801b754:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801b758:	4937      	ldr	r1, [pc, #220]	@ (801b838 <udp_bind+0x104>)
 801b75a:	4838      	ldr	r0, [pc, #224]	@ (801b83c <udp_bind+0x108>)
 801b75c:	f002 fe00 	bl	801e360 <iprintf>
 801b760:	f06f 030f 	mvn.w	r3, #15
 801b764:	e060      	b.n	801b828 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801b766:	2300      	movs	r3, #0
 801b768:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b76a:	4b35      	ldr	r3, [pc, #212]	@ (801b840 <udp_bind+0x10c>)
 801b76c:	681b      	ldr	r3, [r3, #0]
 801b76e:	617b      	str	r3, [r7, #20]
 801b770:	e009      	b.n	801b786 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801b772:	68fa      	ldr	r2, [r7, #12]
 801b774:	697b      	ldr	r3, [r7, #20]
 801b776:	429a      	cmp	r2, r3
 801b778:	d102      	bne.n	801b780 <udp_bind+0x4c>
      rebind = 1;
 801b77a:	2301      	movs	r3, #1
 801b77c:	74fb      	strb	r3, [r7, #19]
      break;
 801b77e:	e005      	b.n	801b78c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b780:	697b      	ldr	r3, [r7, #20]
 801b782:	68db      	ldr	r3, [r3, #12]
 801b784:	617b      	str	r3, [r7, #20]
 801b786:	697b      	ldr	r3, [r7, #20]
 801b788:	2b00      	cmp	r3, #0
 801b78a:	d1f2      	bne.n	801b772 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801b78c:	88fb      	ldrh	r3, [r7, #6]
 801b78e:	2b00      	cmp	r3, #0
 801b790:	d109      	bne.n	801b7a6 <udp_bind+0x72>
    port = udp_new_port();
 801b792:	f7ff fc35 	bl	801b000 <udp_new_port>
 801b796:	4603      	mov	r3, r0
 801b798:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801b79a:	88fb      	ldrh	r3, [r7, #6]
 801b79c:	2b00      	cmp	r3, #0
 801b79e:	d12c      	bne.n	801b7fa <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801b7a0:	f06f 0307 	mvn.w	r3, #7
 801b7a4:	e040      	b.n	801b828 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b7a6:	4b26      	ldr	r3, [pc, #152]	@ (801b840 <udp_bind+0x10c>)
 801b7a8:	681b      	ldr	r3, [r3, #0]
 801b7aa:	617b      	str	r3, [r7, #20]
 801b7ac:	e022      	b.n	801b7f4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801b7ae:	68fa      	ldr	r2, [r7, #12]
 801b7b0:	697b      	ldr	r3, [r7, #20]
 801b7b2:	429a      	cmp	r2, r3
 801b7b4:	d01b      	beq.n	801b7ee <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801b7b6:	697b      	ldr	r3, [r7, #20]
 801b7b8:	8a5b      	ldrh	r3, [r3, #18]
 801b7ba:	88fa      	ldrh	r2, [r7, #6]
 801b7bc:	429a      	cmp	r2, r3
 801b7be:	d116      	bne.n	801b7ee <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b7c0:	697b      	ldr	r3, [r7, #20]
 801b7c2:	681a      	ldr	r2, [r3, #0]
 801b7c4:	68bb      	ldr	r3, [r7, #8]
 801b7c6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801b7c8:	429a      	cmp	r2, r3
 801b7ca:	d00d      	beq.n	801b7e8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b7cc:	68bb      	ldr	r3, [r7, #8]
 801b7ce:	2b00      	cmp	r3, #0
 801b7d0:	d00a      	beq.n	801b7e8 <udp_bind+0xb4>
 801b7d2:	68bb      	ldr	r3, [r7, #8]
 801b7d4:	681b      	ldr	r3, [r3, #0]
 801b7d6:	2b00      	cmp	r3, #0
 801b7d8:	d006      	beq.n	801b7e8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b7da:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b7dc:	2b00      	cmp	r3, #0
 801b7de:	d003      	beq.n	801b7e8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b7e0:	697b      	ldr	r3, [r7, #20]
 801b7e2:	681b      	ldr	r3, [r3, #0]
 801b7e4:	2b00      	cmp	r3, #0
 801b7e6:	d102      	bne.n	801b7ee <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801b7e8:	f06f 0307 	mvn.w	r3, #7
 801b7ec:	e01c      	b.n	801b828 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b7ee:	697b      	ldr	r3, [r7, #20]
 801b7f0:	68db      	ldr	r3, [r3, #12]
 801b7f2:	617b      	str	r3, [r7, #20]
 801b7f4:	697b      	ldr	r3, [r7, #20]
 801b7f6:	2b00      	cmp	r3, #0
 801b7f8:	d1d9      	bne.n	801b7ae <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801b7fa:	68bb      	ldr	r3, [r7, #8]
 801b7fc:	2b00      	cmp	r3, #0
 801b7fe:	d002      	beq.n	801b806 <udp_bind+0xd2>
 801b800:	68bb      	ldr	r3, [r7, #8]
 801b802:	681b      	ldr	r3, [r3, #0]
 801b804:	e000      	b.n	801b808 <udp_bind+0xd4>
 801b806:	2300      	movs	r3, #0
 801b808:	68fa      	ldr	r2, [r7, #12]
 801b80a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801b80c:	68fb      	ldr	r3, [r7, #12]
 801b80e:	88fa      	ldrh	r2, [r7, #6]
 801b810:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801b812:	7cfb      	ldrb	r3, [r7, #19]
 801b814:	2b00      	cmp	r3, #0
 801b816:	d106      	bne.n	801b826 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801b818:	4b09      	ldr	r3, [pc, #36]	@ (801b840 <udp_bind+0x10c>)
 801b81a:	681a      	ldr	r2, [r3, #0]
 801b81c:	68fb      	ldr	r3, [r7, #12]
 801b81e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801b820:	4a07      	ldr	r2, [pc, #28]	@ (801b840 <udp_bind+0x10c>)
 801b822:	68fb      	ldr	r3, [r7, #12]
 801b824:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801b826:	2300      	movs	r3, #0
}
 801b828:	4618      	mov	r0, r3
 801b82a:	3718      	adds	r7, #24
 801b82c:	46bd      	mov	sp, r7
 801b82e:	bd80      	pop	{r7, pc}
 801b830:	08022bf0 	.word	0x08022bf0
 801b834:	08021a88 	.word	0x08021a88
 801b838:	08021d50 	.word	0x08021d50
 801b83c:	08021adc 	.word	0x08021adc
 801b840:	20012b58 	.word	0x20012b58

0801b844 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b844:	b580      	push	{r7, lr}
 801b846:	b086      	sub	sp, #24
 801b848:	af00      	add	r7, sp, #0
 801b84a:	60f8      	str	r0, [r7, #12]
 801b84c:	60b9      	str	r1, [r7, #8]
 801b84e:	4613      	mov	r3, r2
 801b850:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801b852:	68fb      	ldr	r3, [r7, #12]
 801b854:	2b00      	cmp	r3, #0
 801b856:	d109      	bne.n	801b86c <udp_connect+0x28>
 801b858:	4b2c      	ldr	r3, [pc, #176]	@ (801b90c <udp_connect+0xc8>)
 801b85a:	f240 4235 	movw	r2, #1077	@ 0x435
 801b85e:	492c      	ldr	r1, [pc, #176]	@ (801b910 <udp_connect+0xcc>)
 801b860:	482c      	ldr	r0, [pc, #176]	@ (801b914 <udp_connect+0xd0>)
 801b862:	f002 fd7d 	bl	801e360 <iprintf>
 801b866:	f06f 030f 	mvn.w	r3, #15
 801b86a:	e04b      	b.n	801b904 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801b86c:	68bb      	ldr	r3, [r7, #8]
 801b86e:	2b00      	cmp	r3, #0
 801b870:	d109      	bne.n	801b886 <udp_connect+0x42>
 801b872:	4b26      	ldr	r3, [pc, #152]	@ (801b90c <udp_connect+0xc8>)
 801b874:	f240 4236 	movw	r2, #1078	@ 0x436
 801b878:	4927      	ldr	r1, [pc, #156]	@ (801b918 <udp_connect+0xd4>)
 801b87a:	4826      	ldr	r0, [pc, #152]	@ (801b914 <udp_connect+0xd0>)
 801b87c:	f002 fd70 	bl	801e360 <iprintf>
 801b880:	f06f 030f 	mvn.w	r3, #15
 801b884:	e03e      	b.n	801b904 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801b886:	68fb      	ldr	r3, [r7, #12]
 801b888:	8a5b      	ldrh	r3, [r3, #18]
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d10f      	bne.n	801b8ae <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801b88e:	68f9      	ldr	r1, [r7, #12]
 801b890:	68fb      	ldr	r3, [r7, #12]
 801b892:	8a5b      	ldrh	r3, [r3, #18]
 801b894:	461a      	mov	r2, r3
 801b896:	68f8      	ldr	r0, [r7, #12]
 801b898:	f7ff ff4c 	bl	801b734 <udp_bind>
 801b89c:	4603      	mov	r3, r0
 801b89e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801b8a0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b8a4:	2b00      	cmp	r3, #0
 801b8a6:	d002      	beq.n	801b8ae <udp_connect+0x6a>
      return err;
 801b8a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b8ac:	e02a      	b.n	801b904 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801b8ae:	68bb      	ldr	r3, [r7, #8]
 801b8b0:	2b00      	cmp	r3, #0
 801b8b2:	d002      	beq.n	801b8ba <udp_connect+0x76>
 801b8b4:	68bb      	ldr	r3, [r7, #8]
 801b8b6:	681b      	ldr	r3, [r3, #0]
 801b8b8:	e000      	b.n	801b8bc <udp_connect+0x78>
 801b8ba:	2300      	movs	r3, #0
 801b8bc:	68fa      	ldr	r2, [r7, #12]
 801b8be:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801b8c0:	68fb      	ldr	r3, [r7, #12]
 801b8c2:	88fa      	ldrh	r2, [r7, #6]
 801b8c4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801b8c6:	68fb      	ldr	r3, [r7, #12]
 801b8c8:	7c1b      	ldrb	r3, [r3, #16]
 801b8ca:	f043 0304 	orr.w	r3, r3, #4
 801b8ce:	b2da      	uxtb	r2, r3
 801b8d0:	68fb      	ldr	r3, [r7, #12]
 801b8d2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b8d4:	4b11      	ldr	r3, [pc, #68]	@ (801b91c <udp_connect+0xd8>)
 801b8d6:	681b      	ldr	r3, [r3, #0]
 801b8d8:	617b      	str	r3, [r7, #20]
 801b8da:	e008      	b.n	801b8ee <udp_connect+0xaa>
    if (pcb == ipcb) {
 801b8dc:	68fa      	ldr	r2, [r7, #12]
 801b8de:	697b      	ldr	r3, [r7, #20]
 801b8e0:	429a      	cmp	r2, r3
 801b8e2:	d101      	bne.n	801b8e8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801b8e4:	2300      	movs	r3, #0
 801b8e6:	e00d      	b.n	801b904 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b8e8:	697b      	ldr	r3, [r7, #20]
 801b8ea:	68db      	ldr	r3, [r3, #12]
 801b8ec:	617b      	str	r3, [r7, #20]
 801b8ee:	697b      	ldr	r3, [r7, #20]
 801b8f0:	2b00      	cmp	r3, #0
 801b8f2:	d1f3      	bne.n	801b8dc <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801b8f4:	4b09      	ldr	r3, [pc, #36]	@ (801b91c <udp_connect+0xd8>)
 801b8f6:	681a      	ldr	r2, [r3, #0]
 801b8f8:	68fb      	ldr	r3, [r7, #12]
 801b8fa:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801b8fc:	4a07      	ldr	r2, [pc, #28]	@ (801b91c <udp_connect+0xd8>)
 801b8fe:	68fb      	ldr	r3, [r7, #12]
 801b900:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801b902:	2300      	movs	r3, #0
}
 801b904:	4618      	mov	r0, r3
 801b906:	3718      	adds	r7, #24
 801b908:	46bd      	mov	sp, r7
 801b90a:	bd80      	pop	{r7, pc}
 801b90c:	08021a88 	.word	0x08021a88
 801b910:	08021d68 	.word	0x08021d68
 801b914:	08021adc 	.word	0x08021adc
 801b918:	08021d84 	.word	0x08021d84
 801b91c:	20012b58 	.word	0x20012b58

0801b920 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801b920:	b580      	push	{r7, lr}
 801b922:	b084      	sub	sp, #16
 801b924:	af00      	add	r7, sp, #0
 801b926:	60f8      	str	r0, [r7, #12]
 801b928:	60b9      	str	r1, [r7, #8]
 801b92a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801b92c:	68fb      	ldr	r3, [r7, #12]
 801b92e:	2b00      	cmp	r3, #0
 801b930:	d107      	bne.n	801b942 <udp_recv+0x22>
 801b932:	4b08      	ldr	r3, [pc, #32]	@ (801b954 <udp_recv+0x34>)
 801b934:	f240 428a 	movw	r2, #1162	@ 0x48a
 801b938:	4907      	ldr	r1, [pc, #28]	@ (801b958 <udp_recv+0x38>)
 801b93a:	4808      	ldr	r0, [pc, #32]	@ (801b95c <udp_recv+0x3c>)
 801b93c:	f002 fd10 	bl	801e360 <iprintf>
 801b940:	e005      	b.n	801b94e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801b942:	68fb      	ldr	r3, [r7, #12]
 801b944:	68ba      	ldr	r2, [r7, #8]
 801b946:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801b948:	68fb      	ldr	r3, [r7, #12]
 801b94a:	687a      	ldr	r2, [r7, #4]
 801b94c:	61da      	str	r2, [r3, #28]
}
 801b94e:	3710      	adds	r7, #16
 801b950:	46bd      	mov	sp, r7
 801b952:	bd80      	pop	{r7, pc}
 801b954:	08021a88 	.word	0x08021a88
 801b958:	08021dbc 	.word	0x08021dbc
 801b95c:	08021adc 	.word	0x08021adc

0801b960 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801b960:	b580      	push	{r7, lr}
 801b962:	b082      	sub	sp, #8
 801b964:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801b966:	2000      	movs	r0, #0
 801b968:	f7f8 fe10 	bl	801458c <memp_malloc>
 801b96c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801b96e:	687b      	ldr	r3, [r7, #4]
 801b970:	2b00      	cmp	r3, #0
 801b972:	d007      	beq.n	801b984 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801b974:	2220      	movs	r2, #32
 801b976:	2100      	movs	r1, #0
 801b978:	6878      	ldr	r0, [r7, #4]
 801b97a:	f002 fe85 	bl	801e688 <memset>
    pcb->ttl = UDP_TTL;
 801b97e:	687b      	ldr	r3, [r7, #4]
 801b980:	22ff      	movs	r2, #255	@ 0xff
 801b982:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801b984:	687b      	ldr	r3, [r7, #4]
}
 801b986:	4618      	mov	r0, r3
 801b988:	3708      	adds	r7, #8
 801b98a:	46bd      	mov	sp, r7
 801b98c:	bd80      	pop	{r7, pc}
	...

0801b990 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801b990:	b480      	push	{r7}
 801b992:	b085      	sub	sp, #20
 801b994:	af00      	add	r7, sp, #0
 801b996:	6078      	str	r0, [r7, #4]
 801b998:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b99a:	687b      	ldr	r3, [r7, #4]
 801b99c:	2b00      	cmp	r3, #0
 801b99e:	d01e      	beq.n	801b9de <udp_netif_ip_addr_changed+0x4e>
 801b9a0:	687b      	ldr	r3, [r7, #4]
 801b9a2:	681b      	ldr	r3, [r3, #0]
 801b9a4:	2b00      	cmp	r3, #0
 801b9a6:	d01a      	beq.n	801b9de <udp_netif_ip_addr_changed+0x4e>
 801b9a8:	683b      	ldr	r3, [r7, #0]
 801b9aa:	2b00      	cmp	r3, #0
 801b9ac:	d017      	beq.n	801b9de <udp_netif_ip_addr_changed+0x4e>
 801b9ae:	683b      	ldr	r3, [r7, #0]
 801b9b0:	681b      	ldr	r3, [r3, #0]
 801b9b2:	2b00      	cmp	r3, #0
 801b9b4:	d013      	beq.n	801b9de <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b9b6:	4b0d      	ldr	r3, [pc, #52]	@ (801b9ec <udp_netif_ip_addr_changed+0x5c>)
 801b9b8:	681b      	ldr	r3, [r3, #0]
 801b9ba:	60fb      	str	r3, [r7, #12]
 801b9bc:	e00c      	b.n	801b9d8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801b9be:	68fb      	ldr	r3, [r7, #12]
 801b9c0:	681a      	ldr	r2, [r3, #0]
 801b9c2:	687b      	ldr	r3, [r7, #4]
 801b9c4:	681b      	ldr	r3, [r3, #0]
 801b9c6:	429a      	cmp	r2, r3
 801b9c8:	d103      	bne.n	801b9d2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801b9ca:	683b      	ldr	r3, [r7, #0]
 801b9cc:	681a      	ldr	r2, [r3, #0]
 801b9ce:	68fb      	ldr	r3, [r7, #12]
 801b9d0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b9d2:	68fb      	ldr	r3, [r7, #12]
 801b9d4:	68db      	ldr	r3, [r3, #12]
 801b9d6:	60fb      	str	r3, [r7, #12]
 801b9d8:	68fb      	ldr	r3, [r7, #12]
 801b9da:	2b00      	cmp	r3, #0
 801b9dc:	d1ef      	bne.n	801b9be <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801b9de:	bf00      	nop
 801b9e0:	3714      	adds	r7, #20
 801b9e2:	46bd      	mov	sp, r7
 801b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b9e8:	4770      	bx	lr
 801b9ea:	bf00      	nop
 801b9ec:	20012b58 	.word	0x20012b58

0801b9f0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801b9f0:	b580      	push	{r7, lr}
 801b9f2:	b082      	sub	sp, #8
 801b9f4:	af00      	add	r7, sp, #0
 801b9f6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801b9f8:	4915      	ldr	r1, [pc, #84]	@ (801ba50 <etharp_free_entry+0x60>)
 801b9fa:	687a      	ldr	r2, [r7, #4]
 801b9fc:	4613      	mov	r3, r2
 801b9fe:	005b      	lsls	r3, r3, #1
 801ba00:	4413      	add	r3, r2
 801ba02:	00db      	lsls	r3, r3, #3
 801ba04:	440b      	add	r3, r1
 801ba06:	681b      	ldr	r3, [r3, #0]
 801ba08:	2b00      	cmp	r3, #0
 801ba0a:	d013      	beq.n	801ba34 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801ba0c:	4910      	ldr	r1, [pc, #64]	@ (801ba50 <etharp_free_entry+0x60>)
 801ba0e:	687a      	ldr	r2, [r7, #4]
 801ba10:	4613      	mov	r3, r2
 801ba12:	005b      	lsls	r3, r3, #1
 801ba14:	4413      	add	r3, r2
 801ba16:	00db      	lsls	r3, r3, #3
 801ba18:	440b      	add	r3, r1
 801ba1a:	681b      	ldr	r3, [r3, #0]
 801ba1c:	4618      	mov	r0, r3
 801ba1e:	f7f9 fccf 	bl	80153c0 <pbuf_free>
    arp_table[i].q = NULL;
 801ba22:	490b      	ldr	r1, [pc, #44]	@ (801ba50 <etharp_free_entry+0x60>)
 801ba24:	687a      	ldr	r2, [r7, #4]
 801ba26:	4613      	mov	r3, r2
 801ba28:	005b      	lsls	r3, r3, #1
 801ba2a:	4413      	add	r3, r2
 801ba2c:	00db      	lsls	r3, r3, #3
 801ba2e:	440b      	add	r3, r1
 801ba30:	2200      	movs	r2, #0
 801ba32:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801ba34:	4906      	ldr	r1, [pc, #24]	@ (801ba50 <etharp_free_entry+0x60>)
 801ba36:	687a      	ldr	r2, [r7, #4]
 801ba38:	4613      	mov	r3, r2
 801ba3a:	005b      	lsls	r3, r3, #1
 801ba3c:	4413      	add	r3, r2
 801ba3e:	00db      	lsls	r3, r3, #3
 801ba40:	440b      	add	r3, r1
 801ba42:	3314      	adds	r3, #20
 801ba44:	2200      	movs	r2, #0
 801ba46:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801ba48:	bf00      	nop
 801ba4a:	3708      	adds	r7, #8
 801ba4c:	46bd      	mov	sp, r7
 801ba4e:	bd80      	pop	{r7, pc}
 801ba50:	20012b5c 	.word	0x20012b5c

0801ba54 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801ba54:	b580      	push	{r7, lr}
 801ba56:	b082      	sub	sp, #8
 801ba58:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ba5a:	2300      	movs	r3, #0
 801ba5c:	607b      	str	r3, [r7, #4]
 801ba5e:	e096      	b.n	801bb8e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801ba60:	494f      	ldr	r1, [pc, #316]	@ (801bba0 <etharp_tmr+0x14c>)
 801ba62:	687a      	ldr	r2, [r7, #4]
 801ba64:	4613      	mov	r3, r2
 801ba66:	005b      	lsls	r3, r3, #1
 801ba68:	4413      	add	r3, r2
 801ba6a:	00db      	lsls	r3, r3, #3
 801ba6c:	440b      	add	r3, r1
 801ba6e:	3314      	adds	r3, #20
 801ba70:	781b      	ldrb	r3, [r3, #0]
 801ba72:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801ba74:	78fb      	ldrb	r3, [r7, #3]
 801ba76:	2b00      	cmp	r3, #0
 801ba78:	f000 8086 	beq.w	801bb88 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801ba7c:	4948      	ldr	r1, [pc, #288]	@ (801bba0 <etharp_tmr+0x14c>)
 801ba7e:	687a      	ldr	r2, [r7, #4]
 801ba80:	4613      	mov	r3, r2
 801ba82:	005b      	lsls	r3, r3, #1
 801ba84:	4413      	add	r3, r2
 801ba86:	00db      	lsls	r3, r3, #3
 801ba88:	440b      	add	r3, r1
 801ba8a:	3312      	adds	r3, #18
 801ba8c:	881b      	ldrh	r3, [r3, #0]
 801ba8e:	3301      	adds	r3, #1
 801ba90:	b298      	uxth	r0, r3
 801ba92:	4943      	ldr	r1, [pc, #268]	@ (801bba0 <etharp_tmr+0x14c>)
 801ba94:	687a      	ldr	r2, [r7, #4]
 801ba96:	4613      	mov	r3, r2
 801ba98:	005b      	lsls	r3, r3, #1
 801ba9a:	4413      	add	r3, r2
 801ba9c:	00db      	lsls	r3, r3, #3
 801ba9e:	440b      	add	r3, r1
 801baa0:	3312      	adds	r3, #18
 801baa2:	4602      	mov	r2, r0
 801baa4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801baa6:	493e      	ldr	r1, [pc, #248]	@ (801bba0 <etharp_tmr+0x14c>)
 801baa8:	687a      	ldr	r2, [r7, #4]
 801baaa:	4613      	mov	r3, r2
 801baac:	005b      	lsls	r3, r3, #1
 801baae:	4413      	add	r3, r2
 801bab0:	00db      	lsls	r3, r3, #3
 801bab2:	440b      	add	r3, r1
 801bab4:	3312      	adds	r3, #18
 801bab6:	881b      	ldrh	r3, [r3, #0]
 801bab8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801babc:	d215      	bcs.n	801baea <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801babe:	4938      	ldr	r1, [pc, #224]	@ (801bba0 <etharp_tmr+0x14c>)
 801bac0:	687a      	ldr	r2, [r7, #4]
 801bac2:	4613      	mov	r3, r2
 801bac4:	005b      	lsls	r3, r3, #1
 801bac6:	4413      	add	r3, r2
 801bac8:	00db      	lsls	r3, r3, #3
 801baca:	440b      	add	r3, r1
 801bacc:	3314      	adds	r3, #20
 801bace:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801bad0:	2b01      	cmp	r3, #1
 801bad2:	d10e      	bne.n	801baf2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801bad4:	4932      	ldr	r1, [pc, #200]	@ (801bba0 <etharp_tmr+0x14c>)
 801bad6:	687a      	ldr	r2, [r7, #4]
 801bad8:	4613      	mov	r3, r2
 801bada:	005b      	lsls	r3, r3, #1
 801badc:	4413      	add	r3, r2
 801bade:	00db      	lsls	r3, r3, #3
 801bae0:	440b      	add	r3, r1
 801bae2:	3312      	adds	r3, #18
 801bae4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801bae6:	2b04      	cmp	r3, #4
 801bae8:	d903      	bls.n	801baf2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801baea:	6878      	ldr	r0, [r7, #4]
 801baec:	f7ff ff80 	bl	801b9f0 <etharp_free_entry>
 801baf0:	e04a      	b.n	801bb88 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801baf2:	492b      	ldr	r1, [pc, #172]	@ (801bba0 <etharp_tmr+0x14c>)
 801baf4:	687a      	ldr	r2, [r7, #4]
 801baf6:	4613      	mov	r3, r2
 801baf8:	005b      	lsls	r3, r3, #1
 801bafa:	4413      	add	r3, r2
 801bafc:	00db      	lsls	r3, r3, #3
 801bafe:	440b      	add	r3, r1
 801bb00:	3314      	adds	r3, #20
 801bb02:	781b      	ldrb	r3, [r3, #0]
 801bb04:	2b03      	cmp	r3, #3
 801bb06:	d10a      	bne.n	801bb1e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801bb08:	4925      	ldr	r1, [pc, #148]	@ (801bba0 <etharp_tmr+0x14c>)
 801bb0a:	687a      	ldr	r2, [r7, #4]
 801bb0c:	4613      	mov	r3, r2
 801bb0e:	005b      	lsls	r3, r3, #1
 801bb10:	4413      	add	r3, r2
 801bb12:	00db      	lsls	r3, r3, #3
 801bb14:	440b      	add	r3, r1
 801bb16:	3314      	adds	r3, #20
 801bb18:	2204      	movs	r2, #4
 801bb1a:	701a      	strb	r2, [r3, #0]
 801bb1c:	e034      	b.n	801bb88 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801bb1e:	4920      	ldr	r1, [pc, #128]	@ (801bba0 <etharp_tmr+0x14c>)
 801bb20:	687a      	ldr	r2, [r7, #4]
 801bb22:	4613      	mov	r3, r2
 801bb24:	005b      	lsls	r3, r3, #1
 801bb26:	4413      	add	r3, r2
 801bb28:	00db      	lsls	r3, r3, #3
 801bb2a:	440b      	add	r3, r1
 801bb2c:	3314      	adds	r3, #20
 801bb2e:	781b      	ldrb	r3, [r3, #0]
 801bb30:	2b04      	cmp	r3, #4
 801bb32:	d10a      	bne.n	801bb4a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801bb34:	491a      	ldr	r1, [pc, #104]	@ (801bba0 <etharp_tmr+0x14c>)
 801bb36:	687a      	ldr	r2, [r7, #4]
 801bb38:	4613      	mov	r3, r2
 801bb3a:	005b      	lsls	r3, r3, #1
 801bb3c:	4413      	add	r3, r2
 801bb3e:	00db      	lsls	r3, r3, #3
 801bb40:	440b      	add	r3, r1
 801bb42:	3314      	adds	r3, #20
 801bb44:	2202      	movs	r2, #2
 801bb46:	701a      	strb	r2, [r3, #0]
 801bb48:	e01e      	b.n	801bb88 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801bb4a:	4915      	ldr	r1, [pc, #84]	@ (801bba0 <etharp_tmr+0x14c>)
 801bb4c:	687a      	ldr	r2, [r7, #4]
 801bb4e:	4613      	mov	r3, r2
 801bb50:	005b      	lsls	r3, r3, #1
 801bb52:	4413      	add	r3, r2
 801bb54:	00db      	lsls	r3, r3, #3
 801bb56:	440b      	add	r3, r1
 801bb58:	3314      	adds	r3, #20
 801bb5a:	781b      	ldrb	r3, [r3, #0]
 801bb5c:	2b01      	cmp	r3, #1
 801bb5e:	d113      	bne.n	801bb88 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801bb60:	490f      	ldr	r1, [pc, #60]	@ (801bba0 <etharp_tmr+0x14c>)
 801bb62:	687a      	ldr	r2, [r7, #4]
 801bb64:	4613      	mov	r3, r2
 801bb66:	005b      	lsls	r3, r3, #1
 801bb68:	4413      	add	r3, r2
 801bb6a:	00db      	lsls	r3, r3, #3
 801bb6c:	440b      	add	r3, r1
 801bb6e:	3308      	adds	r3, #8
 801bb70:	6818      	ldr	r0, [r3, #0]
 801bb72:	687a      	ldr	r2, [r7, #4]
 801bb74:	4613      	mov	r3, r2
 801bb76:	005b      	lsls	r3, r3, #1
 801bb78:	4413      	add	r3, r2
 801bb7a:	00db      	lsls	r3, r3, #3
 801bb7c:	4a08      	ldr	r2, [pc, #32]	@ (801bba0 <etharp_tmr+0x14c>)
 801bb7e:	4413      	add	r3, r2
 801bb80:	3304      	adds	r3, #4
 801bb82:	4619      	mov	r1, r3
 801bb84:	f000 fe6e 	bl	801c864 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bb88:	687b      	ldr	r3, [r7, #4]
 801bb8a:	3301      	adds	r3, #1
 801bb8c:	607b      	str	r3, [r7, #4]
 801bb8e:	687b      	ldr	r3, [r7, #4]
 801bb90:	2b09      	cmp	r3, #9
 801bb92:	f77f af65 	ble.w	801ba60 <etharp_tmr+0xc>
      }
    }
  }
}
 801bb96:	bf00      	nop
 801bb98:	bf00      	nop
 801bb9a:	3708      	adds	r7, #8
 801bb9c:	46bd      	mov	sp, r7
 801bb9e:	bd80      	pop	{r7, pc}
 801bba0:	20012b5c 	.word	0x20012b5c

0801bba4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801bba4:	b580      	push	{r7, lr}
 801bba6:	b08a      	sub	sp, #40	@ 0x28
 801bba8:	af00      	add	r7, sp, #0
 801bbaa:	60f8      	str	r0, [r7, #12]
 801bbac:	460b      	mov	r3, r1
 801bbae:	607a      	str	r2, [r7, #4]
 801bbb0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801bbb2:	230a      	movs	r3, #10
 801bbb4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801bbb6:	230a      	movs	r3, #10
 801bbb8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801bbba:	230a      	movs	r3, #10
 801bbbc:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801bbbe:	2300      	movs	r3, #0
 801bbc0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801bbc2:	230a      	movs	r3, #10
 801bbc4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801bbc6:	2300      	movs	r3, #0
 801bbc8:	83bb      	strh	r3, [r7, #28]
 801bbca:	2300      	movs	r3, #0
 801bbcc:	837b      	strh	r3, [r7, #26]
 801bbce:	2300      	movs	r3, #0
 801bbd0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bbd2:	2300      	movs	r3, #0
 801bbd4:	843b      	strh	r3, [r7, #32]
 801bbd6:	e0ae      	b.n	801bd36 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801bbd8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bbdc:	49a6      	ldr	r1, [pc, #664]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bbde:	4613      	mov	r3, r2
 801bbe0:	005b      	lsls	r3, r3, #1
 801bbe2:	4413      	add	r3, r2
 801bbe4:	00db      	lsls	r3, r3, #3
 801bbe6:	440b      	add	r3, r1
 801bbe8:	3314      	adds	r3, #20
 801bbea:	781b      	ldrb	r3, [r3, #0]
 801bbec:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801bbee:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801bbf2:	2b0a      	cmp	r3, #10
 801bbf4:	d105      	bne.n	801bc02 <etharp_find_entry+0x5e>
 801bbf6:	7dfb      	ldrb	r3, [r7, #23]
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	d102      	bne.n	801bc02 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801bbfc:	8c3b      	ldrh	r3, [r7, #32]
 801bbfe:	847b      	strh	r3, [r7, #34]	@ 0x22
 801bc00:	e095      	b.n	801bd2e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801bc02:	7dfb      	ldrb	r3, [r7, #23]
 801bc04:	2b00      	cmp	r3, #0
 801bc06:	f000 8092 	beq.w	801bd2e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801bc0a:	7dfb      	ldrb	r3, [r7, #23]
 801bc0c:	2b01      	cmp	r3, #1
 801bc0e:	d009      	beq.n	801bc24 <etharp_find_entry+0x80>
 801bc10:	7dfb      	ldrb	r3, [r7, #23]
 801bc12:	2b01      	cmp	r3, #1
 801bc14:	d806      	bhi.n	801bc24 <etharp_find_entry+0x80>
 801bc16:	4b99      	ldr	r3, [pc, #612]	@ (801be7c <etharp_find_entry+0x2d8>)
 801bc18:	f240 1223 	movw	r2, #291	@ 0x123
 801bc1c:	4998      	ldr	r1, [pc, #608]	@ (801be80 <etharp_find_entry+0x2dc>)
 801bc1e:	4899      	ldr	r0, [pc, #612]	@ (801be84 <etharp_find_entry+0x2e0>)
 801bc20:	f002 fb9e 	bl	801e360 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801bc24:	68fb      	ldr	r3, [r7, #12]
 801bc26:	2b00      	cmp	r3, #0
 801bc28:	d020      	beq.n	801bc6c <etharp_find_entry+0xc8>
 801bc2a:	68fb      	ldr	r3, [r7, #12]
 801bc2c:	6819      	ldr	r1, [r3, #0]
 801bc2e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc32:	4891      	ldr	r0, [pc, #580]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bc34:	4613      	mov	r3, r2
 801bc36:	005b      	lsls	r3, r3, #1
 801bc38:	4413      	add	r3, r2
 801bc3a:	00db      	lsls	r3, r3, #3
 801bc3c:	4403      	add	r3, r0
 801bc3e:	3304      	adds	r3, #4
 801bc40:	681b      	ldr	r3, [r3, #0]
 801bc42:	4299      	cmp	r1, r3
 801bc44:	d112      	bne.n	801bc6c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801bc46:	687b      	ldr	r3, [r7, #4]
 801bc48:	2b00      	cmp	r3, #0
 801bc4a:	d00c      	beq.n	801bc66 <etharp_find_entry+0xc2>
 801bc4c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc50:	4989      	ldr	r1, [pc, #548]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bc52:	4613      	mov	r3, r2
 801bc54:	005b      	lsls	r3, r3, #1
 801bc56:	4413      	add	r3, r2
 801bc58:	00db      	lsls	r3, r3, #3
 801bc5a:	440b      	add	r3, r1
 801bc5c:	3308      	adds	r3, #8
 801bc5e:	681b      	ldr	r3, [r3, #0]
 801bc60:	687a      	ldr	r2, [r7, #4]
 801bc62:	429a      	cmp	r2, r3
 801bc64:	d102      	bne.n	801bc6c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801bc66:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bc6a:	e100      	b.n	801be6e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801bc6c:	7dfb      	ldrb	r3, [r7, #23]
 801bc6e:	2b01      	cmp	r3, #1
 801bc70:	d140      	bne.n	801bcf4 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801bc72:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc76:	4980      	ldr	r1, [pc, #512]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bc78:	4613      	mov	r3, r2
 801bc7a:	005b      	lsls	r3, r3, #1
 801bc7c:	4413      	add	r3, r2
 801bc7e:	00db      	lsls	r3, r3, #3
 801bc80:	440b      	add	r3, r1
 801bc82:	681b      	ldr	r3, [r3, #0]
 801bc84:	2b00      	cmp	r3, #0
 801bc86:	d01a      	beq.n	801bcbe <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801bc88:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc8c:	497a      	ldr	r1, [pc, #488]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bc8e:	4613      	mov	r3, r2
 801bc90:	005b      	lsls	r3, r3, #1
 801bc92:	4413      	add	r3, r2
 801bc94:	00db      	lsls	r3, r3, #3
 801bc96:	440b      	add	r3, r1
 801bc98:	3312      	adds	r3, #18
 801bc9a:	881b      	ldrh	r3, [r3, #0]
 801bc9c:	8bba      	ldrh	r2, [r7, #28]
 801bc9e:	429a      	cmp	r2, r3
 801bca0:	d845      	bhi.n	801bd2e <etharp_find_entry+0x18a>
            old_queue = i;
 801bca2:	8c3b      	ldrh	r3, [r7, #32]
 801bca4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801bca6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bcaa:	4973      	ldr	r1, [pc, #460]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bcac:	4613      	mov	r3, r2
 801bcae:	005b      	lsls	r3, r3, #1
 801bcb0:	4413      	add	r3, r2
 801bcb2:	00db      	lsls	r3, r3, #3
 801bcb4:	440b      	add	r3, r1
 801bcb6:	3312      	adds	r3, #18
 801bcb8:	881b      	ldrh	r3, [r3, #0]
 801bcba:	83bb      	strh	r3, [r7, #28]
 801bcbc:	e037      	b.n	801bd2e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801bcbe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bcc2:	496d      	ldr	r1, [pc, #436]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bcc4:	4613      	mov	r3, r2
 801bcc6:	005b      	lsls	r3, r3, #1
 801bcc8:	4413      	add	r3, r2
 801bcca:	00db      	lsls	r3, r3, #3
 801bccc:	440b      	add	r3, r1
 801bcce:	3312      	adds	r3, #18
 801bcd0:	881b      	ldrh	r3, [r3, #0]
 801bcd2:	8b7a      	ldrh	r2, [r7, #26]
 801bcd4:	429a      	cmp	r2, r3
 801bcd6:	d82a      	bhi.n	801bd2e <etharp_find_entry+0x18a>
            old_pending = i;
 801bcd8:	8c3b      	ldrh	r3, [r7, #32]
 801bcda:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801bcdc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bce0:	4965      	ldr	r1, [pc, #404]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bce2:	4613      	mov	r3, r2
 801bce4:	005b      	lsls	r3, r3, #1
 801bce6:	4413      	add	r3, r2
 801bce8:	00db      	lsls	r3, r3, #3
 801bcea:	440b      	add	r3, r1
 801bcec:	3312      	adds	r3, #18
 801bcee:	881b      	ldrh	r3, [r3, #0]
 801bcf0:	837b      	strh	r3, [r7, #26]
 801bcf2:	e01c      	b.n	801bd2e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801bcf4:	7dfb      	ldrb	r3, [r7, #23]
 801bcf6:	2b01      	cmp	r3, #1
 801bcf8:	d919      	bls.n	801bd2e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801bcfa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bcfe:	495e      	ldr	r1, [pc, #376]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bd00:	4613      	mov	r3, r2
 801bd02:	005b      	lsls	r3, r3, #1
 801bd04:	4413      	add	r3, r2
 801bd06:	00db      	lsls	r3, r3, #3
 801bd08:	440b      	add	r3, r1
 801bd0a:	3312      	adds	r3, #18
 801bd0c:	881b      	ldrh	r3, [r3, #0]
 801bd0e:	8b3a      	ldrh	r2, [r7, #24]
 801bd10:	429a      	cmp	r2, r3
 801bd12:	d80c      	bhi.n	801bd2e <etharp_find_entry+0x18a>
            old_stable = i;
 801bd14:	8c3b      	ldrh	r3, [r7, #32]
 801bd16:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801bd18:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bd1c:	4956      	ldr	r1, [pc, #344]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bd1e:	4613      	mov	r3, r2
 801bd20:	005b      	lsls	r3, r3, #1
 801bd22:	4413      	add	r3, r2
 801bd24:	00db      	lsls	r3, r3, #3
 801bd26:	440b      	add	r3, r1
 801bd28:	3312      	adds	r3, #18
 801bd2a:	881b      	ldrh	r3, [r3, #0]
 801bd2c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bd2e:	8c3b      	ldrh	r3, [r7, #32]
 801bd30:	3301      	adds	r3, #1
 801bd32:	b29b      	uxth	r3, r3
 801bd34:	843b      	strh	r3, [r7, #32]
 801bd36:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bd3a:	2b09      	cmp	r3, #9
 801bd3c:	f77f af4c 	ble.w	801bbd8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801bd40:	7afb      	ldrb	r3, [r7, #11]
 801bd42:	f003 0302 	and.w	r3, r3, #2
 801bd46:	2b00      	cmp	r3, #0
 801bd48:	d108      	bne.n	801bd5c <etharp_find_entry+0x1b8>
 801bd4a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801bd4e:	2b0a      	cmp	r3, #10
 801bd50:	d107      	bne.n	801bd62 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801bd52:	7afb      	ldrb	r3, [r7, #11]
 801bd54:	f003 0301 	and.w	r3, r3, #1
 801bd58:	2b00      	cmp	r3, #0
 801bd5a:	d102      	bne.n	801bd62 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801bd5c:	f04f 33ff 	mov.w	r3, #4294967295
 801bd60:	e085      	b.n	801be6e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801bd62:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801bd66:	2b09      	cmp	r3, #9
 801bd68:	dc02      	bgt.n	801bd70 <etharp_find_entry+0x1cc>
    i = empty;
 801bd6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bd6c:	843b      	strh	r3, [r7, #32]
 801bd6e:	e039      	b.n	801bde4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801bd70:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801bd74:	2b09      	cmp	r3, #9
 801bd76:	dc14      	bgt.n	801bda2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801bd78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bd7a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801bd7c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bd80:	493d      	ldr	r1, [pc, #244]	@ (801be78 <etharp_find_entry+0x2d4>)
 801bd82:	4613      	mov	r3, r2
 801bd84:	005b      	lsls	r3, r3, #1
 801bd86:	4413      	add	r3, r2
 801bd88:	00db      	lsls	r3, r3, #3
 801bd8a:	440b      	add	r3, r1
 801bd8c:	681b      	ldr	r3, [r3, #0]
 801bd8e:	2b00      	cmp	r3, #0
 801bd90:	d018      	beq.n	801bdc4 <etharp_find_entry+0x220>
 801bd92:	4b3a      	ldr	r3, [pc, #232]	@ (801be7c <etharp_find_entry+0x2d8>)
 801bd94:	f240 126d 	movw	r2, #365	@ 0x16d
 801bd98:	493b      	ldr	r1, [pc, #236]	@ (801be88 <etharp_find_entry+0x2e4>)
 801bd9a:	483a      	ldr	r0, [pc, #232]	@ (801be84 <etharp_find_entry+0x2e0>)
 801bd9c:	f002 fae0 	bl	801e360 <iprintf>
 801bda0:	e010      	b.n	801bdc4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801bda2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801bda6:	2b09      	cmp	r3, #9
 801bda8:	dc02      	bgt.n	801bdb0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801bdaa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801bdac:	843b      	strh	r3, [r7, #32]
 801bdae:	e009      	b.n	801bdc4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801bdb0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801bdb4:	2b09      	cmp	r3, #9
 801bdb6:	dc02      	bgt.n	801bdbe <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801bdb8:	8bfb      	ldrh	r3, [r7, #30]
 801bdba:	843b      	strh	r3, [r7, #32]
 801bdbc:	e002      	b.n	801bdc4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801bdbe:	f04f 33ff 	mov.w	r3, #4294967295
 801bdc2:	e054      	b.n	801be6e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801bdc4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bdc8:	2b09      	cmp	r3, #9
 801bdca:	dd06      	ble.n	801bdda <etharp_find_entry+0x236>
 801bdcc:	4b2b      	ldr	r3, [pc, #172]	@ (801be7c <etharp_find_entry+0x2d8>)
 801bdce:	f240 127f 	movw	r2, #383	@ 0x17f
 801bdd2:	492e      	ldr	r1, [pc, #184]	@ (801be8c <etharp_find_entry+0x2e8>)
 801bdd4:	482b      	ldr	r0, [pc, #172]	@ (801be84 <etharp_find_entry+0x2e0>)
 801bdd6:	f002 fac3 	bl	801e360 <iprintf>
    etharp_free_entry(i);
 801bdda:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bdde:	4618      	mov	r0, r3
 801bde0:	f7ff fe06 	bl	801b9f0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801bde4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bde8:	2b09      	cmp	r3, #9
 801bdea:	dd06      	ble.n	801bdfa <etharp_find_entry+0x256>
 801bdec:	4b23      	ldr	r3, [pc, #140]	@ (801be7c <etharp_find_entry+0x2d8>)
 801bdee:	f240 1283 	movw	r2, #387	@ 0x183
 801bdf2:	4926      	ldr	r1, [pc, #152]	@ (801be8c <etharp_find_entry+0x2e8>)
 801bdf4:	4823      	ldr	r0, [pc, #140]	@ (801be84 <etharp_find_entry+0x2e0>)
 801bdf6:	f002 fab3 	bl	801e360 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801bdfa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bdfe:	491e      	ldr	r1, [pc, #120]	@ (801be78 <etharp_find_entry+0x2d4>)
 801be00:	4613      	mov	r3, r2
 801be02:	005b      	lsls	r3, r3, #1
 801be04:	4413      	add	r3, r2
 801be06:	00db      	lsls	r3, r3, #3
 801be08:	440b      	add	r3, r1
 801be0a:	3314      	adds	r3, #20
 801be0c:	781b      	ldrb	r3, [r3, #0]
 801be0e:	2b00      	cmp	r3, #0
 801be10:	d006      	beq.n	801be20 <etharp_find_entry+0x27c>
 801be12:	4b1a      	ldr	r3, [pc, #104]	@ (801be7c <etharp_find_entry+0x2d8>)
 801be14:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801be18:	491d      	ldr	r1, [pc, #116]	@ (801be90 <etharp_find_entry+0x2ec>)
 801be1a:	481a      	ldr	r0, [pc, #104]	@ (801be84 <etharp_find_entry+0x2e0>)
 801be1c:	f002 faa0 	bl	801e360 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801be20:	68fb      	ldr	r3, [r7, #12]
 801be22:	2b00      	cmp	r3, #0
 801be24:	d00b      	beq.n	801be3e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801be26:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801be2a:	68fb      	ldr	r3, [r7, #12]
 801be2c:	6819      	ldr	r1, [r3, #0]
 801be2e:	4812      	ldr	r0, [pc, #72]	@ (801be78 <etharp_find_entry+0x2d4>)
 801be30:	4613      	mov	r3, r2
 801be32:	005b      	lsls	r3, r3, #1
 801be34:	4413      	add	r3, r2
 801be36:	00db      	lsls	r3, r3, #3
 801be38:	4403      	add	r3, r0
 801be3a:	3304      	adds	r3, #4
 801be3c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801be3e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801be42:	490d      	ldr	r1, [pc, #52]	@ (801be78 <etharp_find_entry+0x2d4>)
 801be44:	4613      	mov	r3, r2
 801be46:	005b      	lsls	r3, r3, #1
 801be48:	4413      	add	r3, r2
 801be4a:	00db      	lsls	r3, r3, #3
 801be4c:	440b      	add	r3, r1
 801be4e:	3312      	adds	r3, #18
 801be50:	2200      	movs	r2, #0
 801be52:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801be54:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801be58:	4907      	ldr	r1, [pc, #28]	@ (801be78 <etharp_find_entry+0x2d4>)
 801be5a:	4613      	mov	r3, r2
 801be5c:	005b      	lsls	r3, r3, #1
 801be5e:	4413      	add	r3, r2
 801be60:	00db      	lsls	r3, r3, #3
 801be62:	440b      	add	r3, r1
 801be64:	3308      	adds	r3, #8
 801be66:	687a      	ldr	r2, [r7, #4]
 801be68:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801be6a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801be6e:	4618      	mov	r0, r3
 801be70:	3728      	adds	r7, #40	@ 0x28
 801be72:	46bd      	mov	sp, r7
 801be74:	bd80      	pop	{r7, pc}
 801be76:	bf00      	nop
 801be78:	20012b5c 	.word	0x20012b5c
 801be7c:	08021dec 	.word	0x08021dec
 801be80:	08021e24 	.word	0x08021e24
 801be84:	08021e64 	.word	0x08021e64
 801be88:	08021e8c 	.word	0x08021e8c
 801be8c:	08021ea4 	.word	0x08021ea4
 801be90:	08021eb8 	.word	0x08021eb8

0801be94 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801be94:	b580      	push	{r7, lr}
 801be96:	b088      	sub	sp, #32
 801be98:	af02      	add	r7, sp, #8
 801be9a:	60f8      	str	r0, [r7, #12]
 801be9c:	60b9      	str	r1, [r7, #8]
 801be9e:	607a      	str	r2, [r7, #4]
 801bea0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801bea2:	68fb      	ldr	r3, [r7, #12]
 801bea4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801bea8:	2b06      	cmp	r3, #6
 801beaa:	d006      	beq.n	801beba <etharp_update_arp_entry+0x26>
 801beac:	4b48      	ldr	r3, [pc, #288]	@ (801bfd0 <etharp_update_arp_entry+0x13c>)
 801beae:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801beb2:	4948      	ldr	r1, [pc, #288]	@ (801bfd4 <etharp_update_arp_entry+0x140>)
 801beb4:	4848      	ldr	r0, [pc, #288]	@ (801bfd8 <etharp_update_arp_entry+0x144>)
 801beb6:	f002 fa53 	bl	801e360 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801beba:	68bb      	ldr	r3, [r7, #8]
 801bebc:	2b00      	cmp	r3, #0
 801bebe:	d012      	beq.n	801bee6 <etharp_update_arp_entry+0x52>
 801bec0:	68bb      	ldr	r3, [r7, #8]
 801bec2:	681b      	ldr	r3, [r3, #0]
 801bec4:	2b00      	cmp	r3, #0
 801bec6:	d00e      	beq.n	801bee6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801bec8:	68bb      	ldr	r3, [r7, #8]
 801beca:	681b      	ldr	r3, [r3, #0]
 801becc:	68f9      	ldr	r1, [r7, #12]
 801bece:	4618      	mov	r0, r3
 801bed0:	f001 f8fe 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801bed4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801bed6:	2b00      	cmp	r3, #0
 801bed8:	d105      	bne.n	801bee6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801beda:	68bb      	ldr	r3, [r7, #8]
 801bedc:	681b      	ldr	r3, [r3, #0]
 801bede:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801bee2:	2be0      	cmp	r3, #224	@ 0xe0
 801bee4:	d102      	bne.n	801beec <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801bee6:	f06f 030f 	mvn.w	r3, #15
 801beea:	e06c      	b.n	801bfc6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801beec:	78fb      	ldrb	r3, [r7, #3]
 801beee:	68fa      	ldr	r2, [r7, #12]
 801bef0:	4619      	mov	r1, r3
 801bef2:	68b8      	ldr	r0, [r7, #8]
 801bef4:	f7ff fe56 	bl	801bba4 <etharp_find_entry>
 801bef8:	4603      	mov	r3, r0
 801befa:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801befc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801bf00:	2b00      	cmp	r3, #0
 801bf02:	da02      	bge.n	801bf0a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801bf04:	8afb      	ldrh	r3, [r7, #22]
 801bf06:	b25b      	sxtb	r3, r3
 801bf08:	e05d      	b.n	801bfc6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801bf0a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bf0e:	4933      	ldr	r1, [pc, #204]	@ (801bfdc <etharp_update_arp_entry+0x148>)
 801bf10:	4613      	mov	r3, r2
 801bf12:	005b      	lsls	r3, r3, #1
 801bf14:	4413      	add	r3, r2
 801bf16:	00db      	lsls	r3, r3, #3
 801bf18:	440b      	add	r3, r1
 801bf1a:	3314      	adds	r3, #20
 801bf1c:	2202      	movs	r2, #2
 801bf1e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801bf20:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bf24:	492d      	ldr	r1, [pc, #180]	@ (801bfdc <etharp_update_arp_entry+0x148>)
 801bf26:	4613      	mov	r3, r2
 801bf28:	005b      	lsls	r3, r3, #1
 801bf2a:	4413      	add	r3, r2
 801bf2c:	00db      	lsls	r3, r3, #3
 801bf2e:	440b      	add	r3, r1
 801bf30:	3308      	adds	r3, #8
 801bf32:	68fa      	ldr	r2, [r7, #12]
 801bf34:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801bf36:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bf3a:	4613      	mov	r3, r2
 801bf3c:	005b      	lsls	r3, r3, #1
 801bf3e:	4413      	add	r3, r2
 801bf40:	00db      	lsls	r3, r3, #3
 801bf42:	3308      	adds	r3, #8
 801bf44:	4a25      	ldr	r2, [pc, #148]	@ (801bfdc <etharp_update_arp_entry+0x148>)
 801bf46:	4413      	add	r3, r2
 801bf48:	3304      	adds	r3, #4
 801bf4a:	2206      	movs	r2, #6
 801bf4c:	6879      	ldr	r1, [r7, #4]
 801bf4e:	4618      	mov	r0, r3
 801bf50:	f002 fd31 	bl	801e9b6 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801bf54:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bf58:	4920      	ldr	r1, [pc, #128]	@ (801bfdc <etharp_update_arp_entry+0x148>)
 801bf5a:	4613      	mov	r3, r2
 801bf5c:	005b      	lsls	r3, r3, #1
 801bf5e:	4413      	add	r3, r2
 801bf60:	00db      	lsls	r3, r3, #3
 801bf62:	440b      	add	r3, r1
 801bf64:	3312      	adds	r3, #18
 801bf66:	2200      	movs	r2, #0
 801bf68:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801bf6a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bf6e:	491b      	ldr	r1, [pc, #108]	@ (801bfdc <etharp_update_arp_entry+0x148>)
 801bf70:	4613      	mov	r3, r2
 801bf72:	005b      	lsls	r3, r3, #1
 801bf74:	4413      	add	r3, r2
 801bf76:	00db      	lsls	r3, r3, #3
 801bf78:	440b      	add	r3, r1
 801bf7a:	681b      	ldr	r3, [r3, #0]
 801bf7c:	2b00      	cmp	r3, #0
 801bf7e:	d021      	beq.n	801bfc4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801bf80:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bf84:	4915      	ldr	r1, [pc, #84]	@ (801bfdc <etharp_update_arp_entry+0x148>)
 801bf86:	4613      	mov	r3, r2
 801bf88:	005b      	lsls	r3, r3, #1
 801bf8a:	4413      	add	r3, r2
 801bf8c:	00db      	lsls	r3, r3, #3
 801bf8e:	440b      	add	r3, r1
 801bf90:	681b      	ldr	r3, [r3, #0]
 801bf92:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801bf94:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bf98:	4910      	ldr	r1, [pc, #64]	@ (801bfdc <etharp_update_arp_entry+0x148>)
 801bf9a:	4613      	mov	r3, r2
 801bf9c:	005b      	lsls	r3, r3, #1
 801bf9e:	4413      	add	r3, r2
 801bfa0:	00db      	lsls	r3, r3, #3
 801bfa2:	440b      	add	r3, r1
 801bfa4:	2200      	movs	r2, #0
 801bfa6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801bfa8:	68fb      	ldr	r3, [r7, #12]
 801bfaa:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801bfae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801bfb2:	9300      	str	r3, [sp, #0]
 801bfb4:	687b      	ldr	r3, [r7, #4]
 801bfb6:	6939      	ldr	r1, [r7, #16]
 801bfb8:	68f8      	ldr	r0, [r7, #12]
 801bfba:	f001 ff97 	bl	801deec <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801bfbe:	6938      	ldr	r0, [r7, #16]
 801bfc0:	f7f9 f9fe 	bl	80153c0 <pbuf_free>
  }
  return ERR_OK;
 801bfc4:	2300      	movs	r3, #0
}
 801bfc6:	4618      	mov	r0, r3
 801bfc8:	3718      	adds	r7, #24
 801bfca:	46bd      	mov	sp, r7
 801bfcc:	bd80      	pop	{r7, pc}
 801bfce:	bf00      	nop
 801bfd0:	08021dec 	.word	0x08021dec
 801bfd4:	08021ee4 	.word	0x08021ee4
 801bfd8:	08021e64 	.word	0x08021e64
 801bfdc:	20012b5c 	.word	0x20012b5c

0801bfe0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801bfe0:	b580      	push	{r7, lr}
 801bfe2:	b084      	sub	sp, #16
 801bfe4:	af00      	add	r7, sp, #0
 801bfe6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bfe8:	2300      	movs	r3, #0
 801bfea:	60fb      	str	r3, [r7, #12]
 801bfec:	e01e      	b.n	801c02c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801bfee:	4913      	ldr	r1, [pc, #76]	@ (801c03c <etharp_cleanup_netif+0x5c>)
 801bff0:	68fa      	ldr	r2, [r7, #12]
 801bff2:	4613      	mov	r3, r2
 801bff4:	005b      	lsls	r3, r3, #1
 801bff6:	4413      	add	r3, r2
 801bff8:	00db      	lsls	r3, r3, #3
 801bffa:	440b      	add	r3, r1
 801bffc:	3314      	adds	r3, #20
 801bffe:	781b      	ldrb	r3, [r3, #0]
 801c000:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801c002:	7afb      	ldrb	r3, [r7, #11]
 801c004:	2b00      	cmp	r3, #0
 801c006:	d00e      	beq.n	801c026 <etharp_cleanup_netif+0x46>
 801c008:	490c      	ldr	r1, [pc, #48]	@ (801c03c <etharp_cleanup_netif+0x5c>)
 801c00a:	68fa      	ldr	r2, [r7, #12]
 801c00c:	4613      	mov	r3, r2
 801c00e:	005b      	lsls	r3, r3, #1
 801c010:	4413      	add	r3, r2
 801c012:	00db      	lsls	r3, r3, #3
 801c014:	440b      	add	r3, r1
 801c016:	3308      	adds	r3, #8
 801c018:	681b      	ldr	r3, [r3, #0]
 801c01a:	687a      	ldr	r2, [r7, #4]
 801c01c:	429a      	cmp	r2, r3
 801c01e:	d102      	bne.n	801c026 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801c020:	68f8      	ldr	r0, [r7, #12]
 801c022:	f7ff fce5 	bl	801b9f0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c026:	68fb      	ldr	r3, [r7, #12]
 801c028:	3301      	adds	r3, #1
 801c02a:	60fb      	str	r3, [r7, #12]
 801c02c:	68fb      	ldr	r3, [r7, #12]
 801c02e:	2b09      	cmp	r3, #9
 801c030:	dddd      	ble.n	801bfee <etharp_cleanup_netif+0xe>
    }
  }
}
 801c032:	bf00      	nop
 801c034:	bf00      	nop
 801c036:	3710      	adds	r7, #16
 801c038:	46bd      	mov	sp, r7
 801c03a:	bd80      	pop	{r7, pc}
 801c03c:	20012b5c 	.word	0x20012b5c

0801c040 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801c040:	b5b0      	push	{r4, r5, r7, lr}
 801c042:	b08a      	sub	sp, #40	@ 0x28
 801c044:	af04      	add	r7, sp, #16
 801c046:	6078      	str	r0, [r7, #4]
 801c048:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801c04a:	683b      	ldr	r3, [r7, #0]
 801c04c:	2b00      	cmp	r3, #0
 801c04e:	d107      	bne.n	801c060 <etharp_input+0x20>
 801c050:	4b3d      	ldr	r3, [pc, #244]	@ (801c148 <etharp_input+0x108>)
 801c052:	f240 228a 	movw	r2, #650	@ 0x28a
 801c056:	493d      	ldr	r1, [pc, #244]	@ (801c14c <etharp_input+0x10c>)
 801c058:	483d      	ldr	r0, [pc, #244]	@ (801c150 <etharp_input+0x110>)
 801c05a:	f002 f981 	bl	801e360 <iprintf>
 801c05e:	e06f      	b.n	801c140 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801c060:	687b      	ldr	r3, [r7, #4]
 801c062:	685b      	ldr	r3, [r3, #4]
 801c064:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801c066:	693b      	ldr	r3, [r7, #16]
 801c068:	881b      	ldrh	r3, [r3, #0]
 801c06a:	b29b      	uxth	r3, r3
 801c06c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c070:	d10c      	bne.n	801c08c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801c072:	693b      	ldr	r3, [r7, #16]
 801c074:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801c076:	2b06      	cmp	r3, #6
 801c078:	d108      	bne.n	801c08c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801c07a:	693b      	ldr	r3, [r7, #16]
 801c07c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801c07e:	2b04      	cmp	r3, #4
 801c080:	d104      	bne.n	801c08c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801c082:	693b      	ldr	r3, [r7, #16]
 801c084:	885b      	ldrh	r3, [r3, #2]
 801c086:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801c088:	2b08      	cmp	r3, #8
 801c08a:	d003      	beq.n	801c094 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801c08c:	6878      	ldr	r0, [r7, #4]
 801c08e:	f7f9 f997 	bl	80153c0 <pbuf_free>
    return;
 801c092:	e055      	b.n	801c140 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801c094:	693b      	ldr	r3, [r7, #16]
 801c096:	330e      	adds	r3, #14
 801c098:	681b      	ldr	r3, [r3, #0]
 801c09a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801c09c:	693b      	ldr	r3, [r7, #16]
 801c09e:	3318      	adds	r3, #24
 801c0a0:	681b      	ldr	r3, [r3, #0]
 801c0a2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c0a4:	683b      	ldr	r3, [r7, #0]
 801c0a6:	3304      	adds	r3, #4
 801c0a8:	681b      	ldr	r3, [r3, #0]
 801c0aa:	2b00      	cmp	r3, #0
 801c0ac:	d102      	bne.n	801c0b4 <etharp_input+0x74>
    for_us = 0;
 801c0ae:	2300      	movs	r3, #0
 801c0b0:	75fb      	strb	r3, [r7, #23]
 801c0b2:	e009      	b.n	801c0c8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801c0b4:	68ba      	ldr	r2, [r7, #8]
 801c0b6:	683b      	ldr	r3, [r7, #0]
 801c0b8:	3304      	adds	r3, #4
 801c0ba:	681b      	ldr	r3, [r3, #0]
 801c0bc:	429a      	cmp	r2, r3
 801c0be:	bf0c      	ite	eq
 801c0c0:	2301      	moveq	r3, #1
 801c0c2:	2300      	movne	r3, #0
 801c0c4:	b2db      	uxtb	r3, r3
 801c0c6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801c0c8:	693b      	ldr	r3, [r7, #16]
 801c0ca:	f103 0208 	add.w	r2, r3, #8
 801c0ce:	7dfb      	ldrb	r3, [r7, #23]
 801c0d0:	2b00      	cmp	r3, #0
 801c0d2:	d001      	beq.n	801c0d8 <etharp_input+0x98>
 801c0d4:	2301      	movs	r3, #1
 801c0d6:	e000      	b.n	801c0da <etharp_input+0x9a>
 801c0d8:	2302      	movs	r3, #2
 801c0da:	f107 010c 	add.w	r1, r7, #12
 801c0de:	6838      	ldr	r0, [r7, #0]
 801c0e0:	f7ff fed8 	bl	801be94 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801c0e4:	693b      	ldr	r3, [r7, #16]
 801c0e6:	88db      	ldrh	r3, [r3, #6]
 801c0e8:	b29b      	uxth	r3, r3
 801c0ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c0ee:	d003      	beq.n	801c0f8 <etharp_input+0xb8>
 801c0f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c0f4:	d01e      	beq.n	801c134 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801c0f6:	e020      	b.n	801c13a <etharp_input+0xfa>
      if (for_us) {
 801c0f8:	7dfb      	ldrb	r3, [r7, #23]
 801c0fa:	2b00      	cmp	r3, #0
 801c0fc:	d01c      	beq.n	801c138 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801c0fe:	683b      	ldr	r3, [r7, #0]
 801c100:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801c104:	693b      	ldr	r3, [r7, #16]
 801c106:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801c10a:	683b      	ldr	r3, [r7, #0]
 801c10c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801c110:	683b      	ldr	r3, [r7, #0]
 801c112:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801c114:	693a      	ldr	r2, [r7, #16]
 801c116:	3208      	adds	r2, #8
        etharp_raw(netif,
 801c118:	2102      	movs	r1, #2
 801c11a:	9103      	str	r1, [sp, #12]
 801c11c:	f107 010c 	add.w	r1, r7, #12
 801c120:	9102      	str	r1, [sp, #8]
 801c122:	9201      	str	r2, [sp, #4]
 801c124:	9300      	str	r3, [sp, #0]
 801c126:	462b      	mov	r3, r5
 801c128:	4622      	mov	r2, r4
 801c12a:	4601      	mov	r1, r0
 801c12c:	6838      	ldr	r0, [r7, #0]
 801c12e:	f000 faeb 	bl	801c708 <etharp_raw>
      break;
 801c132:	e001      	b.n	801c138 <etharp_input+0xf8>
      break;
 801c134:	bf00      	nop
 801c136:	e000      	b.n	801c13a <etharp_input+0xfa>
      break;
 801c138:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801c13a:	6878      	ldr	r0, [r7, #4]
 801c13c:	f7f9 f940 	bl	80153c0 <pbuf_free>
}
 801c140:	3718      	adds	r7, #24
 801c142:	46bd      	mov	sp, r7
 801c144:	bdb0      	pop	{r4, r5, r7, pc}
 801c146:	bf00      	nop
 801c148:	08021dec 	.word	0x08021dec
 801c14c:	08021f3c 	.word	0x08021f3c
 801c150:	08021e64 	.word	0x08021e64

0801c154 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801c154:	b580      	push	{r7, lr}
 801c156:	b086      	sub	sp, #24
 801c158:	af02      	add	r7, sp, #8
 801c15a:	60f8      	str	r0, [r7, #12]
 801c15c:	60b9      	str	r1, [r7, #8]
 801c15e:	4613      	mov	r3, r2
 801c160:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c162:	79fa      	ldrb	r2, [r7, #7]
 801c164:	4944      	ldr	r1, [pc, #272]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c166:	4613      	mov	r3, r2
 801c168:	005b      	lsls	r3, r3, #1
 801c16a:	4413      	add	r3, r2
 801c16c:	00db      	lsls	r3, r3, #3
 801c16e:	440b      	add	r3, r1
 801c170:	3314      	adds	r3, #20
 801c172:	781b      	ldrb	r3, [r3, #0]
 801c174:	2b01      	cmp	r3, #1
 801c176:	d806      	bhi.n	801c186 <etharp_output_to_arp_index+0x32>
 801c178:	4b40      	ldr	r3, [pc, #256]	@ (801c27c <etharp_output_to_arp_index+0x128>)
 801c17a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801c17e:	4940      	ldr	r1, [pc, #256]	@ (801c280 <etharp_output_to_arp_index+0x12c>)
 801c180:	4840      	ldr	r0, [pc, #256]	@ (801c284 <etharp_output_to_arp_index+0x130>)
 801c182:	f002 f8ed 	bl	801e360 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801c186:	79fa      	ldrb	r2, [r7, #7]
 801c188:	493b      	ldr	r1, [pc, #236]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c18a:	4613      	mov	r3, r2
 801c18c:	005b      	lsls	r3, r3, #1
 801c18e:	4413      	add	r3, r2
 801c190:	00db      	lsls	r3, r3, #3
 801c192:	440b      	add	r3, r1
 801c194:	3314      	adds	r3, #20
 801c196:	781b      	ldrb	r3, [r3, #0]
 801c198:	2b02      	cmp	r3, #2
 801c19a:	d153      	bne.n	801c244 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801c19c:	79fa      	ldrb	r2, [r7, #7]
 801c19e:	4936      	ldr	r1, [pc, #216]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c1a0:	4613      	mov	r3, r2
 801c1a2:	005b      	lsls	r3, r3, #1
 801c1a4:	4413      	add	r3, r2
 801c1a6:	00db      	lsls	r3, r3, #3
 801c1a8:	440b      	add	r3, r1
 801c1aa:	3312      	adds	r3, #18
 801c1ac:	881b      	ldrh	r3, [r3, #0]
 801c1ae:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801c1b2:	d919      	bls.n	801c1e8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801c1b4:	79fa      	ldrb	r2, [r7, #7]
 801c1b6:	4613      	mov	r3, r2
 801c1b8:	005b      	lsls	r3, r3, #1
 801c1ba:	4413      	add	r3, r2
 801c1bc:	00db      	lsls	r3, r3, #3
 801c1be:	4a2e      	ldr	r2, [pc, #184]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c1c0:	4413      	add	r3, r2
 801c1c2:	3304      	adds	r3, #4
 801c1c4:	4619      	mov	r1, r3
 801c1c6:	68f8      	ldr	r0, [r7, #12]
 801c1c8:	f000 fb4c 	bl	801c864 <etharp_request>
 801c1cc:	4603      	mov	r3, r0
 801c1ce:	2b00      	cmp	r3, #0
 801c1d0:	d138      	bne.n	801c244 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c1d2:	79fa      	ldrb	r2, [r7, #7]
 801c1d4:	4928      	ldr	r1, [pc, #160]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c1d6:	4613      	mov	r3, r2
 801c1d8:	005b      	lsls	r3, r3, #1
 801c1da:	4413      	add	r3, r2
 801c1dc:	00db      	lsls	r3, r3, #3
 801c1de:	440b      	add	r3, r1
 801c1e0:	3314      	adds	r3, #20
 801c1e2:	2203      	movs	r2, #3
 801c1e4:	701a      	strb	r2, [r3, #0]
 801c1e6:	e02d      	b.n	801c244 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801c1e8:	79fa      	ldrb	r2, [r7, #7]
 801c1ea:	4923      	ldr	r1, [pc, #140]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c1ec:	4613      	mov	r3, r2
 801c1ee:	005b      	lsls	r3, r3, #1
 801c1f0:	4413      	add	r3, r2
 801c1f2:	00db      	lsls	r3, r3, #3
 801c1f4:	440b      	add	r3, r1
 801c1f6:	3312      	adds	r3, #18
 801c1f8:	881b      	ldrh	r3, [r3, #0]
 801c1fa:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801c1fe:	d321      	bcc.n	801c244 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c200:	79fa      	ldrb	r2, [r7, #7]
 801c202:	4613      	mov	r3, r2
 801c204:	005b      	lsls	r3, r3, #1
 801c206:	4413      	add	r3, r2
 801c208:	00db      	lsls	r3, r3, #3
 801c20a:	4a1b      	ldr	r2, [pc, #108]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c20c:	4413      	add	r3, r2
 801c20e:	1d19      	adds	r1, r3, #4
 801c210:	79fa      	ldrb	r2, [r7, #7]
 801c212:	4613      	mov	r3, r2
 801c214:	005b      	lsls	r3, r3, #1
 801c216:	4413      	add	r3, r2
 801c218:	00db      	lsls	r3, r3, #3
 801c21a:	3308      	adds	r3, #8
 801c21c:	4a16      	ldr	r2, [pc, #88]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c21e:	4413      	add	r3, r2
 801c220:	3304      	adds	r3, #4
 801c222:	461a      	mov	r2, r3
 801c224:	68f8      	ldr	r0, [r7, #12]
 801c226:	f000 fafb 	bl	801c820 <etharp_request_dst>
 801c22a:	4603      	mov	r3, r0
 801c22c:	2b00      	cmp	r3, #0
 801c22e:	d109      	bne.n	801c244 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c230:	79fa      	ldrb	r2, [r7, #7]
 801c232:	4911      	ldr	r1, [pc, #68]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c234:	4613      	mov	r3, r2
 801c236:	005b      	lsls	r3, r3, #1
 801c238:	4413      	add	r3, r2
 801c23a:	00db      	lsls	r3, r3, #3
 801c23c:	440b      	add	r3, r1
 801c23e:	3314      	adds	r3, #20
 801c240:	2203      	movs	r2, #3
 801c242:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801c244:	68fb      	ldr	r3, [r7, #12]
 801c246:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801c24a:	79fa      	ldrb	r2, [r7, #7]
 801c24c:	4613      	mov	r3, r2
 801c24e:	005b      	lsls	r3, r3, #1
 801c250:	4413      	add	r3, r2
 801c252:	00db      	lsls	r3, r3, #3
 801c254:	3308      	adds	r3, #8
 801c256:	4a08      	ldr	r2, [pc, #32]	@ (801c278 <etharp_output_to_arp_index+0x124>)
 801c258:	4413      	add	r3, r2
 801c25a:	3304      	adds	r3, #4
 801c25c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c260:	9200      	str	r2, [sp, #0]
 801c262:	460a      	mov	r2, r1
 801c264:	68b9      	ldr	r1, [r7, #8]
 801c266:	68f8      	ldr	r0, [r7, #12]
 801c268:	f001 fe40 	bl	801deec <ethernet_output>
 801c26c:	4603      	mov	r3, r0
}
 801c26e:	4618      	mov	r0, r3
 801c270:	3710      	adds	r7, #16
 801c272:	46bd      	mov	sp, r7
 801c274:	bd80      	pop	{r7, pc}
 801c276:	bf00      	nop
 801c278:	20012b5c 	.word	0x20012b5c
 801c27c:	08021dec 	.word	0x08021dec
 801c280:	08021f5c 	.word	0x08021f5c
 801c284:	08021e64 	.word	0x08021e64

0801c288 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801c288:	b580      	push	{r7, lr}
 801c28a:	b08a      	sub	sp, #40	@ 0x28
 801c28c:	af02      	add	r7, sp, #8
 801c28e:	60f8      	str	r0, [r7, #12]
 801c290:	60b9      	str	r1, [r7, #8]
 801c292:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801c294:	687b      	ldr	r3, [r7, #4]
 801c296:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c298:	68fb      	ldr	r3, [r7, #12]
 801c29a:	2b00      	cmp	r3, #0
 801c29c:	d106      	bne.n	801c2ac <etharp_output+0x24>
 801c29e:	4b73      	ldr	r3, [pc, #460]	@ (801c46c <etharp_output+0x1e4>)
 801c2a0:	f240 321e 	movw	r2, #798	@ 0x31e
 801c2a4:	4972      	ldr	r1, [pc, #456]	@ (801c470 <etharp_output+0x1e8>)
 801c2a6:	4873      	ldr	r0, [pc, #460]	@ (801c474 <etharp_output+0x1ec>)
 801c2a8:	f002 f85a 	bl	801e360 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801c2ac:	68bb      	ldr	r3, [r7, #8]
 801c2ae:	2b00      	cmp	r3, #0
 801c2b0:	d106      	bne.n	801c2c0 <etharp_output+0x38>
 801c2b2:	4b6e      	ldr	r3, [pc, #440]	@ (801c46c <etharp_output+0x1e4>)
 801c2b4:	f240 321f 	movw	r2, #799	@ 0x31f
 801c2b8:	496f      	ldr	r1, [pc, #444]	@ (801c478 <etharp_output+0x1f0>)
 801c2ba:	486e      	ldr	r0, [pc, #440]	@ (801c474 <etharp_output+0x1ec>)
 801c2bc:	f002 f850 	bl	801e360 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d106      	bne.n	801c2d4 <etharp_output+0x4c>
 801c2c6:	4b69      	ldr	r3, [pc, #420]	@ (801c46c <etharp_output+0x1e4>)
 801c2c8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801c2cc:	496b      	ldr	r1, [pc, #428]	@ (801c47c <etharp_output+0x1f4>)
 801c2ce:	4869      	ldr	r0, [pc, #420]	@ (801c474 <etharp_output+0x1ec>)
 801c2d0:	f002 f846 	bl	801e360 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801c2d4:	687b      	ldr	r3, [r7, #4]
 801c2d6:	681b      	ldr	r3, [r3, #0]
 801c2d8:	68f9      	ldr	r1, [r7, #12]
 801c2da:	4618      	mov	r0, r3
 801c2dc:	f000 fef8 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801c2e0:	4603      	mov	r3, r0
 801c2e2:	2b00      	cmp	r3, #0
 801c2e4:	d002      	beq.n	801c2ec <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801c2e6:	4b66      	ldr	r3, [pc, #408]	@ (801c480 <etharp_output+0x1f8>)
 801c2e8:	61fb      	str	r3, [r7, #28]
 801c2ea:	e0af      	b.n	801c44c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801c2ec:	687b      	ldr	r3, [r7, #4]
 801c2ee:	681b      	ldr	r3, [r3, #0]
 801c2f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c2f4:	2be0      	cmp	r3, #224	@ 0xe0
 801c2f6:	d118      	bne.n	801c32a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801c2f8:	2301      	movs	r3, #1
 801c2fa:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801c2fc:	2300      	movs	r3, #0
 801c2fe:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801c300:	235e      	movs	r3, #94	@ 0x5e
 801c302:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801c304:	687b      	ldr	r3, [r7, #4]
 801c306:	3301      	adds	r3, #1
 801c308:	781b      	ldrb	r3, [r3, #0]
 801c30a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c30e:	b2db      	uxtb	r3, r3
 801c310:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801c312:	687b      	ldr	r3, [r7, #4]
 801c314:	3302      	adds	r3, #2
 801c316:	781b      	ldrb	r3, [r3, #0]
 801c318:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801c31a:	687b      	ldr	r3, [r7, #4]
 801c31c:	3303      	adds	r3, #3
 801c31e:	781b      	ldrb	r3, [r3, #0]
 801c320:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801c322:	f107 0310 	add.w	r3, r7, #16
 801c326:	61fb      	str	r3, [r7, #28]
 801c328:	e090      	b.n	801c44c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c32a:	687b      	ldr	r3, [r7, #4]
 801c32c:	681a      	ldr	r2, [r3, #0]
 801c32e:	68fb      	ldr	r3, [r7, #12]
 801c330:	3304      	adds	r3, #4
 801c332:	681b      	ldr	r3, [r3, #0]
 801c334:	405a      	eors	r2, r3
 801c336:	68fb      	ldr	r3, [r7, #12]
 801c338:	3308      	adds	r3, #8
 801c33a:	681b      	ldr	r3, [r3, #0]
 801c33c:	4013      	ands	r3, r2
 801c33e:	2b00      	cmp	r3, #0
 801c340:	d012      	beq.n	801c368 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801c342:	687b      	ldr	r3, [r7, #4]
 801c344:	681b      	ldr	r3, [r3, #0]
 801c346:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c348:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801c34c:	4293      	cmp	r3, r2
 801c34e:	d00b      	beq.n	801c368 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801c350:	68fb      	ldr	r3, [r7, #12]
 801c352:	330c      	adds	r3, #12
 801c354:	681b      	ldr	r3, [r3, #0]
 801c356:	2b00      	cmp	r3, #0
 801c358:	d003      	beq.n	801c362 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801c35a:	68fb      	ldr	r3, [r7, #12]
 801c35c:	330c      	adds	r3, #12
 801c35e:	61bb      	str	r3, [r7, #24]
 801c360:	e002      	b.n	801c368 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801c362:	f06f 0303 	mvn.w	r3, #3
 801c366:	e07d      	b.n	801c464 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c368:	4b46      	ldr	r3, [pc, #280]	@ (801c484 <etharp_output+0x1fc>)
 801c36a:	781b      	ldrb	r3, [r3, #0]
 801c36c:	4619      	mov	r1, r3
 801c36e:	4a46      	ldr	r2, [pc, #280]	@ (801c488 <etharp_output+0x200>)
 801c370:	460b      	mov	r3, r1
 801c372:	005b      	lsls	r3, r3, #1
 801c374:	440b      	add	r3, r1
 801c376:	00db      	lsls	r3, r3, #3
 801c378:	4413      	add	r3, r2
 801c37a:	3314      	adds	r3, #20
 801c37c:	781b      	ldrb	r3, [r3, #0]
 801c37e:	2b01      	cmp	r3, #1
 801c380:	d925      	bls.n	801c3ce <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c382:	4b40      	ldr	r3, [pc, #256]	@ (801c484 <etharp_output+0x1fc>)
 801c384:	781b      	ldrb	r3, [r3, #0]
 801c386:	4619      	mov	r1, r3
 801c388:	4a3f      	ldr	r2, [pc, #252]	@ (801c488 <etharp_output+0x200>)
 801c38a:	460b      	mov	r3, r1
 801c38c:	005b      	lsls	r3, r3, #1
 801c38e:	440b      	add	r3, r1
 801c390:	00db      	lsls	r3, r3, #3
 801c392:	4413      	add	r3, r2
 801c394:	3308      	adds	r3, #8
 801c396:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c398:	68fa      	ldr	r2, [r7, #12]
 801c39a:	429a      	cmp	r2, r3
 801c39c:	d117      	bne.n	801c3ce <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801c39e:	69bb      	ldr	r3, [r7, #24]
 801c3a0:	681a      	ldr	r2, [r3, #0]
 801c3a2:	4b38      	ldr	r3, [pc, #224]	@ (801c484 <etharp_output+0x1fc>)
 801c3a4:	781b      	ldrb	r3, [r3, #0]
 801c3a6:	4618      	mov	r0, r3
 801c3a8:	4937      	ldr	r1, [pc, #220]	@ (801c488 <etharp_output+0x200>)
 801c3aa:	4603      	mov	r3, r0
 801c3ac:	005b      	lsls	r3, r3, #1
 801c3ae:	4403      	add	r3, r0
 801c3b0:	00db      	lsls	r3, r3, #3
 801c3b2:	440b      	add	r3, r1
 801c3b4:	3304      	adds	r3, #4
 801c3b6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c3b8:	429a      	cmp	r2, r3
 801c3ba:	d108      	bne.n	801c3ce <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801c3bc:	4b31      	ldr	r3, [pc, #196]	@ (801c484 <etharp_output+0x1fc>)
 801c3be:	781b      	ldrb	r3, [r3, #0]
 801c3c0:	461a      	mov	r2, r3
 801c3c2:	68b9      	ldr	r1, [r7, #8]
 801c3c4:	68f8      	ldr	r0, [r7, #12]
 801c3c6:	f7ff fec5 	bl	801c154 <etharp_output_to_arp_index>
 801c3ca:	4603      	mov	r3, r0
 801c3cc:	e04a      	b.n	801c464 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c3ce:	2300      	movs	r3, #0
 801c3d0:	75fb      	strb	r3, [r7, #23]
 801c3d2:	e031      	b.n	801c438 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c3d4:	7dfa      	ldrb	r2, [r7, #23]
 801c3d6:	492c      	ldr	r1, [pc, #176]	@ (801c488 <etharp_output+0x200>)
 801c3d8:	4613      	mov	r3, r2
 801c3da:	005b      	lsls	r3, r3, #1
 801c3dc:	4413      	add	r3, r2
 801c3de:	00db      	lsls	r3, r3, #3
 801c3e0:	440b      	add	r3, r1
 801c3e2:	3314      	adds	r3, #20
 801c3e4:	781b      	ldrb	r3, [r3, #0]
 801c3e6:	2b01      	cmp	r3, #1
 801c3e8:	d923      	bls.n	801c432 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801c3ea:	7dfa      	ldrb	r2, [r7, #23]
 801c3ec:	4926      	ldr	r1, [pc, #152]	@ (801c488 <etharp_output+0x200>)
 801c3ee:	4613      	mov	r3, r2
 801c3f0:	005b      	lsls	r3, r3, #1
 801c3f2:	4413      	add	r3, r2
 801c3f4:	00db      	lsls	r3, r3, #3
 801c3f6:	440b      	add	r3, r1
 801c3f8:	3308      	adds	r3, #8
 801c3fa:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c3fc:	68fa      	ldr	r2, [r7, #12]
 801c3fe:	429a      	cmp	r2, r3
 801c400:	d117      	bne.n	801c432 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801c402:	69bb      	ldr	r3, [r7, #24]
 801c404:	6819      	ldr	r1, [r3, #0]
 801c406:	7dfa      	ldrb	r2, [r7, #23]
 801c408:	481f      	ldr	r0, [pc, #124]	@ (801c488 <etharp_output+0x200>)
 801c40a:	4613      	mov	r3, r2
 801c40c:	005b      	lsls	r3, r3, #1
 801c40e:	4413      	add	r3, r2
 801c410:	00db      	lsls	r3, r3, #3
 801c412:	4403      	add	r3, r0
 801c414:	3304      	adds	r3, #4
 801c416:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801c418:	4299      	cmp	r1, r3
 801c41a:	d10a      	bne.n	801c432 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801c41c:	4a19      	ldr	r2, [pc, #100]	@ (801c484 <etharp_output+0x1fc>)
 801c41e:	7dfb      	ldrb	r3, [r7, #23]
 801c420:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801c422:	7dfb      	ldrb	r3, [r7, #23]
 801c424:	461a      	mov	r2, r3
 801c426:	68b9      	ldr	r1, [r7, #8]
 801c428:	68f8      	ldr	r0, [r7, #12]
 801c42a:	f7ff fe93 	bl	801c154 <etharp_output_to_arp_index>
 801c42e:	4603      	mov	r3, r0
 801c430:	e018      	b.n	801c464 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c432:	7dfb      	ldrb	r3, [r7, #23]
 801c434:	3301      	adds	r3, #1
 801c436:	75fb      	strb	r3, [r7, #23]
 801c438:	7dfb      	ldrb	r3, [r7, #23]
 801c43a:	2b09      	cmp	r3, #9
 801c43c:	d9ca      	bls.n	801c3d4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801c43e:	68ba      	ldr	r2, [r7, #8]
 801c440:	69b9      	ldr	r1, [r7, #24]
 801c442:	68f8      	ldr	r0, [r7, #12]
 801c444:	f000 f822 	bl	801c48c <etharp_query>
 801c448:	4603      	mov	r3, r0
 801c44a:	e00b      	b.n	801c464 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801c44c:	68fb      	ldr	r3, [r7, #12]
 801c44e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801c452:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801c456:	9300      	str	r3, [sp, #0]
 801c458:	69fb      	ldr	r3, [r7, #28]
 801c45a:	68b9      	ldr	r1, [r7, #8]
 801c45c:	68f8      	ldr	r0, [r7, #12]
 801c45e:	f001 fd45 	bl	801deec <ethernet_output>
 801c462:	4603      	mov	r3, r0
}
 801c464:	4618      	mov	r0, r3
 801c466:	3720      	adds	r7, #32
 801c468:	46bd      	mov	sp, r7
 801c46a:	bd80      	pop	{r7, pc}
 801c46c:	08021dec 	.word	0x08021dec
 801c470:	08021f3c 	.word	0x08021f3c
 801c474:	08021e64 	.word	0x08021e64
 801c478:	08021f8c 	.word	0x08021f8c
 801c47c:	08021f2c 	.word	0x08021f2c
 801c480:	08022bf4 	.word	0x08022bf4
 801c484:	20012c4c 	.word	0x20012c4c
 801c488:	20012b5c 	.word	0x20012b5c

0801c48c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801c48c:	b580      	push	{r7, lr}
 801c48e:	b08c      	sub	sp, #48	@ 0x30
 801c490:	af02      	add	r7, sp, #8
 801c492:	60f8      	str	r0, [r7, #12]
 801c494:	60b9      	str	r1, [r7, #8]
 801c496:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801c498:	68fb      	ldr	r3, [r7, #12]
 801c49a:	3326      	adds	r3, #38	@ 0x26
 801c49c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801c49e:	23ff      	movs	r3, #255	@ 0xff
 801c4a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801c4a4:	2300      	movs	r3, #0
 801c4a6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c4a8:	68bb      	ldr	r3, [r7, #8]
 801c4aa:	681b      	ldr	r3, [r3, #0]
 801c4ac:	68f9      	ldr	r1, [r7, #12]
 801c4ae:	4618      	mov	r0, r3
 801c4b0:	f000 fe0e 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801c4b4:	4603      	mov	r3, r0
 801c4b6:	2b00      	cmp	r3, #0
 801c4b8:	d10c      	bne.n	801c4d4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c4ba:	68bb      	ldr	r3, [r7, #8]
 801c4bc:	681b      	ldr	r3, [r3, #0]
 801c4be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c4c2:	2be0      	cmp	r3, #224	@ 0xe0
 801c4c4:	d006      	beq.n	801c4d4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c4c6:	68bb      	ldr	r3, [r7, #8]
 801c4c8:	2b00      	cmp	r3, #0
 801c4ca:	d003      	beq.n	801c4d4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801c4cc:	68bb      	ldr	r3, [r7, #8]
 801c4ce:	681b      	ldr	r3, [r3, #0]
 801c4d0:	2b00      	cmp	r3, #0
 801c4d2:	d102      	bne.n	801c4da <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801c4d4:	f06f 030f 	mvn.w	r3, #15
 801c4d8:	e101      	b.n	801c6de <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801c4da:	68fa      	ldr	r2, [r7, #12]
 801c4dc:	2101      	movs	r1, #1
 801c4de:	68b8      	ldr	r0, [r7, #8]
 801c4e0:	f7ff fb60 	bl	801bba4 <etharp_find_entry>
 801c4e4:	4603      	mov	r3, r0
 801c4e6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801c4e8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801c4ec:	2b00      	cmp	r3, #0
 801c4ee:	da02      	bge.n	801c4f6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801c4f0:	8a7b      	ldrh	r3, [r7, #18]
 801c4f2:	b25b      	sxtb	r3, r3
 801c4f4:	e0f3      	b.n	801c6de <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801c4f6:	8a7b      	ldrh	r3, [r7, #18]
 801c4f8:	2b7e      	cmp	r3, #126	@ 0x7e
 801c4fa:	d906      	bls.n	801c50a <etharp_query+0x7e>
 801c4fc:	4b7a      	ldr	r3, [pc, #488]	@ (801c6e8 <etharp_query+0x25c>)
 801c4fe:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801c502:	497a      	ldr	r1, [pc, #488]	@ (801c6ec <etharp_query+0x260>)
 801c504:	487a      	ldr	r0, [pc, #488]	@ (801c6f0 <etharp_query+0x264>)
 801c506:	f001 ff2b 	bl	801e360 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801c50a:	8a7b      	ldrh	r3, [r7, #18]
 801c50c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801c50e:	7c7a      	ldrb	r2, [r7, #17]
 801c510:	4978      	ldr	r1, [pc, #480]	@ (801c6f4 <etharp_query+0x268>)
 801c512:	4613      	mov	r3, r2
 801c514:	005b      	lsls	r3, r3, #1
 801c516:	4413      	add	r3, r2
 801c518:	00db      	lsls	r3, r3, #3
 801c51a:	440b      	add	r3, r1
 801c51c:	3314      	adds	r3, #20
 801c51e:	781b      	ldrb	r3, [r3, #0]
 801c520:	2b00      	cmp	r3, #0
 801c522:	d115      	bne.n	801c550 <etharp_query+0xc4>
    is_new_entry = 1;
 801c524:	2301      	movs	r3, #1
 801c526:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801c528:	7c7a      	ldrb	r2, [r7, #17]
 801c52a:	4972      	ldr	r1, [pc, #456]	@ (801c6f4 <etharp_query+0x268>)
 801c52c:	4613      	mov	r3, r2
 801c52e:	005b      	lsls	r3, r3, #1
 801c530:	4413      	add	r3, r2
 801c532:	00db      	lsls	r3, r3, #3
 801c534:	440b      	add	r3, r1
 801c536:	3314      	adds	r3, #20
 801c538:	2201      	movs	r2, #1
 801c53a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801c53c:	7c7a      	ldrb	r2, [r7, #17]
 801c53e:	496d      	ldr	r1, [pc, #436]	@ (801c6f4 <etharp_query+0x268>)
 801c540:	4613      	mov	r3, r2
 801c542:	005b      	lsls	r3, r3, #1
 801c544:	4413      	add	r3, r2
 801c546:	00db      	lsls	r3, r3, #3
 801c548:	440b      	add	r3, r1
 801c54a:	3308      	adds	r3, #8
 801c54c:	68fa      	ldr	r2, [r7, #12]
 801c54e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801c550:	7c7a      	ldrb	r2, [r7, #17]
 801c552:	4968      	ldr	r1, [pc, #416]	@ (801c6f4 <etharp_query+0x268>)
 801c554:	4613      	mov	r3, r2
 801c556:	005b      	lsls	r3, r3, #1
 801c558:	4413      	add	r3, r2
 801c55a:	00db      	lsls	r3, r3, #3
 801c55c:	440b      	add	r3, r1
 801c55e:	3314      	adds	r3, #20
 801c560:	781b      	ldrb	r3, [r3, #0]
 801c562:	2b01      	cmp	r3, #1
 801c564:	d011      	beq.n	801c58a <etharp_query+0xfe>
 801c566:	7c7a      	ldrb	r2, [r7, #17]
 801c568:	4962      	ldr	r1, [pc, #392]	@ (801c6f4 <etharp_query+0x268>)
 801c56a:	4613      	mov	r3, r2
 801c56c:	005b      	lsls	r3, r3, #1
 801c56e:	4413      	add	r3, r2
 801c570:	00db      	lsls	r3, r3, #3
 801c572:	440b      	add	r3, r1
 801c574:	3314      	adds	r3, #20
 801c576:	781b      	ldrb	r3, [r3, #0]
 801c578:	2b01      	cmp	r3, #1
 801c57a:	d806      	bhi.n	801c58a <etharp_query+0xfe>
 801c57c:	4b5a      	ldr	r3, [pc, #360]	@ (801c6e8 <etharp_query+0x25c>)
 801c57e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801c582:	495d      	ldr	r1, [pc, #372]	@ (801c6f8 <etharp_query+0x26c>)
 801c584:	485a      	ldr	r0, [pc, #360]	@ (801c6f0 <etharp_query+0x264>)
 801c586:	f001 feeb 	bl	801e360 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801c58a:	6a3b      	ldr	r3, [r7, #32]
 801c58c:	2b00      	cmp	r3, #0
 801c58e:	d102      	bne.n	801c596 <etharp_query+0x10a>
 801c590:	687b      	ldr	r3, [r7, #4]
 801c592:	2b00      	cmp	r3, #0
 801c594:	d10c      	bne.n	801c5b0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801c596:	68b9      	ldr	r1, [r7, #8]
 801c598:	68f8      	ldr	r0, [r7, #12]
 801c59a:	f000 f963 	bl	801c864 <etharp_request>
 801c59e:	4603      	mov	r3, r0
 801c5a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801c5a4:	687b      	ldr	r3, [r7, #4]
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d102      	bne.n	801c5b0 <etharp_query+0x124>
      return result;
 801c5aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801c5ae:	e096      	b.n	801c6de <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801c5b0:	687b      	ldr	r3, [r7, #4]
 801c5b2:	2b00      	cmp	r3, #0
 801c5b4:	d106      	bne.n	801c5c4 <etharp_query+0x138>
 801c5b6:	4b4c      	ldr	r3, [pc, #304]	@ (801c6e8 <etharp_query+0x25c>)
 801c5b8:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801c5bc:	494f      	ldr	r1, [pc, #316]	@ (801c6fc <etharp_query+0x270>)
 801c5be:	484c      	ldr	r0, [pc, #304]	@ (801c6f0 <etharp_query+0x264>)
 801c5c0:	f001 fece 	bl	801e360 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801c5c4:	7c7a      	ldrb	r2, [r7, #17]
 801c5c6:	494b      	ldr	r1, [pc, #300]	@ (801c6f4 <etharp_query+0x268>)
 801c5c8:	4613      	mov	r3, r2
 801c5ca:	005b      	lsls	r3, r3, #1
 801c5cc:	4413      	add	r3, r2
 801c5ce:	00db      	lsls	r3, r3, #3
 801c5d0:	440b      	add	r3, r1
 801c5d2:	3314      	adds	r3, #20
 801c5d4:	781b      	ldrb	r3, [r3, #0]
 801c5d6:	2b01      	cmp	r3, #1
 801c5d8:	d917      	bls.n	801c60a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801c5da:	4a49      	ldr	r2, [pc, #292]	@ (801c700 <etharp_query+0x274>)
 801c5dc:	7c7b      	ldrb	r3, [r7, #17]
 801c5de:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801c5e0:	7c7a      	ldrb	r2, [r7, #17]
 801c5e2:	4613      	mov	r3, r2
 801c5e4:	005b      	lsls	r3, r3, #1
 801c5e6:	4413      	add	r3, r2
 801c5e8:	00db      	lsls	r3, r3, #3
 801c5ea:	3308      	adds	r3, #8
 801c5ec:	4a41      	ldr	r2, [pc, #260]	@ (801c6f4 <etharp_query+0x268>)
 801c5ee:	4413      	add	r3, r2
 801c5f0:	3304      	adds	r3, #4
 801c5f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c5f6:	9200      	str	r2, [sp, #0]
 801c5f8:	697a      	ldr	r2, [r7, #20]
 801c5fa:	6879      	ldr	r1, [r7, #4]
 801c5fc:	68f8      	ldr	r0, [r7, #12]
 801c5fe:	f001 fc75 	bl	801deec <ethernet_output>
 801c602:	4603      	mov	r3, r0
 801c604:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c608:	e067      	b.n	801c6da <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801c60a:	7c7a      	ldrb	r2, [r7, #17]
 801c60c:	4939      	ldr	r1, [pc, #228]	@ (801c6f4 <etharp_query+0x268>)
 801c60e:	4613      	mov	r3, r2
 801c610:	005b      	lsls	r3, r3, #1
 801c612:	4413      	add	r3, r2
 801c614:	00db      	lsls	r3, r3, #3
 801c616:	440b      	add	r3, r1
 801c618:	3314      	adds	r3, #20
 801c61a:	781b      	ldrb	r3, [r3, #0]
 801c61c:	2b01      	cmp	r3, #1
 801c61e:	d15c      	bne.n	801c6da <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801c620:	2300      	movs	r3, #0
 801c622:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801c624:	687b      	ldr	r3, [r7, #4]
 801c626:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c628:	e01c      	b.n	801c664 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801c62a:	69fb      	ldr	r3, [r7, #28]
 801c62c:	895a      	ldrh	r2, [r3, #10]
 801c62e:	69fb      	ldr	r3, [r7, #28]
 801c630:	891b      	ldrh	r3, [r3, #8]
 801c632:	429a      	cmp	r2, r3
 801c634:	d10a      	bne.n	801c64c <etharp_query+0x1c0>
 801c636:	69fb      	ldr	r3, [r7, #28]
 801c638:	681b      	ldr	r3, [r3, #0]
 801c63a:	2b00      	cmp	r3, #0
 801c63c:	d006      	beq.n	801c64c <etharp_query+0x1c0>
 801c63e:	4b2a      	ldr	r3, [pc, #168]	@ (801c6e8 <etharp_query+0x25c>)
 801c640:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801c644:	492f      	ldr	r1, [pc, #188]	@ (801c704 <etharp_query+0x278>)
 801c646:	482a      	ldr	r0, [pc, #168]	@ (801c6f0 <etharp_query+0x264>)
 801c648:	f001 fe8a 	bl	801e360 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801c64c:	69fb      	ldr	r3, [r7, #28]
 801c64e:	7b1b      	ldrb	r3, [r3, #12]
 801c650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c654:	2b00      	cmp	r3, #0
 801c656:	d002      	beq.n	801c65e <etharp_query+0x1d2>
        copy_needed = 1;
 801c658:	2301      	movs	r3, #1
 801c65a:	61bb      	str	r3, [r7, #24]
        break;
 801c65c:	e005      	b.n	801c66a <etharp_query+0x1de>
      }
      p = p->next;
 801c65e:	69fb      	ldr	r3, [r7, #28]
 801c660:	681b      	ldr	r3, [r3, #0]
 801c662:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c664:	69fb      	ldr	r3, [r7, #28]
 801c666:	2b00      	cmp	r3, #0
 801c668:	d1df      	bne.n	801c62a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801c66a:	69bb      	ldr	r3, [r7, #24]
 801c66c:	2b00      	cmp	r3, #0
 801c66e:	d007      	beq.n	801c680 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801c670:	687a      	ldr	r2, [r7, #4]
 801c672:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801c676:	200e      	movs	r0, #14
 801c678:	f7f9 f9ac 	bl	80159d4 <pbuf_clone>
 801c67c:	61f8      	str	r0, [r7, #28]
 801c67e:	e004      	b.n	801c68a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801c680:	687b      	ldr	r3, [r7, #4]
 801c682:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801c684:	69f8      	ldr	r0, [r7, #28]
 801c686:	f7f8 ff41 	bl	801550c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801c68a:	69fb      	ldr	r3, [r7, #28]
 801c68c:	2b00      	cmp	r3, #0
 801c68e:	d021      	beq.n	801c6d4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801c690:	7c7a      	ldrb	r2, [r7, #17]
 801c692:	4918      	ldr	r1, [pc, #96]	@ (801c6f4 <etharp_query+0x268>)
 801c694:	4613      	mov	r3, r2
 801c696:	005b      	lsls	r3, r3, #1
 801c698:	4413      	add	r3, r2
 801c69a:	00db      	lsls	r3, r3, #3
 801c69c:	440b      	add	r3, r1
 801c69e:	681b      	ldr	r3, [r3, #0]
 801c6a0:	2b00      	cmp	r3, #0
 801c6a2:	d00a      	beq.n	801c6ba <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801c6a4:	7c7a      	ldrb	r2, [r7, #17]
 801c6a6:	4913      	ldr	r1, [pc, #76]	@ (801c6f4 <etharp_query+0x268>)
 801c6a8:	4613      	mov	r3, r2
 801c6aa:	005b      	lsls	r3, r3, #1
 801c6ac:	4413      	add	r3, r2
 801c6ae:	00db      	lsls	r3, r3, #3
 801c6b0:	440b      	add	r3, r1
 801c6b2:	681b      	ldr	r3, [r3, #0]
 801c6b4:	4618      	mov	r0, r3
 801c6b6:	f7f8 fe83 	bl	80153c0 <pbuf_free>
      }
      arp_table[i].q = p;
 801c6ba:	7c7a      	ldrb	r2, [r7, #17]
 801c6bc:	490d      	ldr	r1, [pc, #52]	@ (801c6f4 <etharp_query+0x268>)
 801c6be:	4613      	mov	r3, r2
 801c6c0:	005b      	lsls	r3, r3, #1
 801c6c2:	4413      	add	r3, r2
 801c6c4:	00db      	lsls	r3, r3, #3
 801c6c6:	440b      	add	r3, r1
 801c6c8:	69fa      	ldr	r2, [r7, #28]
 801c6ca:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801c6cc:	2300      	movs	r3, #0
 801c6ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c6d2:	e002      	b.n	801c6da <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801c6d4:	23ff      	movs	r3, #255	@ 0xff
 801c6d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801c6da:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801c6de:	4618      	mov	r0, r3
 801c6e0:	3728      	adds	r7, #40	@ 0x28
 801c6e2:	46bd      	mov	sp, r7
 801c6e4:	bd80      	pop	{r7, pc}
 801c6e6:	bf00      	nop
 801c6e8:	08021dec 	.word	0x08021dec
 801c6ec:	08021f98 	.word	0x08021f98
 801c6f0:	08021e64 	.word	0x08021e64
 801c6f4:	20012b5c 	.word	0x20012b5c
 801c6f8:	08021fa8 	.word	0x08021fa8
 801c6fc:	08021f8c 	.word	0x08021f8c
 801c700:	20012c4c 	.word	0x20012c4c
 801c704:	08021fd0 	.word	0x08021fd0

0801c708 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801c708:	b580      	push	{r7, lr}
 801c70a:	b08a      	sub	sp, #40	@ 0x28
 801c70c:	af02      	add	r7, sp, #8
 801c70e:	60f8      	str	r0, [r7, #12]
 801c710:	60b9      	str	r1, [r7, #8]
 801c712:	607a      	str	r2, [r7, #4]
 801c714:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801c716:	2300      	movs	r3, #0
 801c718:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c71a:	68fb      	ldr	r3, [r7, #12]
 801c71c:	2b00      	cmp	r3, #0
 801c71e:	d106      	bne.n	801c72e <etharp_raw+0x26>
 801c720:	4b3a      	ldr	r3, [pc, #232]	@ (801c80c <etharp_raw+0x104>)
 801c722:	f240 4257 	movw	r2, #1111	@ 0x457
 801c726:	493a      	ldr	r1, [pc, #232]	@ (801c810 <etharp_raw+0x108>)
 801c728:	483a      	ldr	r0, [pc, #232]	@ (801c814 <etharp_raw+0x10c>)
 801c72a:	f001 fe19 	bl	801e360 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801c72e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c732:	211c      	movs	r1, #28
 801c734:	200e      	movs	r0, #14
 801c736:	f7f8 fb5f 	bl	8014df8 <pbuf_alloc>
 801c73a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801c73c:	69bb      	ldr	r3, [r7, #24]
 801c73e:	2b00      	cmp	r3, #0
 801c740:	d102      	bne.n	801c748 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801c742:	f04f 33ff 	mov.w	r3, #4294967295
 801c746:	e05d      	b.n	801c804 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c748:	69bb      	ldr	r3, [r7, #24]
 801c74a:	895b      	ldrh	r3, [r3, #10]
 801c74c:	2b1b      	cmp	r3, #27
 801c74e:	d806      	bhi.n	801c75e <etharp_raw+0x56>
 801c750:	4b2e      	ldr	r3, [pc, #184]	@ (801c80c <etharp_raw+0x104>)
 801c752:	f240 4262 	movw	r2, #1122	@ 0x462
 801c756:	4930      	ldr	r1, [pc, #192]	@ (801c818 <etharp_raw+0x110>)
 801c758:	482e      	ldr	r0, [pc, #184]	@ (801c814 <etharp_raw+0x10c>)
 801c75a:	f001 fe01 	bl	801e360 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801c75e:	69bb      	ldr	r3, [r7, #24]
 801c760:	685b      	ldr	r3, [r3, #4]
 801c762:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801c764:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801c766:	4618      	mov	r0, r3
 801c768:	f7f7 fa38 	bl	8013bdc <lwip_htons>
 801c76c:	4603      	mov	r3, r0
 801c76e:	461a      	mov	r2, r3
 801c770:	697b      	ldr	r3, [r7, #20]
 801c772:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801c774:	68fb      	ldr	r3, [r7, #12]
 801c776:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c77a:	2b06      	cmp	r3, #6
 801c77c:	d006      	beq.n	801c78c <etharp_raw+0x84>
 801c77e:	4b23      	ldr	r3, [pc, #140]	@ (801c80c <etharp_raw+0x104>)
 801c780:	f240 4269 	movw	r2, #1129	@ 0x469
 801c784:	4925      	ldr	r1, [pc, #148]	@ (801c81c <etharp_raw+0x114>)
 801c786:	4823      	ldr	r0, [pc, #140]	@ (801c814 <etharp_raw+0x10c>)
 801c788:	f001 fdea 	bl	801e360 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c78c:	697b      	ldr	r3, [r7, #20]
 801c78e:	3308      	adds	r3, #8
 801c790:	2206      	movs	r2, #6
 801c792:	6839      	ldr	r1, [r7, #0]
 801c794:	4618      	mov	r0, r3
 801c796:	f002 f90e 	bl	801e9b6 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c79a:	697b      	ldr	r3, [r7, #20]
 801c79c:	3312      	adds	r3, #18
 801c79e:	2206      	movs	r2, #6
 801c7a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c7a2:	4618      	mov	r0, r3
 801c7a4:	f002 f907 	bl	801e9b6 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801c7a8:	697b      	ldr	r3, [r7, #20]
 801c7aa:	330e      	adds	r3, #14
 801c7ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c7ae:	6812      	ldr	r2, [r2, #0]
 801c7b0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c7b2:	697b      	ldr	r3, [r7, #20]
 801c7b4:	3318      	adds	r3, #24
 801c7b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c7b8:	6812      	ldr	r2, [r2, #0]
 801c7ba:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c7bc:	697b      	ldr	r3, [r7, #20]
 801c7be:	2200      	movs	r2, #0
 801c7c0:	701a      	strb	r2, [r3, #0]
 801c7c2:	2200      	movs	r2, #0
 801c7c4:	f042 0201 	orr.w	r2, r2, #1
 801c7c8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c7ca:	697b      	ldr	r3, [r7, #20]
 801c7cc:	2200      	movs	r2, #0
 801c7ce:	f042 0208 	orr.w	r2, r2, #8
 801c7d2:	709a      	strb	r2, [r3, #2]
 801c7d4:	2200      	movs	r2, #0
 801c7d6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801c7d8:	697b      	ldr	r3, [r7, #20]
 801c7da:	2206      	movs	r2, #6
 801c7dc:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801c7de:	697b      	ldr	r3, [r7, #20]
 801c7e0:	2204      	movs	r2, #4
 801c7e2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c7e4:	f640 0306 	movw	r3, #2054	@ 0x806
 801c7e8:	9300      	str	r3, [sp, #0]
 801c7ea:	687b      	ldr	r3, [r7, #4]
 801c7ec:	68ba      	ldr	r2, [r7, #8]
 801c7ee:	69b9      	ldr	r1, [r7, #24]
 801c7f0:	68f8      	ldr	r0, [r7, #12]
 801c7f2:	f001 fb7b 	bl	801deec <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801c7f6:	69b8      	ldr	r0, [r7, #24]
 801c7f8:	f7f8 fde2 	bl	80153c0 <pbuf_free>
  p = NULL;
 801c7fc:	2300      	movs	r3, #0
 801c7fe:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801c800:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c804:	4618      	mov	r0, r3
 801c806:	3720      	adds	r7, #32
 801c808:	46bd      	mov	sp, r7
 801c80a:	bd80      	pop	{r7, pc}
 801c80c:	08021dec 	.word	0x08021dec
 801c810:	08021f3c 	.word	0x08021f3c
 801c814:	08021e64 	.word	0x08021e64
 801c818:	08021fec 	.word	0x08021fec
 801c81c:	08022020 	.word	0x08022020

0801c820 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801c820:	b580      	push	{r7, lr}
 801c822:	b088      	sub	sp, #32
 801c824:	af04      	add	r7, sp, #16
 801c826:	60f8      	str	r0, [r7, #12]
 801c828:	60b9      	str	r1, [r7, #8]
 801c82a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c82c:	68fb      	ldr	r3, [r7, #12]
 801c82e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c832:	68fb      	ldr	r3, [r7, #12]
 801c834:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801c838:	68fb      	ldr	r3, [r7, #12]
 801c83a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c83c:	2201      	movs	r2, #1
 801c83e:	9203      	str	r2, [sp, #12]
 801c840:	68ba      	ldr	r2, [r7, #8]
 801c842:	9202      	str	r2, [sp, #8]
 801c844:	4a06      	ldr	r2, [pc, #24]	@ (801c860 <etharp_request_dst+0x40>)
 801c846:	9201      	str	r2, [sp, #4]
 801c848:	9300      	str	r3, [sp, #0]
 801c84a:	4603      	mov	r3, r0
 801c84c:	687a      	ldr	r2, [r7, #4]
 801c84e:	68f8      	ldr	r0, [r7, #12]
 801c850:	f7ff ff5a 	bl	801c708 <etharp_raw>
 801c854:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801c856:	4618      	mov	r0, r3
 801c858:	3710      	adds	r7, #16
 801c85a:	46bd      	mov	sp, r7
 801c85c:	bd80      	pop	{r7, pc}
 801c85e:	bf00      	nop
 801c860:	08022bfc 	.word	0x08022bfc

0801c864 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801c864:	b580      	push	{r7, lr}
 801c866:	b082      	sub	sp, #8
 801c868:	af00      	add	r7, sp, #0
 801c86a:	6078      	str	r0, [r7, #4]
 801c86c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801c86e:	4a05      	ldr	r2, [pc, #20]	@ (801c884 <etharp_request+0x20>)
 801c870:	6839      	ldr	r1, [r7, #0]
 801c872:	6878      	ldr	r0, [r7, #4]
 801c874:	f7ff ffd4 	bl	801c820 <etharp_request_dst>
 801c878:	4603      	mov	r3, r0
}
 801c87a:	4618      	mov	r0, r3
 801c87c:	3708      	adds	r7, #8
 801c87e:	46bd      	mov	sp, r7
 801c880:	bd80      	pop	{r7, pc}
 801c882:	bf00      	nop
 801c884:	08022bf4 	.word	0x08022bf4

0801c888 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801c888:	b580      	push	{r7, lr}
 801c88a:	b08e      	sub	sp, #56	@ 0x38
 801c88c:	af04      	add	r7, sp, #16
 801c88e:	6078      	str	r0, [r7, #4]
 801c890:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801c892:	4b79      	ldr	r3, [pc, #484]	@ (801ca78 <icmp_input+0x1f0>)
 801c894:	689b      	ldr	r3, [r3, #8]
 801c896:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801c898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c89a:	781b      	ldrb	r3, [r3, #0]
 801c89c:	f003 030f 	and.w	r3, r3, #15
 801c8a0:	b2db      	uxtb	r3, r3
 801c8a2:	009b      	lsls	r3, r3, #2
 801c8a4:	b2db      	uxtb	r3, r3
 801c8a6:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801c8a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c8aa:	2b13      	cmp	r3, #19
 801c8ac:	f240 80cd 	bls.w	801ca4a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801c8b0:	687b      	ldr	r3, [r7, #4]
 801c8b2:	895b      	ldrh	r3, [r3, #10]
 801c8b4:	2b03      	cmp	r3, #3
 801c8b6:	f240 80ca 	bls.w	801ca4e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801c8ba:	687b      	ldr	r3, [r7, #4]
 801c8bc:	685b      	ldr	r3, [r3, #4]
 801c8be:	781b      	ldrb	r3, [r3, #0]
 801c8c0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801c8c4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801c8c8:	2b00      	cmp	r3, #0
 801c8ca:	f000 80b7 	beq.w	801ca3c <icmp_input+0x1b4>
 801c8ce:	2b08      	cmp	r3, #8
 801c8d0:	f040 80b7 	bne.w	801ca42 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801c8d4:	4b69      	ldr	r3, [pc, #420]	@ (801ca7c <icmp_input+0x1f4>)
 801c8d6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c8d8:	4b67      	ldr	r3, [pc, #412]	@ (801ca78 <icmp_input+0x1f0>)
 801c8da:	695b      	ldr	r3, [r3, #20]
 801c8dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c8e0:	2be0      	cmp	r3, #224	@ 0xe0
 801c8e2:	f000 80bb 	beq.w	801ca5c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801c8e6:	4b64      	ldr	r3, [pc, #400]	@ (801ca78 <icmp_input+0x1f0>)
 801c8e8:	695b      	ldr	r3, [r3, #20]
 801c8ea:	4a63      	ldr	r2, [pc, #396]	@ (801ca78 <icmp_input+0x1f0>)
 801c8ec:	6812      	ldr	r2, [r2, #0]
 801c8ee:	4611      	mov	r1, r2
 801c8f0:	4618      	mov	r0, r3
 801c8f2:	f000 fbed 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801c8f6:	4603      	mov	r3, r0
 801c8f8:	2b00      	cmp	r3, #0
 801c8fa:	f040 80b1 	bne.w	801ca60 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801c8fe:	687b      	ldr	r3, [r7, #4]
 801c900:	891b      	ldrh	r3, [r3, #8]
 801c902:	2b07      	cmp	r3, #7
 801c904:	f240 80a5 	bls.w	801ca52 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c908:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c90a:	330e      	adds	r3, #14
 801c90c:	4619      	mov	r1, r3
 801c90e:	6878      	ldr	r0, [r7, #4]
 801c910:	f7f8 fcc0 	bl	8015294 <pbuf_add_header>
 801c914:	4603      	mov	r3, r0
 801c916:	2b00      	cmp	r3, #0
 801c918:	d04b      	beq.n	801c9b2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801c91a:	687b      	ldr	r3, [r7, #4]
 801c91c:	891a      	ldrh	r2, [r3, #8]
 801c91e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c920:	4413      	add	r3, r2
 801c922:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801c924:	687b      	ldr	r3, [r7, #4]
 801c926:	891b      	ldrh	r3, [r3, #8]
 801c928:	8b7a      	ldrh	r2, [r7, #26]
 801c92a:	429a      	cmp	r2, r3
 801c92c:	f0c0 809a 	bcc.w	801ca64 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801c930:	8b7b      	ldrh	r3, [r7, #26]
 801c932:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c936:	4619      	mov	r1, r3
 801c938:	200e      	movs	r0, #14
 801c93a:	f7f8 fa5d 	bl	8014df8 <pbuf_alloc>
 801c93e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801c940:	697b      	ldr	r3, [r7, #20]
 801c942:	2b00      	cmp	r3, #0
 801c944:	f000 8090 	beq.w	801ca68 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801c948:	697b      	ldr	r3, [r7, #20]
 801c94a:	895b      	ldrh	r3, [r3, #10]
 801c94c:	461a      	mov	r2, r3
 801c94e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c950:	3308      	adds	r3, #8
 801c952:	429a      	cmp	r2, r3
 801c954:	d203      	bcs.n	801c95e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801c956:	6978      	ldr	r0, [r7, #20]
 801c958:	f7f8 fd32 	bl	80153c0 <pbuf_free>
          goto icmperr;
 801c95c:	e085      	b.n	801ca6a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801c95e:	697b      	ldr	r3, [r7, #20]
 801c960:	685b      	ldr	r3, [r3, #4]
 801c962:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801c964:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c966:	4618      	mov	r0, r3
 801c968:	f002 f825 	bl	801e9b6 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801c96c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c96e:	4619      	mov	r1, r3
 801c970:	6978      	ldr	r0, [r7, #20]
 801c972:	f7f8 fc9f 	bl	80152b4 <pbuf_remove_header>
 801c976:	4603      	mov	r3, r0
 801c978:	2b00      	cmp	r3, #0
 801c97a:	d009      	beq.n	801c990 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801c97c:	4b40      	ldr	r3, [pc, #256]	@ (801ca80 <icmp_input+0x1f8>)
 801c97e:	22b6      	movs	r2, #182	@ 0xb6
 801c980:	4940      	ldr	r1, [pc, #256]	@ (801ca84 <icmp_input+0x1fc>)
 801c982:	4841      	ldr	r0, [pc, #260]	@ (801ca88 <icmp_input+0x200>)
 801c984:	f001 fcec 	bl	801e360 <iprintf>
          pbuf_free(r);
 801c988:	6978      	ldr	r0, [r7, #20]
 801c98a:	f7f8 fd19 	bl	80153c0 <pbuf_free>
          goto icmperr;
 801c98e:	e06c      	b.n	801ca6a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801c990:	6879      	ldr	r1, [r7, #4]
 801c992:	6978      	ldr	r0, [r7, #20]
 801c994:	f7f8 fe48 	bl	8015628 <pbuf_copy>
 801c998:	4603      	mov	r3, r0
 801c99a:	2b00      	cmp	r3, #0
 801c99c:	d003      	beq.n	801c9a6 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801c99e:	6978      	ldr	r0, [r7, #20]
 801c9a0:	f7f8 fd0e 	bl	80153c0 <pbuf_free>
          goto icmperr;
 801c9a4:	e061      	b.n	801ca6a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801c9a6:	6878      	ldr	r0, [r7, #4]
 801c9a8:	f7f8 fd0a 	bl	80153c0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801c9ac:	697b      	ldr	r3, [r7, #20]
 801c9ae:	607b      	str	r3, [r7, #4]
 801c9b0:	e00f      	b.n	801c9d2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c9b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c9b4:	330e      	adds	r3, #14
 801c9b6:	4619      	mov	r1, r3
 801c9b8:	6878      	ldr	r0, [r7, #4]
 801c9ba:	f7f8 fc7b 	bl	80152b4 <pbuf_remove_header>
 801c9be:	4603      	mov	r3, r0
 801c9c0:	2b00      	cmp	r3, #0
 801c9c2:	d006      	beq.n	801c9d2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801c9c4:	4b2e      	ldr	r3, [pc, #184]	@ (801ca80 <icmp_input+0x1f8>)
 801c9c6:	22c7      	movs	r2, #199	@ 0xc7
 801c9c8:	4930      	ldr	r1, [pc, #192]	@ (801ca8c <icmp_input+0x204>)
 801c9ca:	482f      	ldr	r0, [pc, #188]	@ (801ca88 <icmp_input+0x200>)
 801c9cc:	f001 fcc8 	bl	801e360 <iprintf>
          goto icmperr;
 801c9d0:	e04b      	b.n	801ca6a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801c9d2:	687b      	ldr	r3, [r7, #4]
 801c9d4:	685b      	ldr	r3, [r3, #4]
 801c9d6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801c9d8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c9da:	4619      	mov	r1, r3
 801c9dc:	6878      	ldr	r0, [r7, #4]
 801c9de:	f7f8 fc59 	bl	8015294 <pbuf_add_header>
 801c9e2:	4603      	mov	r3, r0
 801c9e4:	2b00      	cmp	r3, #0
 801c9e6:	d12b      	bne.n	801ca40 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801c9e8:	687b      	ldr	r3, [r7, #4]
 801c9ea:	685b      	ldr	r3, [r3, #4]
 801c9ec:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801c9ee:	69fb      	ldr	r3, [r7, #28]
 801c9f0:	681a      	ldr	r2, [r3, #0]
 801c9f2:	68fb      	ldr	r3, [r7, #12]
 801c9f4:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801c9f6:	4b20      	ldr	r3, [pc, #128]	@ (801ca78 <icmp_input+0x1f0>)
 801c9f8:	691a      	ldr	r2, [r3, #16]
 801c9fa:	68fb      	ldr	r3, [r7, #12]
 801c9fc:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801c9fe:	693b      	ldr	r3, [r7, #16]
 801ca00:	2200      	movs	r2, #0
 801ca02:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801ca04:	693b      	ldr	r3, [r7, #16]
 801ca06:	2200      	movs	r2, #0
 801ca08:	709a      	strb	r2, [r3, #2]
 801ca0a:	2200      	movs	r2, #0
 801ca0c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801ca0e:	68fb      	ldr	r3, [r7, #12]
 801ca10:	22ff      	movs	r2, #255	@ 0xff
 801ca12:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ca14:	68fb      	ldr	r3, [r7, #12]
 801ca16:	2200      	movs	r2, #0
 801ca18:	729a      	strb	r2, [r3, #10]
 801ca1a:	2200      	movs	r2, #0
 801ca1c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ca1e:	683b      	ldr	r3, [r7, #0]
 801ca20:	9302      	str	r3, [sp, #8]
 801ca22:	2301      	movs	r3, #1
 801ca24:	9301      	str	r3, [sp, #4]
 801ca26:	2300      	movs	r3, #0
 801ca28:	9300      	str	r3, [sp, #0]
 801ca2a:	23ff      	movs	r3, #255	@ 0xff
 801ca2c:	2200      	movs	r2, #0
 801ca2e:	69f9      	ldr	r1, [r7, #28]
 801ca30:	6878      	ldr	r0, [r7, #4]
 801ca32:	f000 fa75 	bl	801cf20 <ip4_output_if>
 801ca36:	4603      	mov	r3, r0
 801ca38:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ca3a:	e001      	b.n	801ca40 <icmp_input+0x1b8>
      break;
 801ca3c:	bf00      	nop
 801ca3e:	e000      	b.n	801ca42 <icmp_input+0x1ba>
      break;
 801ca40:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ca42:	6878      	ldr	r0, [r7, #4]
 801ca44:	f7f8 fcbc 	bl	80153c0 <pbuf_free>
  return;
 801ca48:	e013      	b.n	801ca72 <icmp_input+0x1ea>
    goto lenerr;
 801ca4a:	bf00      	nop
 801ca4c:	e002      	b.n	801ca54 <icmp_input+0x1cc>
    goto lenerr;
 801ca4e:	bf00      	nop
 801ca50:	e000      	b.n	801ca54 <icmp_input+0x1cc>
        goto lenerr;
 801ca52:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ca54:	6878      	ldr	r0, [r7, #4]
 801ca56:	f7f8 fcb3 	bl	80153c0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ca5a:	e00a      	b.n	801ca72 <icmp_input+0x1ea>
        goto icmperr;
 801ca5c:	bf00      	nop
 801ca5e:	e004      	b.n	801ca6a <icmp_input+0x1e2>
        goto icmperr;
 801ca60:	bf00      	nop
 801ca62:	e002      	b.n	801ca6a <icmp_input+0x1e2>
          goto icmperr;
 801ca64:	bf00      	nop
 801ca66:	e000      	b.n	801ca6a <icmp_input+0x1e2>
          goto icmperr;
 801ca68:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801ca6a:	6878      	ldr	r0, [r7, #4]
 801ca6c:	f7f8 fca8 	bl	80153c0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ca70:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801ca72:	3728      	adds	r7, #40	@ 0x28
 801ca74:	46bd      	mov	sp, r7
 801ca76:	bd80      	pop	{r7, pc}
 801ca78:	2000f3a8 	.word	0x2000f3a8
 801ca7c:	2000f3bc 	.word	0x2000f3bc
 801ca80:	08022064 	.word	0x08022064
 801ca84:	0802209c 	.word	0x0802209c
 801ca88:	080220d4 	.word	0x080220d4
 801ca8c:	080220fc 	.word	0x080220fc

0801ca90 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801ca90:	b580      	push	{r7, lr}
 801ca92:	b082      	sub	sp, #8
 801ca94:	af00      	add	r7, sp, #0
 801ca96:	6078      	str	r0, [r7, #4]
 801ca98:	460b      	mov	r3, r1
 801ca9a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801ca9c:	78fb      	ldrb	r3, [r7, #3]
 801ca9e:	461a      	mov	r2, r3
 801caa0:	2103      	movs	r1, #3
 801caa2:	6878      	ldr	r0, [r7, #4]
 801caa4:	f000 f814 	bl	801cad0 <icmp_send_response>
}
 801caa8:	bf00      	nop
 801caaa:	3708      	adds	r7, #8
 801caac:	46bd      	mov	sp, r7
 801caae:	bd80      	pop	{r7, pc}

0801cab0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801cab0:	b580      	push	{r7, lr}
 801cab2:	b082      	sub	sp, #8
 801cab4:	af00      	add	r7, sp, #0
 801cab6:	6078      	str	r0, [r7, #4]
 801cab8:	460b      	mov	r3, r1
 801caba:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801cabc:	78fb      	ldrb	r3, [r7, #3]
 801cabe:	461a      	mov	r2, r3
 801cac0:	210b      	movs	r1, #11
 801cac2:	6878      	ldr	r0, [r7, #4]
 801cac4:	f000 f804 	bl	801cad0 <icmp_send_response>
}
 801cac8:	bf00      	nop
 801caca:	3708      	adds	r7, #8
 801cacc:	46bd      	mov	sp, r7
 801cace:	bd80      	pop	{r7, pc}

0801cad0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801cad0:	b580      	push	{r7, lr}
 801cad2:	b08c      	sub	sp, #48	@ 0x30
 801cad4:	af04      	add	r7, sp, #16
 801cad6:	6078      	str	r0, [r7, #4]
 801cad8:	460b      	mov	r3, r1
 801cada:	70fb      	strb	r3, [r7, #3]
 801cadc:	4613      	mov	r3, r2
 801cade:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801cae0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cae4:	2124      	movs	r1, #36	@ 0x24
 801cae6:	2022      	movs	r0, #34	@ 0x22
 801cae8:	f7f8 f986 	bl	8014df8 <pbuf_alloc>
 801caec:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801caee:	69fb      	ldr	r3, [r7, #28]
 801caf0:	2b00      	cmp	r3, #0
 801caf2:	d04c      	beq.n	801cb8e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801caf4:	69fb      	ldr	r3, [r7, #28]
 801caf6:	895b      	ldrh	r3, [r3, #10]
 801caf8:	2b23      	cmp	r3, #35	@ 0x23
 801cafa:	d806      	bhi.n	801cb0a <icmp_send_response+0x3a>
 801cafc:	4b26      	ldr	r3, [pc, #152]	@ (801cb98 <icmp_send_response+0xc8>)
 801cafe:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801cb02:	4926      	ldr	r1, [pc, #152]	@ (801cb9c <icmp_send_response+0xcc>)
 801cb04:	4826      	ldr	r0, [pc, #152]	@ (801cba0 <icmp_send_response+0xd0>)
 801cb06:	f001 fc2b 	bl	801e360 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801cb0a:	687b      	ldr	r3, [r7, #4]
 801cb0c:	685b      	ldr	r3, [r3, #4]
 801cb0e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801cb10:	69fb      	ldr	r3, [r7, #28]
 801cb12:	685b      	ldr	r3, [r3, #4]
 801cb14:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801cb16:	697b      	ldr	r3, [r7, #20]
 801cb18:	78fa      	ldrb	r2, [r7, #3]
 801cb1a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801cb1c:	697b      	ldr	r3, [r7, #20]
 801cb1e:	78ba      	ldrb	r2, [r7, #2]
 801cb20:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801cb22:	697b      	ldr	r3, [r7, #20]
 801cb24:	2200      	movs	r2, #0
 801cb26:	711a      	strb	r2, [r3, #4]
 801cb28:	2200      	movs	r2, #0
 801cb2a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801cb2c:	697b      	ldr	r3, [r7, #20]
 801cb2e:	2200      	movs	r2, #0
 801cb30:	719a      	strb	r2, [r3, #6]
 801cb32:	2200      	movs	r2, #0
 801cb34:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801cb36:	69fb      	ldr	r3, [r7, #28]
 801cb38:	685b      	ldr	r3, [r3, #4]
 801cb3a:	f103 0008 	add.w	r0, r3, #8
 801cb3e:	687b      	ldr	r3, [r7, #4]
 801cb40:	685b      	ldr	r3, [r3, #4]
 801cb42:	221c      	movs	r2, #28
 801cb44:	4619      	mov	r1, r3
 801cb46:	f001 ff36 	bl	801e9b6 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801cb4a:	69bb      	ldr	r3, [r7, #24]
 801cb4c:	68db      	ldr	r3, [r3, #12]
 801cb4e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801cb50:	f107 030c 	add.w	r3, r7, #12
 801cb54:	4618      	mov	r0, r3
 801cb56:	f000 f825 	bl	801cba4 <ip4_route>
 801cb5a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801cb5c:	693b      	ldr	r3, [r7, #16]
 801cb5e:	2b00      	cmp	r3, #0
 801cb60:	d011      	beq.n	801cb86 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801cb62:	697b      	ldr	r3, [r7, #20]
 801cb64:	2200      	movs	r2, #0
 801cb66:	709a      	strb	r2, [r3, #2]
 801cb68:	2200      	movs	r2, #0
 801cb6a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801cb6c:	f107 020c 	add.w	r2, r7, #12
 801cb70:	693b      	ldr	r3, [r7, #16]
 801cb72:	9302      	str	r3, [sp, #8]
 801cb74:	2301      	movs	r3, #1
 801cb76:	9301      	str	r3, [sp, #4]
 801cb78:	2300      	movs	r3, #0
 801cb7a:	9300      	str	r3, [sp, #0]
 801cb7c:	23ff      	movs	r3, #255	@ 0xff
 801cb7e:	2100      	movs	r1, #0
 801cb80:	69f8      	ldr	r0, [r7, #28]
 801cb82:	f000 f9cd 	bl	801cf20 <ip4_output_if>
  }
  pbuf_free(q);
 801cb86:	69f8      	ldr	r0, [r7, #28]
 801cb88:	f7f8 fc1a 	bl	80153c0 <pbuf_free>
 801cb8c:	e000      	b.n	801cb90 <icmp_send_response+0xc0>
    return;
 801cb8e:	bf00      	nop
}
 801cb90:	3720      	adds	r7, #32
 801cb92:	46bd      	mov	sp, r7
 801cb94:	bd80      	pop	{r7, pc}
 801cb96:	bf00      	nop
 801cb98:	08022064 	.word	0x08022064
 801cb9c:	08022130 	.word	0x08022130
 801cba0:	080220d4 	.word	0x080220d4

0801cba4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801cba4:	b480      	push	{r7}
 801cba6:	b085      	sub	sp, #20
 801cba8:	af00      	add	r7, sp, #0
 801cbaa:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801cbac:	4b33      	ldr	r3, [pc, #204]	@ (801cc7c <ip4_route+0xd8>)
 801cbae:	681b      	ldr	r3, [r3, #0]
 801cbb0:	60fb      	str	r3, [r7, #12]
 801cbb2:	e036      	b.n	801cc22 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801cbb4:	68fb      	ldr	r3, [r7, #12]
 801cbb6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cbba:	f003 0301 	and.w	r3, r3, #1
 801cbbe:	b2db      	uxtb	r3, r3
 801cbc0:	2b00      	cmp	r3, #0
 801cbc2:	d02b      	beq.n	801cc1c <ip4_route+0x78>
 801cbc4:	68fb      	ldr	r3, [r7, #12]
 801cbc6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cbca:	089b      	lsrs	r3, r3, #2
 801cbcc:	f003 0301 	and.w	r3, r3, #1
 801cbd0:	b2db      	uxtb	r3, r3
 801cbd2:	2b00      	cmp	r3, #0
 801cbd4:	d022      	beq.n	801cc1c <ip4_route+0x78>
 801cbd6:	68fb      	ldr	r3, [r7, #12]
 801cbd8:	3304      	adds	r3, #4
 801cbda:	681b      	ldr	r3, [r3, #0]
 801cbdc:	2b00      	cmp	r3, #0
 801cbde:	d01d      	beq.n	801cc1c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801cbe0:	687b      	ldr	r3, [r7, #4]
 801cbe2:	681a      	ldr	r2, [r3, #0]
 801cbe4:	68fb      	ldr	r3, [r7, #12]
 801cbe6:	3304      	adds	r3, #4
 801cbe8:	681b      	ldr	r3, [r3, #0]
 801cbea:	405a      	eors	r2, r3
 801cbec:	68fb      	ldr	r3, [r7, #12]
 801cbee:	3308      	adds	r3, #8
 801cbf0:	681b      	ldr	r3, [r3, #0]
 801cbf2:	4013      	ands	r3, r2
 801cbf4:	2b00      	cmp	r3, #0
 801cbf6:	d101      	bne.n	801cbfc <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801cbf8:	68fb      	ldr	r3, [r7, #12]
 801cbfa:	e038      	b.n	801cc6e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801cbfc:	68fb      	ldr	r3, [r7, #12]
 801cbfe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cc02:	f003 0302 	and.w	r3, r3, #2
 801cc06:	2b00      	cmp	r3, #0
 801cc08:	d108      	bne.n	801cc1c <ip4_route+0x78>
 801cc0a:	687b      	ldr	r3, [r7, #4]
 801cc0c:	681a      	ldr	r2, [r3, #0]
 801cc0e:	68fb      	ldr	r3, [r7, #12]
 801cc10:	330c      	adds	r3, #12
 801cc12:	681b      	ldr	r3, [r3, #0]
 801cc14:	429a      	cmp	r2, r3
 801cc16:	d101      	bne.n	801cc1c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801cc18:	68fb      	ldr	r3, [r7, #12]
 801cc1a:	e028      	b.n	801cc6e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801cc1c:	68fb      	ldr	r3, [r7, #12]
 801cc1e:	681b      	ldr	r3, [r3, #0]
 801cc20:	60fb      	str	r3, [r7, #12]
 801cc22:	68fb      	ldr	r3, [r7, #12]
 801cc24:	2b00      	cmp	r3, #0
 801cc26:	d1c5      	bne.n	801cbb4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801cc28:	4b15      	ldr	r3, [pc, #84]	@ (801cc80 <ip4_route+0xdc>)
 801cc2a:	681b      	ldr	r3, [r3, #0]
 801cc2c:	2b00      	cmp	r3, #0
 801cc2e:	d01a      	beq.n	801cc66 <ip4_route+0xc2>
 801cc30:	4b13      	ldr	r3, [pc, #76]	@ (801cc80 <ip4_route+0xdc>)
 801cc32:	681b      	ldr	r3, [r3, #0]
 801cc34:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cc38:	f003 0301 	and.w	r3, r3, #1
 801cc3c:	2b00      	cmp	r3, #0
 801cc3e:	d012      	beq.n	801cc66 <ip4_route+0xc2>
 801cc40:	4b0f      	ldr	r3, [pc, #60]	@ (801cc80 <ip4_route+0xdc>)
 801cc42:	681b      	ldr	r3, [r3, #0]
 801cc44:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cc48:	f003 0304 	and.w	r3, r3, #4
 801cc4c:	2b00      	cmp	r3, #0
 801cc4e:	d00a      	beq.n	801cc66 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801cc50:	4b0b      	ldr	r3, [pc, #44]	@ (801cc80 <ip4_route+0xdc>)
 801cc52:	681b      	ldr	r3, [r3, #0]
 801cc54:	3304      	adds	r3, #4
 801cc56:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801cc58:	2b00      	cmp	r3, #0
 801cc5a:	d004      	beq.n	801cc66 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801cc5c:	687b      	ldr	r3, [r7, #4]
 801cc5e:	681b      	ldr	r3, [r3, #0]
 801cc60:	b2db      	uxtb	r3, r3
 801cc62:	2b7f      	cmp	r3, #127	@ 0x7f
 801cc64:	d101      	bne.n	801cc6a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801cc66:	2300      	movs	r3, #0
 801cc68:	e001      	b.n	801cc6e <ip4_route+0xca>
  }

  return netif_default;
 801cc6a:	4b05      	ldr	r3, [pc, #20]	@ (801cc80 <ip4_route+0xdc>)
 801cc6c:	681b      	ldr	r3, [r3, #0]
}
 801cc6e:	4618      	mov	r0, r3
 801cc70:	3714      	adds	r7, #20
 801cc72:	46bd      	mov	sp, r7
 801cc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc78:	4770      	bx	lr
 801cc7a:	bf00      	nop
 801cc7c:	20012af0 	.word	0x20012af0
 801cc80:	20012af4 	.word	0x20012af4

0801cc84 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801cc84:	b580      	push	{r7, lr}
 801cc86:	b082      	sub	sp, #8
 801cc88:	af00      	add	r7, sp, #0
 801cc8a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801cc8c:	687b      	ldr	r3, [r7, #4]
 801cc8e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cc92:	f003 0301 	and.w	r3, r3, #1
 801cc96:	b2db      	uxtb	r3, r3
 801cc98:	2b00      	cmp	r3, #0
 801cc9a:	d016      	beq.n	801ccca <ip4_input_accept+0x46>
 801cc9c:	687b      	ldr	r3, [r7, #4]
 801cc9e:	3304      	adds	r3, #4
 801cca0:	681b      	ldr	r3, [r3, #0]
 801cca2:	2b00      	cmp	r3, #0
 801cca4:	d011      	beq.n	801ccca <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801cca6:	4b0b      	ldr	r3, [pc, #44]	@ (801ccd4 <ip4_input_accept+0x50>)
 801cca8:	695a      	ldr	r2, [r3, #20]
 801ccaa:	687b      	ldr	r3, [r7, #4]
 801ccac:	3304      	adds	r3, #4
 801ccae:	681b      	ldr	r3, [r3, #0]
 801ccb0:	429a      	cmp	r2, r3
 801ccb2:	d008      	beq.n	801ccc6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801ccb4:	4b07      	ldr	r3, [pc, #28]	@ (801ccd4 <ip4_input_accept+0x50>)
 801ccb6:	695b      	ldr	r3, [r3, #20]
 801ccb8:	6879      	ldr	r1, [r7, #4]
 801ccba:	4618      	mov	r0, r3
 801ccbc:	f000 fa08 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801ccc0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801ccc2:	2b00      	cmp	r3, #0
 801ccc4:	d001      	beq.n	801ccca <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801ccc6:	2301      	movs	r3, #1
 801ccc8:	e000      	b.n	801cccc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801ccca:	2300      	movs	r3, #0
}
 801cccc:	4618      	mov	r0, r3
 801ccce:	3708      	adds	r7, #8
 801ccd0:	46bd      	mov	sp, r7
 801ccd2:	bd80      	pop	{r7, pc}
 801ccd4:	2000f3a8 	.word	0x2000f3a8

0801ccd8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801ccd8:	b580      	push	{r7, lr}
 801ccda:	b086      	sub	sp, #24
 801ccdc:	af00      	add	r7, sp, #0
 801ccde:	6078      	str	r0, [r7, #4]
 801cce0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801cce2:	687b      	ldr	r3, [r7, #4]
 801cce4:	685b      	ldr	r3, [r3, #4]
 801cce6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801cce8:	697b      	ldr	r3, [r7, #20]
 801ccea:	781b      	ldrb	r3, [r3, #0]
 801ccec:	091b      	lsrs	r3, r3, #4
 801ccee:	b2db      	uxtb	r3, r3
 801ccf0:	2b04      	cmp	r3, #4
 801ccf2:	d004      	beq.n	801ccfe <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801ccf4:	6878      	ldr	r0, [r7, #4]
 801ccf6:	f7f8 fb63 	bl	80153c0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801ccfa:	2300      	movs	r3, #0
 801ccfc:	e107      	b.n	801cf0e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801ccfe:	697b      	ldr	r3, [r7, #20]
 801cd00:	781b      	ldrb	r3, [r3, #0]
 801cd02:	f003 030f 	and.w	r3, r3, #15
 801cd06:	b2db      	uxtb	r3, r3
 801cd08:	009b      	lsls	r3, r3, #2
 801cd0a:	b2db      	uxtb	r3, r3
 801cd0c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801cd0e:	697b      	ldr	r3, [r7, #20]
 801cd10:	885b      	ldrh	r3, [r3, #2]
 801cd12:	b29b      	uxth	r3, r3
 801cd14:	4618      	mov	r0, r3
 801cd16:	f7f6 ff61 	bl	8013bdc <lwip_htons>
 801cd1a:	4603      	mov	r3, r0
 801cd1c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801cd1e:	687b      	ldr	r3, [r7, #4]
 801cd20:	891b      	ldrh	r3, [r3, #8]
 801cd22:	89ba      	ldrh	r2, [r7, #12]
 801cd24:	429a      	cmp	r2, r3
 801cd26:	d204      	bcs.n	801cd32 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801cd28:	89bb      	ldrh	r3, [r7, #12]
 801cd2a:	4619      	mov	r1, r3
 801cd2c:	6878      	ldr	r0, [r7, #4]
 801cd2e:	f7f8 f9c1 	bl	80150b4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801cd32:	687b      	ldr	r3, [r7, #4]
 801cd34:	895b      	ldrh	r3, [r3, #10]
 801cd36:	89fa      	ldrh	r2, [r7, #14]
 801cd38:	429a      	cmp	r2, r3
 801cd3a:	d807      	bhi.n	801cd4c <ip4_input+0x74>
 801cd3c:	687b      	ldr	r3, [r7, #4]
 801cd3e:	891b      	ldrh	r3, [r3, #8]
 801cd40:	89ba      	ldrh	r2, [r7, #12]
 801cd42:	429a      	cmp	r2, r3
 801cd44:	d802      	bhi.n	801cd4c <ip4_input+0x74>
 801cd46:	89fb      	ldrh	r3, [r7, #14]
 801cd48:	2b13      	cmp	r3, #19
 801cd4a:	d804      	bhi.n	801cd56 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801cd4c:	6878      	ldr	r0, [r7, #4]
 801cd4e:	f7f8 fb37 	bl	80153c0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801cd52:	2300      	movs	r3, #0
 801cd54:	e0db      	b.n	801cf0e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801cd56:	697b      	ldr	r3, [r7, #20]
 801cd58:	691b      	ldr	r3, [r3, #16]
 801cd5a:	4a6f      	ldr	r2, [pc, #444]	@ (801cf18 <ip4_input+0x240>)
 801cd5c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801cd5e:	697b      	ldr	r3, [r7, #20]
 801cd60:	68db      	ldr	r3, [r3, #12]
 801cd62:	4a6d      	ldr	r2, [pc, #436]	@ (801cf18 <ip4_input+0x240>)
 801cd64:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801cd66:	4b6c      	ldr	r3, [pc, #432]	@ (801cf18 <ip4_input+0x240>)
 801cd68:	695b      	ldr	r3, [r3, #20]
 801cd6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801cd6e:	2be0      	cmp	r3, #224	@ 0xe0
 801cd70:	d112      	bne.n	801cd98 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801cd72:	683b      	ldr	r3, [r7, #0]
 801cd74:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cd78:	f003 0301 	and.w	r3, r3, #1
 801cd7c:	b2db      	uxtb	r3, r3
 801cd7e:	2b00      	cmp	r3, #0
 801cd80:	d007      	beq.n	801cd92 <ip4_input+0xba>
 801cd82:	683b      	ldr	r3, [r7, #0]
 801cd84:	3304      	adds	r3, #4
 801cd86:	681b      	ldr	r3, [r3, #0]
 801cd88:	2b00      	cmp	r3, #0
 801cd8a:	d002      	beq.n	801cd92 <ip4_input+0xba>
      netif = inp;
 801cd8c:	683b      	ldr	r3, [r7, #0]
 801cd8e:	613b      	str	r3, [r7, #16]
 801cd90:	e02a      	b.n	801cde8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801cd92:	2300      	movs	r3, #0
 801cd94:	613b      	str	r3, [r7, #16]
 801cd96:	e027      	b.n	801cde8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801cd98:	6838      	ldr	r0, [r7, #0]
 801cd9a:	f7ff ff73 	bl	801cc84 <ip4_input_accept>
 801cd9e:	4603      	mov	r3, r0
 801cda0:	2b00      	cmp	r3, #0
 801cda2:	d002      	beq.n	801cdaa <ip4_input+0xd2>
      netif = inp;
 801cda4:	683b      	ldr	r3, [r7, #0]
 801cda6:	613b      	str	r3, [r7, #16]
 801cda8:	e01e      	b.n	801cde8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801cdaa:	2300      	movs	r3, #0
 801cdac:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801cdae:	4b5a      	ldr	r3, [pc, #360]	@ (801cf18 <ip4_input+0x240>)
 801cdb0:	695b      	ldr	r3, [r3, #20]
 801cdb2:	b2db      	uxtb	r3, r3
 801cdb4:	2b7f      	cmp	r3, #127	@ 0x7f
 801cdb6:	d017      	beq.n	801cde8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801cdb8:	4b58      	ldr	r3, [pc, #352]	@ (801cf1c <ip4_input+0x244>)
 801cdba:	681b      	ldr	r3, [r3, #0]
 801cdbc:	613b      	str	r3, [r7, #16]
 801cdbe:	e00e      	b.n	801cdde <ip4_input+0x106>
          if (netif == inp) {
 801cdc0:	693a      	ldr	r2, [r7, #16]
 801cdc2:	683b      	ldr	r3, [r7, #0]
 801cdc4:	429a      	cmp	r2, r3
 801cdc6:	d006      	beq.n	801cdd6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801cdc8:	6938      	ldr	r0, [r7, #16]
 801cdca:	f7ff ff5b 	bl	801cc84 <ip4_input_accept>
 801cdce:	4603      	mov	r3, r0
 801cdd0:	2b00      	cmp	r3, #0
 801cdd2:	d108      	bne.n	801cde6 <ip4_input+0x10e>
 801cdd4:	e000      	b.n	801cdd8 <ip4_input+0x100>
            continue;
 801cdd6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801cdd8:	693b      	ldr	r3, [r7, #16]
 801cdda:	681b      	ldr	r3, [r3, #0]
 801cddc:	613b      	str	r3, [r7, #16]
 801cdde:	693b      	ldr	r3, [r7, #16]
 801cde0:	2b00      	cmp	r3, #0
 801cde2:	d1ed      	bne.n	801cdc0 <ip4_input+0xe8>
 801cde4:	e000      	b.n	801cde8 <ip4_input+0x110>
            break;
 801cde6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801cde8:	4b4b      	ldr	r3, [pc, #300]	@ (801cf18 <ip4_input+0x240>)
 801cdea:	691b      	ldr	r3, [r3, #16]
 801cdec:	6839      	ldr	r1, [r7, #0]
 801cdee:	4618      	mov	r0, r3
 801cdf0:	f000 f96e 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801cdf4:	4603      	mov	r3, r0
 801cdf6:	2b00      	cmp	r3, #0
 801cdf8:	d105      	bne.n	801ce06 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801cdfa:	4b47      	ldr	r3, [pc, #284]	@ (801cf18 <ip4_input+0x240>)
 801cdfc:	691b      	ldr	r3, [r3, #16]
 801cdfe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ce02:	2be0      	cmp	r3, #224	@ 0xe0
 801ce04:	d104      	bne.n	801ce10 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801ce06:	6878      	ldr	r0, [r7, #4]
 801ce08:	f7f8 fada 	bl	80153c0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801ce0c:	2300      	movs	r3, #0
 801ce0e:	e07e      	b.n	801cf0e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801ce10:	693b      	ldr	r3, [r7, #16]
 801ce12:	2b00      	cmp	r3, #0
 801ce14:	d104      	bne.n	801ce20 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801ce16:	6878      	ldr	r0, [r7, #4]
 801ce18:	f7f8 fad2 	bl	80153c0 <pbuf_free>
    return ERR_OK;
 801ce1c:	2300      	movs	r3, #0
 801ce1e:	e076      	b.n	801cf0e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801ce20:	697b      	ldr	r3, [r7, #20]
 801ce22:	88db      	ldrh	r3, [r3, #6]
 801ce24:	b29b      	uxth	r3, r3
 801ce26:	461a      	mov	r2, r3
 801ce28:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801ce2c:	4013      	ands	r3, r2
 801ce2e:	2b00      	cmp	r3, #0
 801ce30:	d00b      	beq.n	801ce4a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801ce32:	6878      	ldr	r0, [r7, #4]
 801ce34:	f000 fc92 	bl	801d75c <ip4_reass>
 801ce38:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801ce3a:	687b      	ldr	r3, [r7, #4]
 801ce3c:	2b00      	cmp	r3, #0
 801ce3e:	d101      	bne.n	801ce44 <ip4_input+0x16c>
      return ERR_OK;
 801ce40:	2300      	movs	r3, #0
 801ce42:	e064      	b.n	801cf0e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801ce44:	687b      	ldr	r3, [r7, #4]
 801ce46:	685b      	ldr	r3, [r3, #4]
 801ce48:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801ce4a:	4a33      	ldr	r2, [pc, #204]	@ (801cf18 <ip4_input+0x240>)
 801ce4c:	693b      	ldr	r3, [r7, #16]
 801ce4e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801ce50:	4a31      	ldr	r2, [pc, #196]	@ (801cf18 <ip4_input+0x240>)
 801ce52:	683b      	ldr	r3, [r7, #0]
 801ce54:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801ce56:	4a30      	ldr	r2, [pc, #192]	@ (801cf18 <ip4_input+0x240>)
 801ce58:	697b      	ldr	r3, [r7, #20]
 801ce5a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801ce5c:	697b      	ldr	r3, [r7, #20]
 801ce5e:	781b      	ldrb	r3, [r3, #0]
 801ce60:	f003 030f 	and.w	r3, r3, #15
 801ce64:	b2db      	uxtb	r3, r3
 801ce66:	009b      	lsls	r3, r3, #2
 801ce68:	b2db      	uxtb	r3, r3
 801ce6a:	461a      	mov	r2, r3
 801ce6c:	4b2a      	ldr	r3, [pc, #168]	@ (801cf18 <ip4_input+0x240>)
 801ce6e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801ce70:	89fb      	ldrh	r3, [r7, #14]
 801ce72:	4619      	mov	r1, r3
 801ce74:	6878      	ldr	r0, [r7, #4]
 801ce76:	f7f8 fa1d 	bl	80152b4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801ce7a:	697b      	ldr	r3, [r7, #20]
 801ce7c:	7a5b      	ldrb	r3, [r3, #9]
 801ce7e:	2b11      	cmp	r3, #17
 801ce80:	d006      	beq.n	801ce90 <ip4_input+0x1b8>
 801ce82:	2b11      	cmp	r3, #17
 801ce84:	dc13      	bgt.n	801ceae <ip4_input+0x1d6>
 801ce86:	2b01      	cmp	r3, #1
 801ce88:	d00c      	beq.n	801cea4 <ip4_input+0x1cc>
 801ce8a:	2b06      	cmp	r3, #6
 801ce8c:	d005      	beq.n	801ce9a <ip4_input+0x1c2>
 801ce8e:	e00e      	b.n	801ceae <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801ce90:	6839      	ldr	r1, [r7, #0]
 801ce92:	6878      	ldr	r0, [r7, #4]
 801ce94:	f7fe f950 	bl	801b138 <udp_input>
        break;
 801ce98:	e026      	b.n	801cee8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801ce9a:	6839      	ldr	r1, [r7, #0]
 801ce9c:	6878      	ldr	r0, [r7, #4]
 801ce9e:	f7fa f967 	bl	8017170 <tcp_input>
        break;
 801cea2:	e021      	b.n	801cee8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801cea4:	6839      	ldr	r1, [r7, #0]
 801cea6:	6878      	ldr	r0, [r7, #4]
 801cea8:	f7ff fcee 	bl	801c888 <icmp_input>
        break;
 801ceac:	e01c      	b.n	801cee8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ceae:	4b1a      	ldr	r3, [pc, #104]	@ (801cf18 <ip4_input+0x240>)
 801ceb0:	695b      	ldr	r3, [r3, #20]
 801ceb2:	6939      	ldr	r1, [r7, #16]
 801ceb4:	4618      	mov	r0, r3
 801ceb6:	f000 f90b 	bl	801d0d0 <ip4_addr_isbroadcast_u32>
 801ceba:	4603      	mov	r3, r0
 801cebc:	2b00      	cmp	r3, #0
 801cebe:	d10f      	bne.n	801cee0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801cec0:	4b15      	ldr	r3, [pc, #84]	@ (801cf18 <ip4_input+0x240>)
 801cec2:	695b      	ldr	r3, [r3, #20]
 801cec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801cec8:	2be0      	cmp	r3, #224	@ 0xe0
 801ceca:	d009      	beq.n	801cee0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801cecc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801ced0:	4619      	mov	r1, r3
 801ced2:	6878      	ldr	r0, [r7, #4]
 801ced4:	f7f8 fa61 	bl	801539a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ced8:	2102      	movs	r1, #2
 801ceda:	6878      	ldr	r0, [r7, #4]
 801cedc:	f7ff fdd8 	bl	801ca90 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801cee0:	6878      	ldr	r0, [r7, #4]
 801cee2:	f7f8 fa6d 	bl	80153c0 <pbuf_free>
        break;
 801cee6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801cee8:	4b0b      	ldr	r3, [pc, #44]	@ (801cf18 <ip4_input+0x240>)
 801ceea:	2200      	movs	r2, #0
 801ceec:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801ceee:	4b0a      	ldr	r3, [pc, #40]	@ (801cf18 <ip4_input+0x240>)
 801cef0:	2200      	movs	r2, #0
 801cef2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801cef4:	4b08      	ldr	r3, [pc, #32]	@ (801cf18 <ip4_input+0x240>)
 801cef6:	2200      	movs	r2, #0
 801cef8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801cefa:	4b07      	ldr	r3, [pc, #28]	@ (801cf18 <ip4_input+0x240>)
 801cefc:	2200      	movs	r2, #0
 801cefe:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801cf00:	4b05      	ldr	r3, [pc, #20]	@ (801cf18 <ip4_input+0x240>)
 801cf02:	2200      	movs	r2, #0
 801cf04:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801cf06:	4b04      	ldr	r3, [pc, #16]	@ (801cf18 <ip4_input+0x240>)
 801cf08:	2200      	movs	r2, #0
 801cf0a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801cf0c:	2300      	movs	r3, #0
}
 801cf0e:	4618      	mov	r0, r3
 801cf10:	3718      	adds	r7, #24
 801cf12:	46bd      	mov	sp, r7
 801cf14:	bd80      	pop	{r7, pc}
 801cf16:	bf00      	nop
 801cf18:	2000f3a8 	.word	0x2000f3a8
 801cf1c:	20012af0 	.word	0x20012af0

0801cf20 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801cf20:	b580      	push	{r7, lr}
 801cf22:	b08a      	sub	sp, #40	@ 0x28
 801cf24:	af04      	add	r7, sp, #16
 801cf26:	60f8      	str	r0, [r7, #12]
 801cf28:	60b9      	str	r1, [r7, #8]
 801cf2a:	607a      	str	r2, [r7, #4]
 801cf2c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801cf2e:	68bb      	ldr	r3, [r7, #8]
 801cf30:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801cf32:	687b      	ldr	r3, [r7, #4]
 801cf34:	2b00      	cmp	r3, #0
 801cf36:	d009      	beq.n	801cf4c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801cf38:	68bb      	ldr	r3, [r7, #8]
 801cf3a:	2b00      	cmp	r3, #0
 801cf3c:	d003      	beq.n	801cf46 <ip4_output_if+0x26>
 801cf3e:	68bb      	ldr	r3, [r7, #8]
 801cf40:	681b      	ldr	r3, [r3, #0]
 801cf42:	2b00      	cmp	r3, #0
 801cf44:	d102      	bne.n	801cf4c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801cf46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf48:	3304      	adds	r3, #4
 801cf4a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801cf4c:	78fa      	ldrb	r2, [r7, #3]
 801cf4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf50:	9302      	str	r3, [sp, #8]
 801cf52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801cf56:	9301      	str	r3, [sp, #4]
 801cf58:	f897 3020 	ldrb.w	r3, [r7, #32]
 801cf5c:	9300      	str	r3, [sp, #0]
 801cf5e:	4613      	mov	r3, r2
 801cf60:	687a      	ldr	r2, [r7, #4]
 801cf62:	6979      	ldr	r1, [r7, #20]
 801cf64:	68f8      	ldr	r0, [r7, #12]
 801cf66:	f000 f805 	bl	801cf74 <ip4_output_if_src>
 801cf6a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801cf6c:	4618      	mov	r0, r3
 801cf6e:	3718      	adds	r7, #24
 801cf70:	46bd      	mov	sp, r7
 801cf72:	bd80      	pop	{r7, pc}

0801cf74 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801cf74:	b580      	push	{r7, lr}
 801cf76:	b088      	sub	sp, #32
 801cf78:	af00      	add	r7, sp, #0
 801cf7a:	60f8      	str	r0, [r7, #12]
 801cf7c:	60b9      	str	r1, [r7, #8]
 801cf7e:	607a      	str	r2, [r7, #4]
 801cf80:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801cf82:	68fb      	ldr	r3, [r7, #12]
 801cf84:	7b9b      	ldrb	r3, [r3, #14]
 801cf86:	2b01      	cmp	r3, #1
 801cf88:	d006      	beq.n	801cf98 <ip4_output_if_src+0x24>
 801cf8a:	4b4b      	ldr	r3, [pc, #300]	@ (801d0b8 <ip4_output_if_src+0x144>)
 801cf8c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801cf90:	494a      	ldr	r1, [pc, #296]	@ (801d0bc <ip4_output_if_src+0x148>)
 801cf92:	484b      	ldr	r0, [pc, #300]	@ (801d0c0 <ip4_output_if_src+0x14c>)
 801cf94:	f001 f9e4 	bl	801e360 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801cf98:	687b      	ldr	r3, [r7, #4]
 801cf9a:	2b00      	cmp	r3, #0
 801cf9c:	d060      	beq.n	801d060 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801cf9e:	2314      	movs	r3, #20
 801cfa0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801cfa2:	2114      	movs	r1, #20
 801cfa4:	68f8      	ldr	r0, [r7, #12]
 801cfa6:	f7f8 f975 	bl	8015294 <pbuf_add_header>
 801cfaa:	4603      	mov	r3, r0
 801cfac:	2b00      	cmp	r3, #0
 801cfae:	d002      	beq.n	801cfb6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cfb0:	f06f 0301 	mvn.w	r3, #1
 801cfb4:	e07c      	b.n	801d0b0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801cfb6:	68fb      	ldr	r3, [r7, #12]
 801cfb8:	685b      	ldr	r3, [r3, #4]
 801cfba:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801cfbc:	68fb      	ldr	r3, [r7, #12]
 801cfbe:	895b      	ldrh	r3, [r3, #10]
 801cfc0:	2b13      	cmp	r3, #19
 801cfc2:	d806      	bhi.n	801cfd2 <ip4_output_if_src+0x5e>
 801cfc4:	4b3c      	ldr	r3, [pc, #240]	@ (801d0b8 <ip4_output_if_src+0x144>)
 801cfc6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801cfca:	493e      	ldr	r1, [pc, #248]	@ (801d0c4 <ip4_output_if_src+0x150>)
 801cfcc:	483c      	ldr	r0, [pc, #240]	@ (801d0c0 <ip4_output_if_src+0x14c>)
 801cfce:	f001 f9c7 	bl	801e360 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801cfd2:	69fb      	ldr	r3, [r7, #28]
 801cfd4:	78fa      	ldrb	r2, [r7, #3]
 801cfd6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801cfd8:	69fb      	ldr	r3, [r7, #28]
 801cfda:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801cfde:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801cfe0:	687b      	ldr	r3, [r7, #4]
 801cfe2:	681a      	ldr	r2, [r3, #0]
 801cfe4:	69fb      	ldr	r3, [r7, #28]
 801cfe6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801cfe8:	8b7b      	ldrh	r3, [r7, #26]
 801cfea:	089b      	lsrs	r3, r3, #2
 801cfec:	b29b      	uxth	r3, r3
 801cfee:	b2db      	uxtb	r3, r3
 801cff0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cff4:	b2da      	uxtb	r2, r3
 801cff6:	69fb      	ldr	r3, [r7, #28]
 801cff8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801cffa:	69fb      	ldr	r3, [r7, #28]
 801cffc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801d000:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801d002:	68fb      	ldr	r3, [r7, #12]
 801d004:	891b      	ldrh	r3, [r3, #8]
 801d006:	4618      	mov	r0, r3
 801d008:	f7f6 fde8 	bl	8013bdc <lwip_htons>
 801d00c:	4603      	mov	r3, r0
 801d00e:	461a      	mov	r2, r3
 801d010:	69fb      	ldr	r3, [r7, #28]
 801d012:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801d014:	69fb      	ldr	r3, [r7, #28]
 801d016:	2200      	movs	r2, #0
 801d018:	719a      	strb	r2, [r3, #6]
 801d01a:	2200      	movs	r2, #0
 801d01c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801d01e:	4b2a      	ldr	r3, [pc, #168]	@ (801d0c8 <ip4_output_if_src+0x154>)
 801d020:	881b      	ldrh	r3, [r3, #0]
 801d022:	4618      	mov	r0, r3
 801d024:	f7f6 fdda 	bl	8013bdc <lwip_htons>
 801d028:	4603      	mov	r3, r0
 801d02a:	461a      	mov	r2, r3
 801d02c:	69fb      	ldr	r3, [r7, #28]
 801d02e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801d030:	4b25      	ldr	r3, [pc, #148]	@ (801d0c8 <ip4_output_if_src+0x154>)
 801d032:	881b      	ldrh	r3, [r3, #0]
 801d034:	3301      	adds	r3, #1
 801d036:	b29a      	uxth	r2, r3
 801d038:	4b23      	ldr	r3, [pc, #140]	@ (801d0c8 <ip4_output_if_src+0x154>)
 801d03a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801d03c:	68bb      	ldr	r3, [r7, #8]
 801d03e:	2b00      	cmp	r3, #0
 801d040:	d104      	bne.n	801d04c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801d042:	4b22      	ldr	r3, [pc, #136]	@ (801d0cc <ip4_output_if_src+0x158>)
 801d044:	681a      	ldr	r2, [r3, #0]
 801d046:	69fb      	ldr	r3, [r7, #28]
 801d048:	60da      	str	r2, [r3, #12]
 801d04a:	e003      	b.n	801d054 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801d04c:	68bb      	ldr	r3, [r7, #8]
 801d04e:	681a      	ldr	r2, [r3, #0]
 801d050:	69fb      	ldr	r3, [r7, #28]
 801d052:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801d054:	69fb      	ldr	r3, [r7, #28]
 801d056:	2200      	movs	r2, #0
 801d058:	729a      	strb	r2, [r3, #10]
 801d05a:	2200      	movs	r2, #0
 801d05c:	72da      	strb	r2, [r3, #11]
 801d05e:	e00f      	b.n	801d080 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801d060:	68fb      	ldr	r3, [r7, #12]
 801d062:	895b      	ldrh	r3, [r3, #10]
 801d064:	2b13      	cmp	r3, #19
 801d066:	d802      	bhi.n	801d06e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801d068:	f06f 0301 	mvn.w	r3, #1
 801d06c:	e020      	b.n	801d0b0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801d06e:	68fb      	ldr	r3, [r7, #12]
 801d070:	685b      	ldr	r3, [r3, #4]
 801d072:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801d074:	69fb      	ldr	r3, [r7, #28]
 801d076:	691b      	ldr	r3, [r3, #16]
 801d078:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801d07a:	f107 0314 	add.w	r3, r7, #20
 801d07e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801d080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d082:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d084:	2b00      	cmp	r3, #0
 801d086:	d00c      	beq.n	801d0a2 <ip4_output_if_src+0x12e>
 801d088:	68fb      	ldr	r3, [r7, #12]
 801d08a:	891a      	ldrh	r2, [r3, #8]
 801d08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d08e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d090:	429a      	cmp	r2, r3
 801d092:	d906      	bls.n	801d0a2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801d094:	687a      	ldr	r2, [r7, #4]
 801d096:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801d098:	68f8      	ldr	r0, [r7, #12]
 801d09a:	f000 fd53 	bl	801db44 <ip4_frag>
 801d09e:	4603      	mov	r3, r0
 801d0a0:	e006      	b.n	801d0b0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801d0a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d0a4:	695b      	ldr	r3, [r3, #20]
 801d0a6:	687a      	ldr	r2, [r7, #4]
 801d0a8:	68f9      	ldr	r1, [r7, #12]
 801d0aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d0ac:	4798      	blx	r3
 801d0ae:	4603      	mov	r3, r0
}
 801d0b0:	4618      	mov	r0, r3
 801d0b2:	3720      	adds	r7, #32
 801d0b4:	46bd      	mov	sp, r7
 801d0b6:	bd80      	pop	{r7, pc}
 801d0b8:	0802215c 	.word	0x0802215c
 801d0bc:	08022190 	.word	0x08022190
 801d0c0:	0802219c 	.word	0x0802219c
 801d0c4:	080221c4 	.word	0x080221c4
 801d0c8:	20012c4e 	.word	0x20012c4e
 801d0cc:	08022bf0 	.word	0x08022bf0

0801d0d0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801d0d0:	b480      	push	{r7}
 801d0d2:	b085      	sub	sp, #20
 801d0d4:	af00      	add	r7, sp, #0
 801d0d6:	6078      	str	r0, [r7, #4]
 801d0d8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801d0da:	687b      	ldr	r3, [r7, #4]
 801d0dc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801d0de:	687b      	ldr	r3, [r7, #4]
 801d0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d0e4:	d002      	beq.n	801d0ec <ip4_addr_isbroadcast_u32+0x1c>
 801d0e6:	687b      	ldr	r3, [r7, #4]
 801d0e8:	2b00      	cmp	r3, #0
 801d0ea:	d101      	bne.n	801d0f0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801d0ec:	2301      	movs	r3, #1
 801d0ee:	e02a      	b.n	801d146 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801d0f0:	683b      	ldr	r3, [r7, #0]
 801d0f2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d0f6:	f003 0302 	and.w	r3, r3, #2
 801d0fa:	2b00      	cmp	r3, #0
 801d0fc:	d101      	bne.n	801d102 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801d0fe:	2300      	movs	r3, #0
 801d100:	e021      	b.n	801d146 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801d102:	683b      	ldr	r3, [r7, #0]
 801d104:	3304      	adds	r3, #4
 801d106:	681b      	ldr	r3, [r3, #0]
 801d108:	687a      	ldr	r2, [r7, #4]
 801d10a:	429a      	cmp	r2, r3
 801d10c:	d101      	bne.n	801d112 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801d10e:	2300      	movs	r3, #0
 801d110:	e019      	b.n	801d146 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801d112:	68fa      	ldr	r2, [r7, #12]
 801d114:	683b      	ldr	r3, [r7, #0]
 801d116:	3304      	adds	r3, #4
 801d118:	681b      	ldr	r3, [r3, #0]
 801d11a:	405a      	eors	r2, r3
 801d11c:	683b      	ldr	r3, [r7, #0]
 801d11e:	3308      	adds	r3, #8
 801d120:	681b      	ldr	r3, [r3, #0]
 801d122:	4013      	ands	r3, r2
 801d124:	2b00      	cmp	r3, #0
 801d126:	d10d      	bne.n	801d144 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d128:	683b      	ldr	r3, [r7, #0]
 801d12a:	3308      	adds	r3, #8
 801d12c:	681b      	ldr	r3, [r3, #0]
 801d12e:	43da      	mvns	r2, r3
 801d130:	687b      	ldr	r3, [r7, #4]
 801d132:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801d134:	683b      	ldr	r3, [r7, #0]
 801d136:	3308      	adds	r3, #8
 801d138:	681b      	ldr	r3, [r3, #0]
 801d13a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d13c:	429a      	cmp	r2, r3
 801d13e:	d101      	bne.n	801d144 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801d140:	2301      	movs	r3, #1
 801d142:	e000      	b.n	801d146 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801d144:	2300      	movs	r3, #0
  }
}
 801d146:	4618      	mov	r0, r3
 801d148:	3714      	adds	r7, #20
 801d14a:	46bd      	mov	sp, r7
 801d14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d150:	4770      	bx	lr
	...

0801d154 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801d154:	b580      	push	{r7, lr}
 801d156:	b084      	sub	sp, #16
 801d158:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801d15a:	2300      	movs	r3, #0
 801d15c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801d15e:	4b12      	ldr	r3, [pc, #72]	@ (801d1a8 <ip_reass_tmr+0x54>)
 801d160:	681b      	ldr	r3, [r3, #0]
 801d162:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801d164:	e018      	b.n	801d198 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801d166:	68fb      	ldr	r3, [r7, #12]
 801d168:	7fdb      	ldrb	r3, [r3, #31]
 801d16a:	2b00      	cmp	r3, #0
 801d16c:	d00b      	beq.n	801d186 <ip_reass_tmr+0x32>
      r->timer--;
 801d16e:	68fb      	ldr	r3, [r7, #12]
 801d170:	7fdb      	ldrb	r3, [r3, #31]
 801d172:	3b01      	subs	r3, #1
 801d174:	b2da      	uxtb	r2, r3
 801d176:	68fb      	ldr	r3, [r7, #12]
 801d178:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801d17a:	68fb      	ldr	r3, [r7, #12]
 801d17c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801d17e:	68fb      	ldr	r3, [r7, #12]
 801d180:	681b      	ldr	r3, [r3, #0]
 801d182:	60fb      	str	r3, [r7, #12]
 801d184:	e008      	b.n	801d198 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801d186:	68fb      	ldr	r3, [r7, #12]
 801d188:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801d18a:	68fb      	ldr	r3, [r7, #12]
 801d18c:	681b      	ldr	r3, [r3, #0]
 801d18e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801d190:	68b9      	ldr	r1, [r7, #8]
 801d192:	6878      	ldr	r0, [r7, #4]
 801d194:	f000 f80a 	bl	801d1ac <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801d198:	68fb      	ldr	r3, [r7, #12]
 801d19a:	2b00      	cmp	r3, #0
 801d19c:	d1e3      	bne.n	801d166 <ip_reass_tmr+0x12>
    }
  }
}
 801d19e:	bf00      	nop
 801d1a0:	bf00      	nop
 801d1a2:	3710      	adds	r7, #16
 801d1a4:	46bd      	mov	sp, r7
 801d1a6:	bd80      	pop	{r7, pc}
 801d1a8:	20012c50 	.word	0x20012c50

0801d1ac <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d1ac:	b580      	push	{r7, lr}
 801d1ae:	b088      	sub	sp, #32
 801d1b0:	af00      	add	r7, sp, #0
 801d1b2:	6078      	str	r0, [r7, #4]
 801d1b4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801d1b6:	2300      	movs	r3, #0
 801d1b8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d1ba:	683a      	ldr	r2, [r7, #0]
 801d1bc:	687b      	ldr	r3, [r7, #4]
 801d1be:	429a      	cmp	r2, r3
 801d1c0:	d105      	bne.n	801d1ce <ip_reass_free_complete_datagram+0x22>
 801d1c2:	4b45      	ldr	r3, [pc, #276]	@ (801d2d8 <ip_reass_free_complete_datagram+0x12c>)
 801d1c4:	22ab      	movs	r2, #171	@ 0xab
 801d1c6:	4945      	ldr	r1, [pc, #276]	@ (801d2dc <ip_reass_free_complete_datagram+0x130>)
 801d1c8:	4845      	ldr	r0, [pc, #276]	@ (801d2e0 <ip_reass_free_complete_datagram+0x134>)
 801d1ca:	f001 f8c9 	bl	801e360 <iprintf>
  if (prev != NULL) {
 801d1ce:	683b      	ldr	r3, [r7, #0]
 801d1d0:	2b00      	cmp	r3, #0
 801d1d2:	d00a      	beq.n	801d1ea <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d1d4:	683b      	ldr	r3, [r7, #0]
 801d1d6:	681b      	ldr	r3, [r3, #0]
 801d1d8:	687a      	ldr	r2, [r7, #4]
 801d1da:	429a      	cmp	r2, r3
 801d1dc:	d005      	beq.n	801d1ea <ip_reass_free_complete_datagram+0x3e>
 801d1de:	4b3e      	ldr	r3, [pc, #248]	@ (801d2d8 <ip_reass_free_complete_datagram+0x12c>)
 801d1e0:	22ad      	movs	r2, #173	@ 0xad
 801d1e2:	4940      	ldr	r1, [pc, #256]	@ (801d2e4 <ip_reass_free_complete_datagram+0x138>)
 801d1e4:	483e      	ldr	r0, [pc, #248]	@ (801d2e0 <ip_reass_free_complete_datagram+0x134>)
 801d1e6:	f001 f8bb 	bl	801e360 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801d1ea:	687b      	ldr	r3, [r7, #4]
 801d1ec:	685b      	ldr	r3, [r3, #4]
 801d1ee:	685b      	ldr	r3, [r3, #4]
 801d1f0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801d1f2:	697b      	ldr	r3, [r7, #20]
 801d1f4:	889b      	ldrh	r3, [r3, #4]
 801d1f6:	b29b      	uxth	r3, r3
 801d1f8:	2b00      	cmp	r3, #0
 801d1fa:	d12a      	bne.n	801d252 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801d1fc:	687b      	ldr	r3, [r7, #4]
 801d1fe:	685b      	ldr	r3, [r3, #4]
 801d200:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801d202:	697b      	ldr	r3, [r7, #20]
 801d204:	681a      	ldr	r2, [r3, #0]
 801d206:	687b      	ldr	r3, [r7, #4]
 801d208:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d20a:	69bb      	ldr	r3, [r7, #24]
 801d20c:	6858      	ldr	r0, [r3, #4]
 801d20e:	687b      	ldr	r3, [r7, #4]
 801d210:	3308      	adds	r3, #8
 801d212:	2214      	movs	r2, #20
 801d214:	4619      	mov	r1, r3
 801d216:	f001 fbce 	bl	801e9b6 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d21a:	2101      	movs	r1, #1
 801d21c:	69b8      	ldr	r0, [r7, #24]
 801d21e:	f7ff fc47 	bl	801cab0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801d222:	69b8      	ldr	r0, [r7, #24]
 801d224:	f7f8 f95a 	bl	80154dc <pbuf_clen>
 801d228:	4603      	mov	r3, r0
 801d22a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d22c:	8bfa      	ldrh	r2, [r7, #30]
 801d22e:	8a7b      	ldrh	r3, [r7, #18]
 801d230:	4413      	add	r3, r2
 801d232:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d236:	db05      	blt.n	801d244 <ip_reass_free_complete_datagram+0x98>
 801d238:	4b27      	ldr	r3, [pc, #156]	@ (801d2d8 <ip_reass_free_complete_datagram+0x12c>)
 801d23a:	22bc      	movs	r2, #188	@ 0xbc
 801d23c:	492a      	ldr	r1, [pc, #168]	@ (801d2e8 <ip_reass_free_complete_datagram+0x13c>)
 801d23e:	4828      	ldr	r0, [pc, #160]	@ (801d2e0 <ip_reass_free_complete_datagram+0x134>)
 801d240:	f001 f88e 	bl	801e360 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d244:	8bfa      	ldrh	r2, [r7, #30]
 801d246:	8a7b      	ldrh	r3, [r7, #18]
 801d248:	4413      	add	r3, r2
 801d24a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801d24c:	69b8      	ldr	r0, [r7, #24]
 801d24e:	f7f8 f8b7 	bl	80153c0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801d252:	687b      	ldr	r3, [r7, #4]
 801d254:	685b      	ldr	r3, [r3, #4]
 801d256:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801d258:	e01f      	b.n	801d29a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801d25a:	69bb      	ldr	r3, [r7, #24]
 801d25c:	685b      	ldr	r3, [r3, #4]
 801d25e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801d260:	69bb      	ldr	r3, [r7, #24]
 801d262:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801d264:	697b      	ldr	r3, [r7, #20]
 801d266:	681b      	ldr	r3, [r3, #0]
 801d268:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801d26a:	68f8      	ldr	r0, [r7, #12]
 801d26c:	f7f8 f936 	bl	80154dc <pbuf_clen>
 801d270:	4603      	mov	r3, r0
 801d272:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d274:	8bfa      	ldrh	r2, [r7, #30]
 801d276:	8a7b      	ldrh	r3, [r7, #18]
 801d278:	4413      	add	r3, r2
 801d27a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d27e:	db05      	blt.n	801d28c <ip_reass_free_complete_datagram+0xe0>
 801d280:	4b15      	ldr	r3, [pc, #84]	@ (801d2d8 <ip_reass_free_complete_datagram+0x12c>)
 801d282:	22cc      	movs	r2, #204	@ 0xcc
 801d284:	4918      	ldr	r1, [pc, #96]	@ (801d2e8 <ip_reass_free_complete_datagram+0x13c>)
 801d286:	4816      	ldr	r0, [pc, #88]	@ (801d2e0 <ip_reass_free_complete_datagram+0x134>)
 801d288:	f001 f86a 	bl	801e360 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d28c:	8bfa      	ldrh	r2, [r7, #30]
 801d28e:	8a7b      	ldrh	r3, [r7, #18]
 801d290:	4413      	add	r3, r2
 801d292:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801d294:	68f8      	ldr	r0, [r7, #12]
 801d296:	f7f8 f893 	bl	80153c0 <pbuf_free>
  while (p != NULL) {
 801d29a:	69bb      	ldr	r3, [r7, #24]
 801d29c:	2b00      	cmp	r3, #0
 801d29e:	d1dc      	bne.n	801d25a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801d2a0:	6839      	ldr	r1, [r7, #0]
 801d2a2:	6878      	ldr	r0, [r7, #4]
 801d2a4:	f000 f8c2 	bl	801d42c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d2a8:	4b10      	ldr	r3, [pc, #64]	@ (801d2ec <ip_reass_free_complete_datagram+0x140>)
 801d2aa:	881b      	ldrh	r3, [r3, #0]
 801d2ac:	8bfa      	ldrh	r2, [r7, #30]
 801d2ae:	429a      	cmp	r2, r3
 801d2b0:	d905      	bls.n	801d2be <ip_reass_free_complete_datagram+0x112>
 801d2b2:	4b09      	ldr	r3, [pc, #36]	@ (801d2d8 <ip_reass_free_complete_datagram+0x12c>)
 801d2b4:	22d2      	movs	r2, #210	@ 0xd2
 801d2b6:	490e      	ldr	r1, [pc, #56]	@ (801d2f0 <ip_reass_free_complete_datagram+0x144>)
 801d2b8:	4809      	ldr	r0, [pc, #36]	@ (801d2e0 <ip_reass_free_complete_datagram+0x134>)
 801d2ba:	f001 f851 	bl	801e360 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d2be:	4b0b      	ldr	r3, [pc, #44]	@ (801d2ec <ip_reass_free_complete_datagram+0x140>)
 801d2c0:	881a      	ldrh	r2, [r3, #0]
 801d2c2:	8bfb      	ldrh	r3, [r7, #30]
 801d2c4:	1ad3      	subs	r3, r2, r3
 801d2c6:	b29a      	uxth	r2, r3
 801d2c8:	4b08      	ldr	r3, [pc, #32]	@ (801d2ec <ip_reass_free_complete_datagram+0x140>)
 801d2ca:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801d2cc:	8bfb      	ldrh	r3, [r7, #30]
}
 801d2ce:	4618      	mov	r0, r3
 801d2d0:	3720      	adds	r7, #32
 801d2d2:	46bd      	mov	sp, r7
 801d2d4:	bd80      	pop	{r7, pc}
 801d2d6:	bf00      	nop
 801d2d8:	080221f4 	.word	0x080221f4
 801d2dc:	08022230 	.word	0x08022230
 801d2e0:	0802223c 	.word	0x0802223c
 801d2e4:	08022264 	.word	0x08022264
 801d2e8:	08022278 	.word	0x08022278
 801d2ec:	20012c54 	.word	0x20012c54
 801d2f0:	08022298 	.word	0x08022298

0801d2f4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801d2f4:	b580      	push	{r7, lr}
 801d2f6:	b08a      	sub	sp, #40	@ 0x28
 801d2f8:	af00      	add	r7, sp, #0
 801d2fa:	6078      	str	r0, [r7, #4]
 801d2fc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801d2fe:	2300      	movs	r3, #0
 801d300:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801d302:	2300      	movs	r3, #0
 801d304:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801d306:	2300      	movs	r3, #0
 801d308:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801d30a:	2300      	movs	r3, #0
 801d30c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801d30e:	2300      	movs	r3, #0
 801d310:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801d312:	4b28      	ldr	r3, [pc, #160]	@ (801d3b4 <ip_reass_remove_oldest_datagram+0xc0>)
 801d314:	681b      	ldr	r3, [r3, #0]
 801d316:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d318:	e030      	b.n	801d37c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801d31a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d31c:	695a      	ldr	r2, [r3, #20]
 801d31e:	687b      	ldr	r3, [r7, #4]
 801d320:	68db      	ldr	r3, [r3, #12]
 801d322:	429a      	cmp	r2, r3
 801d324:	d10c      	bne.n	801d340 <ip_reass_remove_oldest_datagram+0x4c>
 801d326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d328:	699a      	ldr	r2, [r3, #24]
 801d32a:	687b      	ldr	r3, [r7, #4]
 801d32c:	691b      	ldr	r3, [r3, #16]
 801d32e:	429a      	cmp	r2, r3
 801d330:	d106      	bne.n	801d340 <ip_reass_remove_oldest_datagram+0x4c>
 801d332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d334:	899a      	ldrh	r2, [r3, #12]
 801d336:	687b      	ldr	r3, [r7, #4]
 801d338:	889b      	ldrh	r3, [r3, #4]
 801d33a:	b29b      	uxth	r3, r3
 801d33c:	429a      	cmp	r2, r3
 801d33e:	d014      	beq.n	801d36a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801d340:	693b      	ldr	r3, [r7, #16]
 801d342:	3301      	adds	r3, #1
 801d344:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801d346:	6a3b      	ldr	r3, [r7, #32]
 801d348:	2b00      	cmp	r3, #0
 801d34a:	d104      	bne.n	801d356 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801d34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d34e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d350:	69fb      	ldr	r3, [r7, #28]
 801d352:	61bb      	str	r3, [r7, #24]
 801d354:	e009      	b.n	801d36a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801d356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d358:	7fda      	ldrb	r2, [r3, #31]
 801d35a:	6a3b      	ldr	r3, [r7, #32]
 801d35c:	7fdb      	ldrb	r3, [r3, #31]
 801d35e:	429a      	cmp	r2, r3
 801d360:	d803      	bhi.n	801d36a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801d362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d364:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d366:	69fb      	ldr	r3, [r7, #28]
 801d368:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801d36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d36c:	681b      	ldr	r3, [r3, #0]
 801d36e:	2b00      	cmp	r3, #0
 801d370:	d001      	beq.n	801d376 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801d372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d374:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801d376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d378:	681b      	ldr	r3, [r3, #0]
 801d37a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d37e:	2b00      	cmp	r3, #0
 801d380:	d1cb      	bne.n	801d31a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801d382:	6a3b      	ldr	r3, [r7, #32]
 801d384:	2b00      	cmp	r3, #0
 801d386:	d008      	beq.n	801d39a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801d388:	69b9      	ldr	r1, [r7, #24]
 801d38a:	6a38      	ldr	r0, [r7, #32]
 801d38c:	f7ff ff0e 	bl	801d1ac <ip_reass_free_complete_datagram>
 801d390:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801d392:	697a      	ldr	r2, [r7, #20]
 801d394:	68fb      	ldr	r3, [r7, #12]
 801d396:	4413      	add	r3, r2
 801d398:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801d39a:	697a      	ldr	r2, [r7, #20]
 801d39c:	683b      	ldr	r3, [r7, #0]
 801d39e:	429a      	cmp	r2, r3
 801d3a0:	da02      	bge.n	801d3a8 <ip_reass_remove_oldest_datagram+0xb4>
 801d3a2:	693b      	ldr	r3, [r7, #16]
 801d3a4:	2b01      	cmp	r3, #1
 801d3a6:	dcac      	bgt.n	801d302 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801d3a8:	697b      	ldr	r3, [r7, #20]
}
 801d3aa:	4618      	mov	r0, r3
 801d3ac:	3728      	adds	r7, #40	@ 0x28
 801d3ae:	46bd      	mov	sp, r7
 801d3b0:	bd80      	pop	{r7, pc}
 801d3b2:	bf00      	nop
 801d3b4:	20012c50 	.word	0x20012c50

0801d3b8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801d3b8:	b580      	push	{r7, lr}
 801d3ba:	b084      	sub	sp, #16
 801d3bc:	af00      	add	r7, sp, #0
 801d3be:	6078      	str	r0, [r7, #4]
 801d3c0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d3c2:	2004      	movs	r0, #4
 801d3c4:	f7f7 f8e2 	bl	801458c <memp_malloc>
 801d3c8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801d3ca:	68fb      	ldr	r3, [r7, #12]
 801d3cc:	2b00      	cmp	r3, #0
 801d3ce:	d110      	bne.n	801d3f2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801d3d0:	6839      	ldr	r1, [r7, #0]
 801d3d2:	6878      	ldr	r0, [r7, #4]
 801d3d4:	f7ff ff8e 	bl	801d2f4 <ip_reass_remove_oldest_datagram>
 801d3d8:	4602      	mov	r2, r0
 801d3da:	683b      	ldr	r3, [r7, #0]
 801d3dc:	4293      	cmp	r3, r2
 801d3de:	dc03      	bgt.n	801d3e8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d3e0:	2004      	movs	r0, #4
 801d3e2:	f7f7 f8d3 	bl	801458c <memp_malloc>
 801d3e6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801d3e8:	68fb      	ldr	r3, [r7, #12]
 801d3ea:	2b00      	cmp	r3, #0
 801d3ec:	d101      	bne.n	801d3f2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801d3ee:	2300      	movs	r3, #0
 801d3f0:	e016      	b.n	801d420 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801d3f2:	2220      	movs	r2, #32
 801d3f4:	2100      	movs	r1, #0
 801d3f6:	68f8      	ldr	r0, [r7, #12]
 801d3f8:	f001 f946 	bl	801e688 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801d3fc:	68fb      	ldr	r3, [r7, #12]
 801d3fe:	220f      	movs	r2, #15
 801d400:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801d402:	4b09      	ldr	r3, [pc, #36]	@ (801d428 <ip_reass_enqueue_new_datagram+0x70>)
 801d404:	681a      	ldr	r2, [r3, #0]
 801d406:	68fb      	ldr	r3, [r7, #12]
 801d408:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801d40a:	4a07      	ldr	r2, [pc, #28]	@ (801d428 <ip_reass_enqueue_new_datagram+0x70>)
 801d40c:	68fb      	ldr	r3, [r7, #12]
 801d40e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801d410:	68fb      	ldr	r3, [r7, #12]
 801d412:	3308      	adds	r3, #8
 801d414:	2214      	movs	r2, #20
 801d416:	6879      	ldr	r1, [r7, #4]
 801d418:	4618      	mov	r0, r3
 801d41a:	f001 facc 	bl	801e9b6 <memcpy>
  return ipr;
 801d41e:	68fb      	ldr	r3, [r7, #12]
}
 801d420:	4618      	mov	r0, r3
 801d422:	3710      	adds	r7, #16
 801d424:	46bd      	mov	sp, r7
 801d426:	bd80      	pop	{r7, pc}
 801d428:	20012c50 	.word	0x20012c50

0801d42c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d42c:	b580      	push	{r7, lr}
 801d42e:	b082      	sub	sp, #8
 801d430:	af00      	add	r7, sp, #0
 801d432:	6078      	str	r0, [r7, #4]
 801d434:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d436:	4b10      	ldr	r3, [pc, #64]	@ (801d478 <ip_reass_dequeue_datagram+0x4c>)
 801d438:	681b      	ldr	r3, [r3, #0]
 801d43a:	687a      	ldr	r2, [r7, #4]
 801d43c:	429a      	cmp	r2, r3
 801d43e:	d104      	bne.n	801d44a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801d440:	687b      	ldr	r3, [r7, #4]
 801d442:	681b      	ldr	r3, [r3, #0]
 801d444:	4a0c      	ldr	r2, [pc, #48]	@ (801d478 <ip_reass_dequeue_datagram+0x4c>)
 801d446:	6013      	str	r3, [r2, #0]
 801d448:	e00d      	b.n	801d466 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d44a:	683b      	ldr	r3, [r7, #0]
 801d44c:	2b00      	cmp	r3, #0
 801d44e:	d106      	bne.n	801d45e <ip_reass_dequeue_datagram+0x32>
 801d450:	4b0a      	ldr	r3, [pc, #40]	@ (801d47c <ip_reass_dequeue_datagram+0x50>)
 801d452:	f240 1245 	movw	r2, #325	@ 0x145
 801d456:	490a      	ldr	r1, [pc, #40]	@ (801d480 <ip_reass_dequeue_datagram+0x54>)
 801d458:	480a      	ldr	r0, [pc, #40]	@ (801d484 <ip_reass_dequeue_datagram+0x58>)
 801d45a:	f000 ff81 	bl	801e360 <iprintf>
    prev->next = ipr->next;
 801d45e:	687b      	ldr	r3, [r7, #4]
 801d460:	681a      	ldr	r2, [r3, #0]
 801d462:	683b      	ldr	r3, [r7, #0]
 801d464:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d466:	6879      	ldr	r1, [r7, #4]
 801d468:	2004      	movs	r0, #4
 801d46a:	f7f7 f905 	bl	8014678 <memp_free>
}
 801d46e:	bf00      	nop
 801d470:	3708      	adds	r7, #8
 801d472:	46bd      	mov	sp, r7
 801d474:	bd80      	pop	{r7, pc}
 801d476:	bf00      	nop
 801d478:	20012c50 	.word	0x20012c50
 801d47c:	080221f4 	.word	0x080221f4
 801d480:	080222bc 	.word	0x080222bc
 801d484:	0802223c 	.word	0x0802223c

0801d488 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801d488:	b580      	push	{r7, lr}
 801d48a:	b08c      	sub	sp, #48	@ 0x30
 801d48c:	af00      	add	r7, sp, #0
 801d48e:	60f8      	str	r0, [r7, #12]
 801d490:	60b9      	str	r1, [r7, #8]
 801d492:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801d494:	2300      	movs	r3, #0
 801d496:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801d498:	2301      	movs	r3, #1
 801d49a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801d49c:	68bb      	ldr	r3, [r7, #8]
 801d49e:	685b      	ldr	r3, [r3, #4]
 801d4a0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d4a2:	69fb      	ldr	r3, [r7, #28]
 801d4a4:	885b      	ldrh	r3, [r3, #2]
 801d4a6:	b29b      	uxth	r3, r3
 801d4a8:	4618      	mov	r0, r3
 801d4aa:	f7f6 fb97 	bl	8013bdc <lwip_htons>
 801d4ae:	4603      	mov	r3, r0
 801d4b0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801d4b2:	69fb      	ldr	r3, [r7, #28]
 801d4b4:	781b      	ldrb	r3, [r3, #0]
 801d4b6:	f003 030f 	and.w	r3, r3, #15
 801d4ba:	b2db      	uxtb	r3, r3
 801d4bc:	009b      	lsls	r3, r3, #2
 801d4be:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801d4c0:	7e7b      	ldrb	r3, [r7, #25]
 801d4c2:	b29b      	uxth	r3, r3
 801d4c4:	8b7a      	ldrh	r2, [r7, #26]
 801d4c6:	429a      	cmp	r2, r3
 801d4c8:	d202      	bcs.n	801d4d0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d4ca:	f04f 33ff 	mov.w	r3, #4294967295
 801d4ce:	e135      	b.n	801d73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801d4d0:	7e7b      	ldrb	r3, [r7, #25]
 801d4d2:	b29b      	uxth	r3, r3
 801d4d4:	8b7a      	ldrh	r2, [r7, #26]
 801d4d6:	1ad3      	subs	r3, r2, r3
 801d4d8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801d4da:	69fb      	ldr	r3, [r7, #28]
 801d4dc:	88db      	ldrh	r3, [r3, #6]
 801d4de:	b29b      	uxth	r3, r3
 801d4e0:	4618      	mov	r0, r3
 801d4e2:	f7f6 fb7b 	bl	8013bdc <lwip_htons>
 801d4e6:	4603      	mov	r3, r0
 801d4e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d4ec:	b29b      	uxth	r3, r3
 801d4ee:	00db      	lsls	r3, r3, #3
 801d4f0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801d4f2:	68bb      	ldr	r3, [r7, #8]
 801d4f4:	685b      	ldr	r3, [r3, #4]
 801d4f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801d4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4fa:	2200      	movs	r2, #0
 801d4fc:	701a      	strb	r2, [r3, #0]
 801d4fe:	2200      	movs	r2, #0
 801d500:	705a      	strb	r2, [r3, #1]
 801d502:	2200      	movs	r2, #0
 801d504:	709a      	strb	r2, [r3, #2]
 801d506:	2200      	movs	r2, #0
 801d508:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801d50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d50c:	8afa      	ldrh	r2, [r7, #22]
 801d50e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801d510:	8afa      	ldrh	r2, [r7, #22]
 801d512:	8b7b      	ldrh	r3, [r7, #26]
 801d514:	4413      	add	r3, r2
 801d516:	b29a      	uxth	r2, r3
 801d518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d51a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801d51c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d51e:	88db      	ldrh	r3, [r3, #6]
 801d520:	b29b      	uxth	r3, r3
 801d522:	8afa      	ldrh	r2, [r7, #22]
 801d524:	429a      	cmp	r2, r3
 801d526:	d902      	bls.n	801d52e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d528:	f04f 33ff 	mov.w	r3, #4294967295
 801d52c:	e106      	b.n	801d73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801d52e:	68fb      	ldr	r3, [r7, #12]
 801d530:	685b      	ldr	r3, [r3, #4]
 801d532:	627b      	str	r3, [r7, #36]	@ 0x24
 801d534:	e068      	b.n	801d608 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801d536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d538:	685b      	ldr	r3, [r3, #4]
 801d53a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801d53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d53e:	889b      	ldrh	r3, [r3, #4]
 801d540:	b29a      	uxth	r2, r3
 801d542:	693b      	ldr	r3, [r7, #16]
 801d544:	889b      	ldrh	r3, [r3, #4]
 801d546:	b29b      	uxth	r3, r3
 801d548:	429a      	cmp	r2, r3
 801d54a:	d235      	bcs.n	801d5b8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801d54c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d54e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d550:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801d552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d554:	2b00      	cmp	r3, #0
 801d556:	d020      	beq.n	801d59a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801d558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d55a:	889b      	ldrh	r3, [r3, #4]
 801d55c:	b29a      	uxth	r2, r3
 801d55e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d560:	88db      	ldrh	r3, [r3, #6]
 801d562:	b29b      	uxth	r3, r3
 801d564:	429a      	cmp	r2, r3
 801d566:	d307      	bcc.n	801d578 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801d568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d56a:	88db      	ldrh	r3, [r3, #6]
 801d56c:	b29a      	uxth	r2, r3
 801d56e:	693b      	ldr	r3, [r7, #16]
 801d570:	889b      	ldrh	r3, [r3, #4]
 801d572:	b29b      	uxth	r3, r3
 801d574:	429a      	cmp	r2, r3
 801d576:	d902      	bls.n	801d57e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d578:	f04f 33ff 	mov.w	r3, #4294967295
 801d57c:	e0de      	b.n	801d73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801d57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d580:	68ba      	ldr	r2, [r7, #8]
 801d582:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801d584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d586:	88db      	ldrh	r3, [r3, #6]
 801d588:	b29a      	uxth	r2, r3
 801d58a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d58c:	889b      	ldrh	r3, [r3, #4]
 801d58e:	b29b      	uxth	r3, r3
 801d590:	429a      	cmp	r2, r3
 801d592:	d03d      	beq.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d594:	2300      	movs	r3, #0
 801d596:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801d598:	e03a      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801d59a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d59c:	88db      	ldrh	r3, [r3, #6]
 801d59e:	b29a      	uxth	r2, r3
 801d5a0:	693b      	ldr	r3, [r7, #16]
 801d5a2:	889b      	ldrh	r3, [r3, #4]
 801d5a4:	b29b      	uxth	r3, r3
 801d5a6:	429a      	cmp	r2, r3
 801d5a8:	d902      	bls.n	801d5b0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d5aa:	f04f 33ff 	mov.w	r3, #4294967295
 801d5ae:	e0c5      	b.n	801d73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801d5b0:	68fb      	ldr	r3, [r7, #12]
 801d5b2:	68ba      	ldr	r2, [r7, #8]
 801d5b4:	605a      	str	r2, [r3, #4]
      break;
 801d5b6:	e02b      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801d5b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5ba:	889b      	ldrh	r3, [r3, #4]
 801d5bc:	b29a      	uxth	r2, r3
 801d5be:	693b      	ldr	r3, [r7, #16]
 801d5c0:	889b      	ldrh	r3, [r3, #4]
 801d5c2:	b29b      	uxth	r3, r3
 801d5c4:	429a      	cmp	r2, r3
 801d5c6:	d102      	bne.n	801d5ce <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d5c8:	f04f 33ff 	mov.w	r3, #4294967295
 801d5cc:	e0b6      	b.n	801d73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801d5ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5d0:	889b      	ldrh	r3, [r3, #4]
 801d5d2:	b29a      	uxth	r2, r3
 801d5d4:	693b      	ldr	r3, [r7, #16]
 801d5d6:	88db      	ldrh	r3, [r3, #6]
 801d5d8:	b29b      	uxth	r3, r3
 801d5da:	429a      	cmp	r2, r3
 801d5dc:	d202      	bcs.n	801d5e4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d5de:	f04f 33ff 	mov.w	r3, #4294967295
 801d5e2:	e0ab      	b.n	801d73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801d5e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5e6:	2b00      	cmp	r3, #0
 801d5e8:	d009      	beq.n	801d5fe <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801d5ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5ec:	88db      	ldrh	r3, [r3, #6]
 801d5ee:	b29a      	uxth	r2, r3
 801d5f0:	693b      	ldr	r3, [r7, #16]
 801d5f2:	889b      	ldrh	r3, [r3, #4]
 801d5f4:	b29b      	uxth	r3, r3
 801d5f6:	429a      	cmp	r2, r3
 801d5f8:	d001      	beq.n	801d5fe <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d5fa:	2300      	movs	r3, #0
 801d5fc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801d5fe:	693b      	ldr	r3, [r7, #16]
 801d600:	681b      	ldr	r3, [r3, #0]
 801d602:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801d604:	693b      	ldr	r3, [r7, #16]
 801d606:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801d608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d60a:	2b00      	cmp	r3, #0
 801d60c:	d193      	bne.n	801d536 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801d60e:	e000      	b.n	801d612 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801d610:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801d612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d614:	2b00      	cmp	r3, #0
 801d616:	d12d      	bne.n	801d674 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801d618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d61a:	2b00      	cmp	r3, #0
 801d61c:	d01c      	beq.n	801d658 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801d61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d620:	88db      	ldrh	r3, [r3, #6]
 801d622:	b29a      	uxth	r2, r3
 801d624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d626:	889b      	ldrh	r3, [r3, #4]
 801d628:	b29b      	uxth	r3, r3
 801d62a:	429a      	cmp	r2, r3
 801d62c:	d906      	bls.n	801d63c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801d62e:	4b45      	ldr	r3, [pc, #276]	@ (801d744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d630:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801d634:	4944      	ldr	r1, [pc, #272]	@ (801d748 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801d636:	4845      	ldr	r0, [pc, #276]	@ (801d74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d638:	f000 fe92 	bl	801e360 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801d63c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d63e:	68ba      	ldr	r2, [r7, #8]
 801d640:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801d642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d644:	88db      	ldrh	r3, [r3, #6]
 801d646:	b29a      	uxth	r2, r3
 801d648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d64a:	889b      	ldrh	r3, [r3, #4]
 801d64c:	b29b      	uxth	r3, r3
 801d64e:	429a      	cmp	r2, r3
 801d650:	d010      	beq.n	801d674 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801d652:	2300      	movs	r3, #0
 801d654:	623b      	str	r3, [r7, #32]
 801d656:	e00d      	b.n	801d674 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801d658:	68fb      	ldr	r3, [r7, #12]
 801d65a:	685b      	ldr	r3, [r3, #4]
 801d65c:	2b00      	cmp	r3, #0
 801d65e:	d006      	beq.n	801d66e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801d660:	4b38      	ldr	r3, [pc, #224]	@ (801d744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d662:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801d666:	493a      	ldr	r1, [pc, #232]	@ (801d750 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801d668:	4838      	ldr	r0, [pc, #224]	@ (801d74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d66a:	f000 fe79 	bl	801e360 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801d66e:	68fb      	ldr	r3, [r7, #12]
 801d670:	68ba      	ldr	r2, [r7, #8]
 801d672:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	2b00      	cmp	r3, #0
 801d678:	d105      	bne.n	801d686 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801d67a:	68fb      	ldr	r3, [r7, #12]
 801d67c:	7f9b      	ldrb	r3, [r3, #30]
 801d67e:	f003 0301 	and.w	r3, r3, #1
 801d682:	2b00      	cmp	r3, #0
 801d684:	d059      	beq.n	801d73a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801d686:	6a3b      	ldr	r3, [r7, #32]
 801d688:	2b00      	cmp	r3, #0
 801d68a:	d04f      	beq.n	801d72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801d68c:	68fb      	ldr	r3, [r7, #12]
 801d68e:	685b      	ldr	r3, [r3, #4]
 801d690:	2b00      	cmp	r3, #0
 801d692:	d006      	beq.n	801d6a2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801d694:	68fb      	ldr	r3, [r7, #12]
 801d696:	685b      	ldr	r3, [r3, #4]
 801d698:	685b      	ldr	r3, [r3, #4]
 801d69a:	889b      	ldrh	r3, [r3, #4]
 801d69c:	b29b      	uxth	r3, r3
 801d69e:	2b00      	cmp	r3, #0
 801d6a0:	d002      	beq.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801d6a2:	2300      	movs	r3, #0
 801d6a4:	623b      	str	r3, [r7, #32]
 801d6a6:	e041      	b.n	801d72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801d6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d6aa:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801d6ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d6ae:	681b      	ldr	r3, [r3, #0]
 801d6b0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d6b2:	e012      	b.n	801d6da <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801d6b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d6b6:	685b      	ldr	r3, [r3, #4]
 801d6b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801d6ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6bc:	88db      	ldrh	r3, [r3, #6]
 801d6be:	b29a      	uxth	r2, r3
 801d6c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d6c2:	889b      	ldrh	r3, [r3, #4]
 801d6c4:	b29b      	uxth	r3, r3
 801d6c6:	429a      	cmp	r2, r3
 801d6c8:	d002      	beq.n	801d6d0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801d6ca:	2300      	movs	r3, #0
 801d6cc:	623b      	str	r3, [r7, #32]
            break;
 801d6ce:	e007      	b.n	801d6e0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801d6d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d6d2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801d6d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d6d6:	681b      	ldr	r3, [r3, #0]
 801d6d8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d6dc:	2b00      	cmp	r3, #0
 801d6de:	d1e9      	bne.n	801d6b4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801d6e0:	6a3b      	ldr	r3, [r7, #32]
 801d6e2:	2b00      	cmp	r3, #0
 801d6e4:	d022      	beq.n	801d72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801d6e6:	68fb      	ldr	r3, [r7, #12]
 801d6e8:	685b      	ldr	r3, [r3, #4]
 801d6ea:	2b00      	cmp	r3, #0
 801d6ec:	d106      	bne.n	801d6fc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801d6ee:	4b15      	ldr	r3, [pc, #84]	@ (801d744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d6f0:	f240 12df 	movw	r2, #479	@ 0x1df
 801d6f4:	4917      	ldr	r1, [pc, #92]	@ (801d754 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d6f6:	4815      	ldr	r0, [pc, #84]	@ (801d74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d6f8:	f000 fe32 	bl	801e360 <iprintf>
          LWIP_ASSERT("sanity check",
 801d6fc:	68fb      	ldr	r3, [r7, #12]
 801d6fe:	685b      	ldr	r3, [r3, #4]
 801d700:	685b      	ldr	r3, [r3, #4]
 801d702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d704:	429a      	cmp	r2, r3
 801d706:	d106      	bne.n	801d716 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801d708:	4b0e      	ldr	r3, [pc, #56]	@ (801d744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d70a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801d70e:	4911      	ldr	r1, [pc, #68]	@ (801d754 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d710:	480e      	ldr	r0, [pc, #56]	@ (801d74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d712:	f000 fe25 	bl	801e360 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801d716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d718:	681b      	ldr	r3, [r3, #0]
 801d71a:	2b00      	cmp	r3, #0
 801d71c:	d006      	beq.n	801d72c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801d71e:	4b09      	ldr	r3, [pc, #36]	@ (801d744 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d720:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801d724:	490c      	ldr	r1, [pc, #48]	@ (801d758 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801d726:	4809      	ldr	r0, [pc, #36]	@ (801d74c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d728:	f000 fe1a 	bl	801e360 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801d72c:	6a3b      	ldr	r3, [r7, #32]
 801d72e:	2b00      	cmp	r3, #0
 801d730:	bf14      	ite	ne
 801d732:	2301      	movne	r3, #1
 801d734:	2300      	moveq	r3, #0
 801d736:	b2db      	uxtb	r3, r3
 801d738:	e000      	b.n	801d73c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801d73a:	2300      	movs	r3, #0
}
 801d73c:	4618      	mov	r0, r3
 801d73e:	3730      	adds	r7, #48	@ 0x30
 801d740:	46bd      	mov	sp, r7
 801d742:	bd80      	pop	{r7, pc}
 801d744:	080221f4 	.word	0x080221f4
 801d748:	080222d8 	.word	0x080222d8
 801d74c:	0802223c 	.word	0x0802223c
 801d750:	080222f8 	.word	0x080222f8
 801d754:	08022330 	.word	0x08022330
 801d758:	08022340 	.word	0x08022340

0801d75c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801d75c:	b580      	push	{r7, lr}
 801d75e:	b08e      	sub	sp, #56	@ 0x38
 801d760:	af00      	add	r7, sp, #0
 801d762:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801d764:	687b      	ldr	r3, [r7, #4]
 801d766:	685b      	ldr	r3, [r3, #4]
 801d768:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801d76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d76c:	781b      	ldrb	r3, [r3, #0]
 801d76e:	f003 030f 	and.w	r3, r3, #15
 801d772:	b2db      	uxtb	r3, r3
 801d774:	009b      	lsls	r3, r3, #2
 801d776:	b2db      	uxtb	r3, r3
 801d778:	2b14      	cmp	r3, #20
 801d77a:	f040 8171 	bne.w	801da60 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801d77e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d780:	88db      	ldrh	r3, [r3, #6]
 801d782:	b29b      	uxth	r3, r3
 801d784:	4618      	mov	r0, r3
 801d786:	f7f6 fa29 	bl	8013bdc <lwip_htons>
 801d78a:	4603      	mov	r3, r0
 801d78c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d790:	b29b      	uxth	r3, r3
 801d792:	00db      	lsls	r3, r3, #3
 801d794:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d798:	885b      	ldrh	r3, [r3, #2]
 801d79a:	b29b      	uxth	r3, r3
 801d79c:	4618      	mov	r0, r3
 801d79e:	f7f6 fa1d 	bl	8013bdc <lwip_htons>
 801d7a2:	4603      	mov	r3, r0
 801d7a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801d7a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d7a8:	781b      	ldrb	r3, [r3, #0]
 801d7aa:	f003 030f 	and.w	r3, r3, #15
 801d7ae:	b2db      	uxtb	r3, r3
 801d7b0:	009b      	lsls	r3, r3, #2
 801d7b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801d7b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d7ba:	b29b      	uxth	r3, r3
 801d7bc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d7be:	429a      	cmp	r2, r3
 801d7c0:	f0c0 8150 	bcc.w	801da64 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801d7c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d7c8:	b29b      	uxth	r3, r3
 801d7ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d7cc:	1ad3      	subs	r3, r2, r3
 801d7ce:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801d7d0:	6878      	ldr	r0, [r7, #4]
 801d7d2:	f7f7 fe83 	bl	80154dc <pbuf_clen>
 801d7d6:	4603      	mov	r3, r0
 801d7d8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801d7da:	4b8c      	ldr	r3, [pc, #560]	@ (801da0c <ip4_reass+0x2b0>)
 801d7dc:	881b      	ldrh	r3, [r3, #0]
 801d7de:	461a      	mov	r2, r3
 801d7e0:	8c3b      	ldrh	r3, [r7, #32]
 801d7e2:	4413      	add	r3, r2
 801d7e4:	2b0a      	cmp	r3, #10
 801d7e6:	dd10      	ble.n	801d80a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d7e8:	8c3b      	ldrh	r3, [r7, #32]
 801d7ea:	4619      	mov	r1, r3
 801d7ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d7ee:	f7ff fd81 	bl	801d2f4 <ip_reass_remove_oldest_datagram>
 801d7f2:	4603      	mov	r3, r0
 801d7f4:	2b00      	cmp	r3, #0
 801d7f6:	f000 8137 	beq.w	801da68 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801d7fa:	4b84      	ldr	r3, [pc, #528]	@ (801da0c <ip4_reass+0x2b0>)
 801d7fc:	881b      	ldrh	r3, [r3, #0]
 801d7fe:	461a      	mov	r2, r3
 801d800:	8c3b      	ldrh	r3, [r7, #32]
 801d802:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d804:	2b0a      	cmp	r3, #10
 801d806:	f300 812f 	bgt.w	801da68 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d80a:	4b81      	ldr	r3, [pc, #516]	@ (801da10 <ip4_reass+0x2b4>)
 801d80c:	681b      	ldr	r3, [r3, #0]
 801d80e:	633b      	str	r3, [r7, #48]	@ 0x30
 801d810:	e015      	b.n	801d83e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801d812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d814:	695a      	ldr	r2, [r3, #20]
 801d816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d818:	68db      	ldr	r3, [r3, #12]
 801d81a:	429a      	cmp	r2, r3
 801d81c:	d10c      	bne.n	801d838 <ip4_reass+0xdc>
 801d81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d820:	699a      	ldr	r2, [r3, #24]
 801d822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d824:	691b      	ldr	r3, [r3, #16]
 801d826:	429a      	cmp	r2, r3
 801d828:	d106      	bne.n	801d838 <ip4_reass+0xdc>
 801d82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d82c:	899a      	ldrh	r2, [r3, #12]
 801d82e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d830:	889b      	ldrh	r3, [r3, #4]
 801d832:	b29b      	uxth	r3, r3
 801d834:	429a      	cmp	r2, r3
 801d836:	d006      	beq.n	801d846 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d83a:	681b      	ldr	r3, [r3, #0]
 801d83c:	633b      	str	r3, [r7, #48]	@ 0x30
 801d83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d840:	2b00      	cmp	r3, #0
 801d842:	d1e6      	bne.n	801d812 <ip4_reass+0xb6>
 801d844:	e000      	b.n	801d848 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801d846:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801d848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d84a:	2b00      	cmp	r3, #0
 801d84c:	d109      	bne.n	801d862 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801d84e:	8c3b      	ldrh	r3, [r7, #32]
 801d850:	4619      	mov	r1, r3
 801d852:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d854:	f7ff fdb0 	bl	801d3b8 <ip_reass_enqueue_new_datagram>
 801d858:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801d85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d85c:	2b00      	cmp	r3, #0
 801d85e:	d11c      	bne.n	801d89a <ip4_reass+0x13e>
      goto nullreturn;
 801d860:	e105      	b.n	801da6e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d864:	88db      	ldrh	r3, [r3, #6]
 801d866:	b29b      	uxth	r3, r3
 801d868:	4618      	mov	r0, r3
 801d86a:	f7f6 f9b7 	bl	8013bdc <lwip_htons>
 801d86e:	4603      	mov	r3, r0
 801d870:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d874:	2b00      	cmp	r3, #0
 801d876:	d110      	bne.n	801d89a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801d878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d87a:	89db      	ldrh	r3, [r3, #14]
 801d87c:	4618      	mov	r0, r3
 801d87e:	f7f6 f9ad 	bl	8013bdc <lwip_htons>
 801d882:	4603      	mov	r3, r0
 801d884:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d888:	2b00      	cmp	r3, #0
 801d88a:	d006      	beq.n	801d89a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801d88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d88e:	3308      	adds	r3, #8
 801d890:	2214      	movs	r2, #20
 801d892:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801d894:	4618      	mov	r0, r3
 801d896:	f001 f88e 	bl	801e9b6 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801d89a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d89c:	88db      	ldrh	r3, [r3, #6]
 801d89e:	b29b      	uxth	r3, r3
 801d8a0:	f003 0320 	and.w	r3, r3, #32
 801d8a4:	2b00      	cmp	r3, #0
 801d8a6:	bf0c      	ite	eq
 801d8a8:	2301      	moveq	r3, #1
 801d8aa:	2300      	movne	r3, #0
 801d8ac:	b2db      	uxtb	r3, r3
 801d8ae:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801d8b0:	69fb      	ldr	r3, [r7, #28]
 801d8b2:	2b00      	cmp	r3, #0
 801d8b4:	d00e      	beq.n	801d8d4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801d8b6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d8b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d8ba:	4413      	add	r3, r2
 801d8bc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801d8be:	8b7a      	ldrh	r2, [r7, #26]
 801d8c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801d8c2:	429a      	cmp	r2, r3
 801d8c4:	f0c0 80a0 	bcc.w	801da08 <ip4_reass+0x2ac>
 801d8c8:	8b7b      	ldrh	r3, [r7, #26]
 801d8ca:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801d8ce:	4293      	cmp	r3, r2
 801d8d0:	f200 809a 	bhi.w	801da08 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801d8d4:	69fa      	ldr	r2, [r7, #28]
 801d8d6:	6879      	ldr	r1, [r7, #4]
 801d8d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d8da:	f7ff fdd5 	bl	801d488 <ip_reass_chain_frag_into_datagram_and_validate>
 801d8de:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801d8e0:	697b      	ldr	r3, [r7, #20]
 801d8e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d8e6:	f000 809b 	beq.w	801da20 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801d8ea:	4b48      	ldr	r3, [pc, #288]	@ (801da0c <ip4_reass+0x2b0>)
 801d8ec:	881a      	ldrh	r2, [r3, #0]
 801d8ee:	8c3b      	ldrh	r3, [r7, #32]
 801d8f0:	4413      	add	r3, r2
 801d8f2:	b29a      	uxth	r2, r3
 801d8f4:	4b45      	ldr	r3, [pc, #276]	@ (801da0c <ip4_reass+0x2b0>)
 801d8f6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801d8f8:	69fb      	ldr	r3, [r7, #28]
 801d8fa:	2b00      	cmp	r3, #0
 801d8fc:	d00d      	beq.n	801d91a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801d8fe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d900:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d902:	4413      	add	r3, r2
 801d904:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801d906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d908:	8a7a      	ldrh	r2, [r7, #18]
 801d90a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801d90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d90e:	7f9b      	ldrb	r3, [r3, #30]
 801d910:	f043 0301 	orr.w	r3, r3, #1
 801d914:	b2da      	uxtb	r2, r3
 801d916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d918:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801d91a:	697b      	ldr	r3, [r7, #20]
 801d91c:	2b01      	cmp	r3, #1
 801d91e:	d171      	bne.n	801da04 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801d920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d922:	8b9b      	ldrh	r3, [r3, #28]
 801d924:	3314      	adds	r3, #20
 801d926:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801d928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d92a:	685b      	ldr	r3, [r3, #4]
 801d92c:	685b      	ldr	r3, [r3, #4]
 801d92e:	681b      	ldr	r3, [r3, #0]
 801d930:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801d932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d934:	685b      	ldr	r3, [r3, #4]
 801d936:	685b      	ldr	r3, [r3, #4]
 801d938:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801d93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d93c:	3308      	adds	r3, #8
 801d93e:	2214      	movs	r2, #20
 801d940:	4619      	mov	r1, r3
 801d942:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d944:	f001 f837 	bl	801e9b6 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801d948:	8a3b      	ldrh	r3, [r7, #16]
 801d94a:	4618      	mov	r0, r3
 801d94c:	f7f6 f946 	bl	8013bdc <lwip_htons>
 801d950:	4603      	mov	r3, r0
 801d952:	461a      	mov	r2, r3
 801d954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d956:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801d958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d95a:	2200      	movs	r2, #0
 801d95c:	719a      	strb	r2, [r3, #6]
 801d95e:	2200      	movs	r2, #0
 801d960:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801d962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d964:	2200      	movs	r2, #0
 801d966:	729a      	strb	r2, [r3, #10]
 801d968:	2200      	movs	r2, #0
 801d96a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801d96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d96e:	685b      	ldr	r3, [r3, #4]
 801d970:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801d972:	e00d      	b.n	801d990 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801d974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d976:	685b      	ldr	r3, [r3, #4]
 801d978:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801d97a:	2114      	movs	r1, #20
 801d97c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801d97e:	f7f7 fc99 	bl	80152b4 <pbuf_remove_header>
      pbuf_cat(p, r);
 801d982:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801d984:	6878      	ldr	r0, [r7, #4]
 801d986:	f7f7 fde9 	bl	801555c <pbuf_cat>
      r = iprh->next_pbuf;
 801d98a:	68fb      	ldr	r3, [r7, #12]
 801d98c:	681b      	ldr	r3, [r3, #0]
 801d98e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801d990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d992:	2b00      	cmp	r3, #0
 801d994:	d1ee      	bne.n	801d974 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801d996:	4b1e      	ldr	r3, [pc, #120]	@ (801da10 <ip4_reass+0x2b4>)
 801d998:	681b      	ldr	r3, [r3, #0]
 801d99a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d99c:	429a      	cmp	r2, r3
 801d99e:	d102      	bne.n	801d9a6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801d9a0:	2300      	movs	r3, #0
 801d9a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d9a4:	e010      	b.n	801d9c8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d9a6:	4b1a      	ldr	r3, [pc, #104]	@ (801da10 <ip4_reass+0x2b4>)
 801d9a8:	681b      	ldr	r3, [r3, #0]
 801d9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d9ac:	e007      	b.n	801d9be <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801d9ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9b0:	681b      	ldr	r3, [r3, #0]
 801d9b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d9b4:	429a      	cmp	r2, r3
 801d9b6:	d006      	beq.n	801d9c6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9ba:	681b      	ldr	r3, [r3, #0]
 801d9bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d9be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9c0:	2b00      	cmp	r3, #0
 801d9c2:	d1f4      	bne.n	801d9ae <ip4_reass+0x252>
 801d9c4:	e000      	b.n	801d9c8 <ip4_reass+0x26c>
          break;
 801d9c6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801d9c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d9ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d9cc:	f7ff fd2e 	bl	801d42c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801d9d0:	6878      	ldr	r0, [r7, #4]
 801d9d2:	f7f7 fd83 	bl	80154dc <pbuf_clen>
 801d9d6:	4603      	mov	r3, r0
 801d9d8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801d9da:	4b0c      	ldr	r3, [pc, #48]	@ (801da0c <ip4_reass+0x2b0>)
 801d9dc:	881b      	ldrh	r3, [r3, #0]
 801d9de:	8c3a      	ldrh	r2, [r7, #32]
 801d9e0:	429a      	cmp	r2, r3
 801d9e2:	d906      	bls.n	801d9f2 <ip4_reass+0x296>
 801d9e4:	4b0b      	ldr	r3, [pc, #44]	@ (801da14 <ip4_reass+0x2b8>)
 801d9e6:	f240 229b 	movw	r2, #667	@ 0x29b
 801d9ea:	490b      	ldr	r1, [pc, #44]	@ (801da18 <ip4_reass+0x2bc>)
 801d9ec:	480b      	ldr	r0, [pc, #44]	@ (801da1c <ip4_reass+0x2c0>)
 801d9ee:	f000 fcb7 	bl	801e360 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d9f2:	4b06      	ldr	r3, [pc, #24]	@ (801da0c <ip4_reass+0x2b0>)
 801d9f4:	881a      	ldrh	r2, [r3, #0]
 801d9f6:	8c3b      	ldrh	r3, [r7, #32]
 801d9f8:	1ad3      	subs	r3, r2, r3
 801d9fa:	b29a      	uxth	r2, r3
 801d9fc:	4b03      	ldr	r3, [pc, #12]	@ (801da0c <ip4_reass+0x2b0>)
 801d9fe:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801da00:	687b      	ldr	r3, [r7, #4]
 801da02:	e038      	b.n	801da76 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801da04:	2300      	movs	r3, #0
 801da06:	e036      	b.n	801da76 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801da08:	bf00      	nop
 801da0a:	e00a      	b.n	801da22 <ip4_reass+0x2c6>
 801da0c:	20012c54 	.word	0x20012c54
 801da10:	20012c50 	.word	0x20012c50
 801da14:	080221f4 	.word	0x080221f4
 801da18:	08022364 	.word	0x08022364
 801da1c:	0802223c 	.word	0x0802223c
    goto nullreturn_ipr;
 801da20:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801da22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da24:	2b00      	cmp	r3, #0
 801da26:	d106      	bne.n	801da36 <ip4_reass+0x2da>
 801da28:	4b15      	ldr	r3, [pc, #84]	@ (801da80 <ip4_reass+0x324>)
 801da2a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801da2e:	4915      	ldr	r1, [pc, #84]	@ (801da84 <ip4_reass+0x328>)
 801da30:	4815      	ldr	r0, [pc, #84]	@ (801da88 <ip4_reass+0x32c>)
 801da32:	f000 fc95 	bl	801e360 <iprintf>
  if (ipr->p == NULL) {
 801da36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da38:	685b      	ldr	r3, [r3, #4]
 801da3a:	2b00      	cmp	r3, #0
 801da3c:	d116      	bne.n	801da6c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801da3e:	4b13      	ldr	r3, [pc, #76]	@ (801da8c <ip4_reass+0x330>)
 801da40:	681b      	ldr	r3, [r3, #0]
 801da42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801da44:	429a      	cmp	r2, r3
 801da46:	d006      	beq.n	801da56 <ip4_reass+0x2fa>
 801da48:	4b0d      	ldr	r3, [pc, #52]	@ (801da80 <ip4_reass+0x324>)
 801da4a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801da4e:	4910      	ldr	r1, [pc, #64]	@ (801da90 <ip4_reass+0x334>)
 801da50:	480d      	ldr	r0, [pc, #52]	@ (801da88 <ip4_reass+0x32c>)
 801da52:	f000 fc85 	bl	801e360 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801da56:	2100      	movs	r1, #0
 801da58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801da5a:	f7ff fce7 	bl	801d42c <ip_reass_dequeue_datagram>
 801da5e:	e006      	b.n	801da6e <ip4_reass+0x312>
    goto nullreturn;
 801da60:	bf00      	nop
 801da62:	e004      	b.n	801da6e <ip4_reass+0x312>
    goto nullreturn;
 801da64:	bf00      	nop
 801da66:	e002      	b.n	801da6e <ip4_reass+0x312>
      goto nullreturn;
 801da68:	bf00      	nop
 801da6a:	e000      	b.n	801da6e <ip4_reass+0x312>
  }

nullreturn:
 801da6c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801da6e:	6878      	ldr	r0, [r7, #4]
 801da70:	f7f7 fca6 	bl	80153c0 <pbuf_free>
  return NULL;
 801da74:	2300      	movs	r3, #0
}
 801da76:	4618      	mov	r0, r3
 801da78:	3738      	adds	r7, #56	@ 0x38
 801da7a:	46bd      	mov	sp, r7
 801da7c:	bd80      	pop	{r7, pc}
 801da7e:	bf00      	nop
 801da80:	080221f4 	.word	0x080221f4
 801da84:	08022380 	.word	0x08022380
 801da88:	0802223c 	.word	0x0802223c
 801da8c:	20012c50 	.word	0x20012c50
 801da90:	0802238c 	.word	0x0802238c

0801da94 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801da94:	b580      	push	{r7, lr}
 801da96:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801da98:	2005      	movs	r0, #5
 801da9a:	f7f6 fd77 	bl	801458c <memp_malloc>
 801da9e:	4603      	mov	r3, r0
}
 801daa0:	4618      	mov	r0, r3
 801daa2:	bd80      	pop	{r7, pc}

0801daa4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801daa4:	b580      	push	{r7, lr}
 801daa6:	b082      	sub	sp, #8
 801daa8:	af00      	add	r7, sp, #0
 801daaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801daac:	687b      	ldr	r3, [r7, #4]
 801daae:	2b00      	cmp	r3, #0
 801dab0:	d106      	bne.n	801dac0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801dab2:	4b07      	ldr	r3, [pc, #28]	@ (801dad0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801dab4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801dab8:	4906      	ldr	r1, [pc, #24]	@ (801dad4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801daba:	4807      	ldr	r0, [pc, #28]	@ (801dad8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801dabc:	f000 fc50 	bl	801e360 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801dac0:	6879      	ldr	r1, [r7, #4]
 801dac2:	2005      	movs	r0, #5
 801dac4:	f7f6 fdd8 	bl	8014678 <memp_free>
}
 801dac8:	bf00      	nop
 801daca:	3708      	adds	r7, #8
 801dacc:	46bd      	mov	sp, r7
 801dace:	bd80      	pop	{r7, pc}
 801dad0:	080221f4 	.word	0x080221f4
 801dad4:	080223ac 	.word	0x080223ac
 801dad8:	0802223c 	.word	0x0802223c

0801dadc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801dadc:	b580      	push	{r7, lr}
 801dade:	b084      	sub	sp, #16
 801dae0:	af00      	add	r7, sp, #0
 801dae2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801dae4:	687b      	ldr	r3, [r7, #4]
 801dae6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801dae8:	68fb      	ldr	r3, [r7, #12]
 801daea:	2b00      	cmp	r3, #0
 801daec:	d106      	bne.n	801dafc <ipfrag_free_pbuf_custom+0x20>
 801daee:	4b11      	ldr	r3, [pc, #68]	@ (801db34 <ipfrag_free_pbuf_custom+0x58>)
 801daf0:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801daf4:	4910      	ldr	r1, [pc, #64]	@ (801db38 <ipfrag_free_pbuf_custom+0x5c>)
 801daf6:	4811      	ldr	r0, [pc, #68]	@ (801db3c <ipfrag_free_pbuf_custom+0x60>)
 801daf8:	f000 fc32 	bl	801e360 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801dafc:	68fa      	ldr	r2, [r7, #12]
 801dafe:	687b      	ldr	r3, [r7, #4]
 801db00:	429a      	cmp	r2, r3
 801db02:	d006      	beq.n	801db12 <ipfrag_free_pbuf_custom+0x36>
 801db04:	4b0b      	ldr	r3, [pc, #44]	@ (801db34 <ipfrag_free_pbuf_custom+0x58>)
 801db06:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801db0a:	490d      	ldr	r1, [pc, #52]	@ (801db40 <ipfrag_free_pbuf_custom+0x64>)
 801db0c:	480b      	ldr	r0, [pc, #44]	@ (801db3c <ipfrag_free_pbuf_custom+0x60>)
 801db0e:	f000 fc27 	bl	801e360 <iprintf>
  if (pcr->original != NULL) {
 801db12:	68fb      	ldr	r3, [r7, #12]
 801db14:	695b      	ldr	r3, [r3, #20]
 801db16:	2b00      	cmp	r3, #0
 801db18:	d004      	beq.n	801db24 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801db1a:	68fb      	ldr	r3, [r7, #12]
 801db1c:	695b      	ldr	r3, [r3, #20]
 801db1e:	4618      	mov	r0, r3
 801db20:	f7f7 fc4e 	bl	80153c0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801db24:	68f8      	ldr	r0, [r7, #12]
 801db26:	f7ff ffbd 	bl	801daa4 <ip_frag_free_pbuf_custom_ref>
}
 801db2a:	bf00      	nop
 801db2c:	3710      	adds	r7, #16
 801db2e:	46bd      	mov	sp, r7
 801db30:	bd80      	pop	{r7, pc}
 801db32:	bf00      	nop
 801db34:	080221f4 	.word	0x080221f4
 801db38:	080223b8 	.word	0x080223b8
 801db3c:	0802223c 	.word	0x0802223c
 801db40:	080223c4 	.word	0x080223c4

0801db44 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801db44:	b580      	push	{r7, lr}
 801db46:	b094      	sub	sp, #80	@ 0x50
 801db48:	af02      	add	r7, sp, #8
 801db4a:	60f8      	str	r0, [r7, #12]
 801db4c:	60b9      	str	r1, [r7, #8]
 801db4e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801db50:	2300      	movs	r3, #0
 801db52:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801db56:	68bb      	ldr	r3, [r7, #8]
 801db58:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801db5a:	3b14      	subs	r3, #20
 801db5c:	2b00      	cmp	r3, #0
 801db5e:	da00      	bge.n	801db62 <ip4_frag+0x1e>
 801db60:	3307      	adds	r3, #7
 801db62:	10db      	asrs	r3, r3, #3
 801db64:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801db66:	2314      	movs	r3, #20
 801db68:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801db6a:	68fb      	ldr	r3, [r7, #12]
 801db6c:	685b      	ldr	r3, [r3, #4]
 801db6e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801db70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801db72:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801db74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db76:	781b      	ldrb	r3, [r3, #0]
 801db78:	f003 030f 	and.w	r3, r3, #15
 801db7c:	b2db      	uxtb	r3, r3
 801db7e:	009b      	lsls	r3, r3, #2
 801db80:	b2db      	uxtb	r3, r3
 801db82:	2b14      	cmp	r3, #20
 801db84:	d002      	beq.n	801db8c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801db86:	f06f 0305 	mvn.w	r3, #5
 801db8a:	e110      	b.n	801ddae <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801db8c:	68fb      	ldr	r3, [r7, #12]
 801db8e:	895b      	ldrh	r3, [r3, #10]
 801db90:	2b13      	cmp	r3, #19
 801db92:	d809      	bhi.n	801dba8 <ip4_frag+0x64>
 801db94:	4b88      	ldr	r3, [pc, #544]	@ (801ddb8 <ip4_frag+0x274>)
 801db96:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801db9a:	4988      	ldr	r1, [pc, #544]	@ (801ddbc <ip4_frag+0x278>)
 801db9c:	4888      	ldr	r0, [pc, #544]	@ (801ddc0 <ip4_frag+0x27c>)
 801db9e:	f000 fbdf 	bl	801e360 <iprintf>
 801dba2:	f06f 0305 	mvn.w	r3, #5
 801dba6:	e102      	b.n	801ddae <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801dba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dbaa:	88db      	ldrh	r3, [r3, #6]
 801dbac:	b29b      	uxth	r3, r3
 801dbae:	4618      	mov	r0, r3
 801dbb0:	f7f6 f814 	bl	8013bdc <lwip_htons>
 801dbb4:	4603      	mov	r3, r0
 801dbb6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801dbb8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dbba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dbbe:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801dbc2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dbc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801dbc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801dbca:	68fb      	ldr	r3, [r7, #12]
 801dbcc:	891b      	ldrh	r3, [r3, #8]
 801dbce:	3b14      	subs	r3, #20
 801dbd0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801dbd4:	e0e1      	b.n	801dd9a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801dbd6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801dbd8:	00db      	lsls	r3, r3, #3
 801dbda:	b29b      	uxth	r3, r3
 801dbdc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801dbe0:	4293      	cmp	r3, r2
 801dbe2:	bf28      	it	cs
 801dbe4:	4613      	movcs	r3, r2
 801dbe6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801dbe8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801dbec:	2114      	movs	r1, #20
 801dbee:	200e      	movs	r0, #14
 801dbf0:	f7f7 f902 	bl	8014df8 <pbuf_alloc>
 801dbf4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801dbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dbf8:	2b00      	cmp	r3, #0
 801dbfa:	f000 80d5 	beq.w	801dda8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801dbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc00:	895b      	ldrh	r3, [r3, #10]
 801dc02:	2b13      	cmp	r3, #19
 801dc04:	d806      	bhi.n	801dc14 <ip4_frag+0xd0>
 801dc06:	4b6c      	ldr	r3, [pc, #432]	@ (801ddb8 <ip4_frag+0x274>)
 801dc08:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801dc0c:	496d      	ldr	r1, [pc, #436]	@ (801ddc4 <ip4_frag+0x280>)
 801dc0e:	486c      	ldr	r0, [pc, #432]	@ (801ddc0 <ip4_frag+0x27c>)
 801dc10:	f000 fba6 	bl	801e360 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801dc14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc16:	685b      	ldr	r3, [r3, #4]
 801dc18:	2214      	movs	r2, #20
 801dc1a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801dc1c:	4618      	mov	r0, r3
 801dc1e:	f000 feca 	bl	801e9b6 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801dc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc24:	685b      	ldr	r3, [r3, #4]
 801dc26:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801dc28:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dc2a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801dc2e:	e064      	b.n	801dcfa <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801dc30:	68fb      	ldr	r3, [r7, #12]
 801dc32:	895a      	ldrh	r2, [r3, #10]
 801dc34:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801dc36:	1ad3      	subs	r3, r2, r3
 801dc38:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801dc3a:	68fb      	ldr	r3, [r7, #12]
 801dc3c:	895b      	ldrh	r3, [r3, #10]
 801dc3e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801dc40:	429a      	cmp	r2, r3
 801dc42:	d906      	bls.n	801dc52 <ip4_frag+0x10e>
 801dc44:	4b5c      	ldr	r3, [pc, #368]	@ (801ddb8 <ip4_frag+0x274>)
 801dc46:	f240 322d 	movw	r2, #813	@ 0x32d
 801dc4a:	495f      	ldr	r1, [pc, #380]	@ (801ddc8 <ip4_frag+0x284>)
 801dc4c:	485c      	ldr	r0, [pc, #368]	@ (801ddc0 <ip4_frag+0x27c>)
 801dc4e:	f000 fb87 	bl	801e360 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801dc52:	8bfa      	ldrh	r2, [r7, #30]
 801dc54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dc58:	4293      	cmp	r3, r2
 801dc5a:	bf28      	it	cs
 801dc5c:	4613      	movcs	r3, r2
 801dc5e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801dc62:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dc66:	2b00      	cmp	r3, #0
 801dc68:	d105      	bne.n	801dc76 <ip4_frag+0x132>
        poff = 0;
 801dc6a:	2300      	movs	r3, #0
 801dc6c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801dc6e:	68fb      	ldr	r3, [r7, #12]
 801dc70:	681b      	ldr	r3, [r3, #0]
 801dc72:	60fb      	str	r3, [r7, #12]
        continue;
 801dc74:	e041      	b.n	801dcfa <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801dc76:	f7ff ff0d 	bl	801da94 <ip_frag_alloc_pbuf_custom_ref>
 801dc7a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801dc7c:	69bb      	ldr	r3, [r7, #24]
 801dc7e:	2b00      	cmp	r3, #0
 801dc80:	d103      	bne.n	801dc8a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801dc82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dc84:	f7f7 fb9c 	bl	80153c0 <pbuf_free>
        goto memerr;
 801dc88:	e08f      	b.n	801ddaa <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801dc8a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801dc8c:	68fb      	ldr	r3, [r7, #12]
 801dc8e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801dc90:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801dc92:	4413      	add	r3, r2
 801dc94:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801dc98:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801dc9c:	9201      	str	r2, [sp, #4]
 801dc9e:	9300      	str	r3, [sp, #0]
 801dca0:	4603      	mov	r3, r0
 801dca2:	2241      	movs	r2, #65	@ 0x41
 801dca4:	2000      	movs	r0, #0
 801dca6:	f7f7 f9d1 	bl	801504c <pbuf_alloced_custom>
 801dcaa:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801dcac:	697b      	ldr	r3, [r7, #20]
 801dcae:	2b00      	cmp	r3, #0
 801dcb0:	d106      	bne.n	801dcc0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801dcb2:	69b8      	ldr	r0, [r7, #24]
 801dcb4:	f7ff fef6 	bl	801daa4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801dcb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dcba:	f7f7 fb81 	bl	80153c0 <pbuf_free>
        goto memerr;
 801dcbe:	e074      	b.n	801ddaa <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801dcc0:	68f8      	ldr	r0, [r7, #12]
 801dcc2:	f7f7 fc23 	bl	801550c <pbuf_ref>
      pcr->original = p;
 801dcc6:	69bb      	ldr	r3, [r7, #24]
 801dcc8:	68fa      	ldr	r2, [r7, #12]
 801dcca:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801dccc:	69bb      	ldr	r3, [r7, #24]
 801dcce:	4a3f      	ldr	r2, [pc, #252]	@ (801ddcc <ip4_frag+0x288>)
 801dcd0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801dcd2:	6979      	ldr	r1, [r7, #20]
 801dcd4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dcd6:	f7f7 fc41 	bl	801555c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801dcda:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801dcde:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dce2:	1ad3      	subs	r3, r2, r3
 801dce4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801dce8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dcec:	2b00      	cmp	r3, #0
 801dcee:	d004      	beq.n	801dcfa <ip4_frag+0x1b6>
        poff = 0;
 801dcf0:	2300      	movs	r3, #0
 801dcf2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801dcf4:	68fb      	ldr	r3, [r7, #12]
 801dcf6:	681b      	ldr	r3, [r3, #0]
 801dcf8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801dcfa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dcfe:	2b00      	cmp	r3, #0
 801dd00:	d196      	bne.n	801dc30 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801dd02:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801dd04:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dd08:	4413      	add	r3, r2
 801dd0a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801dd0c:	68bb      	ldr	r3, [r7, #8]
 801dd0e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801dd10:	f1a3 0213 	sub.w	r2, r3, #19
 801dd14:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dd18:	429a      	cmp	r2, r3
 801dd1a:	bfcc      	ite	gt
 801dd1c:	2301      	movgt	r3, #1
 801dd1e:	2300      	movle	r3, #0
 801dd20:	b2db      	uxtb	r3, r3
 801dd22:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801dd24:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801dd28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dd2c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801dd2e:	6a3b      	ldr	r3, [r7, #32]
 801dd30:	2b00      	cmp	r3, #0
 801dd32:	d002      	beq.n	801dd3a <ip4_frag+0x1f6>
 801dd34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dd36:	2b00      	cmp	r3, #0
 801dd38:	d003      	beq.n	801dd42 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801dd3a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dd3c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801dd40:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801dd42:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dd44:	4618      	mov	r0, r3
 801dd46:	f7f5 ff49 	bl	8013bdc <lwip_htons>
 801dd4a:	4603      	mov	r3, r0
 801dd4c:	461a      	mov	r2, r3
 801dd4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd50:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801dd52:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dd54:	3314      	adds	r3, #20
 801dd56:	b29b      	uxth	r3, r3
 801dd58:	4618      	mov	r0, r3
 801dd5a:	f7f5 ff3f 	bl	8013bdc <lwip_htons>
 801dd5e:	4603      	mov	r3, r0
 801dd60:	461a      	mov	r2, r3
 801dd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd64:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801dd66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd68:	2200      	movs	r2, #0
 801dd6a:	729a      	strb	r2, [r3, #10]
 801dd6c:	2200      	movs	r2, #0
 801dd6e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801dd70:	68bb      	ldr	r3, [r7, #8]
 801dd72:	695b      	ldr	r3, [r3, #20]
 801dd74:	687a      	ldr	r2, [r7, #4]
 801dd76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801dd78:	68b8      	ldr	r0, [r7, #8]
 801dd7a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801dd7c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dd7e:	f7f7 fb1f 	bl	80153c0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801dd82:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801dd86:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dd88:	1ad3      	subs	r3, r2, r3
 801dd8a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801dd8e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801dd92:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801dd94:	4413      	add	r3, r2
 801dd96:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801dd9a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dd9e:	2b00      	cmp	r3, #0
 801dda0:	f47f af19 	bne.w	801dbd6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801dda4:	2300      	movs	r3, #0
 801dda6:	e002      	b.n	801ddae <ip4_frag+0x26a>
      goto memerr;
 801dda8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801ddaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ddae:	4618      	mov	r0, r3
 801ddb0:	3748      	adds	r7, #72	@ 0x48
 801ddb2:	46bd      	mov	sp, r7
 801ddb4:	bd80      	pop	{r7, pc}
 801ddb6:	bf00      	nop
 801ddb8:	080221f4 	.word	0x080221f4
 801ddbc:	080223d0 	.word	0x080223d0
 801ddc0:	0802223c 	.word	0x0802223c
 801ddc4:	080223ec 	.word	0x080223ec
 801ddc8:	0802240c 	.word	0x0802240c
 801ddcc:	0801dadd 	.word	0x0801dadd

0801ddd0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801ddd0:	b580      	push	{r7, lr}
 801ddd2:	b086      	sub	sp, #24
 801ddd4:	af00      	add	r7, sp, #0
 801ddd6:	6078      	str	r0, [r7, #4]
 801ddd8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801ddda:	230e      	movs	r3, #14
 801dddc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801ddde:	687b      	ldr	r3, [r7, #4]
 801dde0:	895b      	ldrh	r3, [r3, #10]
 801dde2:	2b0e      	cmp	r3, #14
 801dde4:	d96e      	bls.n	801dec4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801dde6:	687b      	ldr	r3, [r7, #4]
 801dde8:	7bdb      	ldrb	r3, [r3, #15]
 801ddea:	2b00      	cmp	r3, #0
 801ddec:	d106      	bne.n	801ddfc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801ddee:	683b      	ldr	r3, [r7, #0]
 801ddf0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801ddf4:	3301      	adds	r3, #1
 801ddf6:	b2da      	uxtb	r2, r3
 801ddf8:	687b      	ldr	r3, [r7, #4]
 801ddfa:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801ddfc:	687b      	ldr	r3, [r7, #4]
 801ddfe:	685b      	ldr	r3, [r3, #4]
 801de00:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801de02:	693b      	ldr	r3, [r7, #16]
 801de04:	7b1a      	ldrb	r2, [r3, #12]
 801de06:	7b5b      	ldrb	r3, [r3, #13]
 801de08:	021b      	lsls	r3, r3, #8
 801de0a:	4313      	orrs	r3, r2
 801de0c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801de0e:	693b      	ldr	r3, [r7, #16]
 801de10:	781b      	ldrb	r3, [r3, #0]
 801de12:	f003 0301 	and.w	r3, r3, #1
 801de16:	2b00      	cmp	r3, #0
 801de18:	d023      	beq.n	801de62 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801de1a:	693b      	ldr	r3, [r7, #16]
 801de1c:	781b      	ldrb	r3, [r3, #0]
 801de1e:	2b01      	cmp	r3, #1
 801de20:	d10f      	bne.n	801de42 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801de22:	693b      	ldr	r3, [r7, #16]
 801de24:	785b      	ldrb	r3, [r3, #1]
 801de26:	2b00      	cmp	r3, #0
 801de28:	d11b      	bne.n	801de62 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801de2a:	693b      	ldr	r3, [r7, #16]
 801de2c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801de2e:	2b5e      	cmp	r3, #94	@ 0x5e
 801de30:	d117      	bne.n	801de62 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801de32:	687b      	ldr	r3, [r7, #4]
 801de34:	7b5b      	ldrb	r3, [r3, #13]
 801de36:	f043 0310 	orr.w	r3, r3, #16
 801de3a:	b2da      	uxtb	r2, r3
 801de3c:	687b      	ldr	r3, [r7, #4]
 801de3e:	735a      	strb	r2, [r3, #13]
 801de40:	e00f      	b.n	801de62 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801de42:	693b      	ldr	r3, [r7, #16]
 801de44:	2206      	movs	r2, #6
 801de46:	4928      	ldr	r1, [pc, #160]	@ (801dee8 <ethernet_input+0x118>)
 801de48:	4618      	mov	r0, r3
 801de4a:	f000 fbf3 	bl	801e634 <memcmp>
 801de4e:	4603      	mov	r3, r0
 801de50:	2b00      	cmp	r3, #0
 801de52:	d106      	bne.n	801de62 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801de54:	687b      	ldr	r3, [r7, #4]
 801de56:	7b5b      	ldrb	r3, [r3, #13]
 801de58:	f043 0308 	orr.w	r3, r3, #8
 801de5c:	b2da      	uxtb	r2, r3
 801de5e:	687b      	ldr	r3, [r7, #4]
 801de60:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801de62:	89fb      	ldrh	r3, [r7, #14]
 801de64:	2b08      	cmp	r3, #8
 801de66:	d003      	beq.n	801de70 <ethernet_input+0xa0>
 801de68:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801de6c:	d014      	beq.n	801de98 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801de6e:	e032      	b.n	801ded6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801de70:	683b      	ldr	r3, [r7, #0]
 801de72:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801de76:	f003 0308 	and.w	r3, r3, #8
 801de7a:	2b00      	cmp	r3, #0
 801de7c:	d024      	beq.n	801dec8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801de7e:	8afb      	ldrh	r3, [r7, #22]
 801de80:	4619      	mov	r1, r3
 801de82:	6878      	ldr	r0, [r7, #4]
 801de84:	f7f7 fa16 	bl	80152b4 <pbuf_remove_header>
 801de88:	4603      	mov	r3, r0
 801de8a:	2b00      	cmp	r3, #0
 801de8c:	d11e      	bne.n	801decc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801de8e:	6839      	ldr	r1, [r7, #0]
 801de90:	6878      	ldr	r0, [r7, #4]
 801de92:	f7fe ff21 	bl	801ccd8 <ip4_input>
      break;
 801de96:	e013      	b.n	801dec0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801de98:	683b      	ldr	r3, [r7, #0]
 801de9a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801de9e:	f003 0308 	and.w	r3, r3, #8
 801dea2:	2b00      	cmp	r3, #0
 801dea4:	d014      	beq.n	801ded0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dea6:	8afb      	ldrh	r3, [r7, #22]
 801dea8:	4619      	mov	r1, r3
 801deaa:	6878      	ldr	r0, [r7, #4]
 801deac:	f7f7 fa02 	bl	80152b4 <pbuf_remove_header>
 801deb0:	4603      	mov	r3, r0
 801deb2:	2b00      	cmp	r3, #0
 801deb4:	d10e      	bne.n	801ded4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801deb6:	6839      	ldr	r1, [r7, #0]
 801deb8:	6878      	ldr	r0, [r7, #4]
 801deba:	f7fe f8c1 	bl	801c040 <etharp_input>
      break;
 801debe:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801dec0:	2300      	movs	r3, #0
 801dec2:	e00c      	b.n	801dede <ethernet_input+0x10e>
    goto free_and_return;
 801dec4:	bf00      	nop
 801dec6:	e006      	b.n	801ded6 <ethernet_input+0x106>
        goto free_and_return;
 801dec8:	bf00      	nop
 801deca:	e004      	b.n	801ded6 <ethernet_input+0x106>
        goto free_and_return;
 801decc:	bf00      	nop
 801dece:	e002      	b.n	801ded6 <ethernet_input+0x106>
        goto free_and_return;
 801ded0:	bf00      	nop
 801ded2:	e000      	b.n	801ded6 <ethernet_input+0x106>
        goto free_and_return;
 801ded4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801ded6:	6878      	ldr	r0, [r7, #4]
 801ded8:	f7f7 fa72 	bl	80153c0 <pbuf_free>
  return ERR_OK;
 801dedc:	2300      	movs	r3, #0
}
 801dede:	4618      	mov	r0, r3
 801dee0:	3718      	adds	r7, #24
 801dee2:	46bd      	mov	sp, r7
 801dee4:	bd80      	pop	{r7, pc}
 801dee6:	bf00      	nop
 801dee8:	08022bf4 	.word	0x08022bf4

0801deec <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801deec:	b580      	push	{r7, lr}
 801deee:	b086      	sub	sp, #24
 801def0:	af00      	add	r7, sp, #0
 801def2:	60f8      	str	r0, [r7, #12]
 801def4:	60b9      	str	r1, [r7, #8]
 801def6:	607a      	str	r2, [r7, #4]
 801def8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801defa:	8c3b      	ldrh	r3, [r7, #32]
 801defc:	4618      	mov	r0, r3
 801defe:	f7f5 fe6d 	bl	8013bdc <lwip_htons>
 801df02:	4603      	mov	r3, r0
 801df04:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801df06:	210e      	movs	r1, #14
 801df08:	68b8      	ldr	r0, [r7, #8]
 801df0a:	f7f7 f9c3 	bl	8015294 <pbuf_add_header>
 801df0e:	4603      	mov	r3, r0
 801df10:	2b00      	cmp	r3, #0
 801df12:	d125      	bne.n	801df60 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801df14:	68bb      	ldr	r3, [r7, #8]
 801df16:	685b      	ldr	r3, [r3, #4]
 801df18:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801df1a:	693b      	ldr	r3, [r7, #16]
 801df1c:	8afa      	ldrh	r2, [r7, #22]
 801df1e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801df20:	693b      	ldr	r3, [r7, #16]
 801df22:	2206      	movs	r2, #6
 801df24:	6839      	ldr	r1, [r7, #0]
 801df26:	4618      	mov	r0, r3
 801df28:	f000 fd45 	bl	801e9b6 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801df2c:	693b      	ldr	r3, [r7, #16]
 801df2e:	3306      	adds	r3, #6
 801df30:	2206      	movs	r2, #6
 801df32:	6879      	ldr	r1, [r7, #4]
 801df34:	4618      	mov	r0, r3
 801df36:	f000 fd3e 	bl	801e9b6 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801df3a:	68fb      	ldr	r3, [r7, #12]
 801df3c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801df40:	2b06      	cmp	r3, #6
 801df42:	d006      	beq.n	801df52 <ethernet_output+0x66>
 801df44:	4b0a      	ldr	r3, [pc, #40]	@ (801df70 <ethernet_output+0x84>)
 801df46:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801df4a:	490a      	ldr	r1, [pc, #40]	@ (801df74 <ethernet_output+0x88>)
 801df4c:	480a      	ldr	r0, [pc, #40]	@ (801df78 <ethernet_output+0x8c>)
 801df4e:	f000 fa07 	bl	801e360 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801df52:	68fb      	ldr	r3, [r7, #12]
 801df54:	699b      	ldr	r3, [r3, #24]
 801df56:	68b9      	ldr	r1, [r7, #8]
 801df58:	68f8      	ldr	r0, [r7, #12]
 801df5a:	4798      	blx	r3
 801df5c:	4603      	mov	r3, r0
 801df5e:	e002      	b.n	801df66 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801df60:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801df62:	f06f 0301 	mvn.w	r3, #1
}
 801df66:	4618      	mov	r0, r3
 801df68:	3718      	adds	r7, #24
 801df6a:	46bd      	mov	sp, r7
 801df6c:	bd80      	pop	{r7, pc}
 801df6e:	bf00      	nop
 801df70:	0802241c 	.word	0x0802241c
 801df74:	08022454 	.word	0x08022454
 801df78:	08022488 	.word	0x08022488

0801df7c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801df7c:	b580      	push	{r7, lr}
 801df7e:	b082      	sub	sp, #8
 801df80:	af00      	add	r7, sp, #0
 801df82:	6078      	str	r0, [r7, #4]
 801df84:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801df86:	683b      	ldr	r3, [r7, #0]
 801df88:	2200      	movs	r2, #0
 801df8a:	2104      	movs	r1, #4
 801df8c:	4618      	mov	r0, r3
 801df8e:	f7f1 fc43 	bl	800f818 <osMessageQueueNew>
 801df92:	4602      	mov	r2, r0
 801df94:	687b      	ldr	r3, [r7, #4]
 801df96:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801df98:	687b      	ldr	r3, [r7, #4]
 801df9a:	681b      	ldr	r3, [r3, #0]
 801df9c:	2b00      	cmp	r3, #0
 801df9e:	d102      	bne.n	801dfa6 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801dfa0:	f04f 33ff 	mov.w	r3, #4294967295
 801dfa4:	e000      	b.n	801dfa8 <sys_mbox_new+0x2c>

  return ERR_OK;
 801dfa6:	2300      	movs	r3, #0
}
 801dfa8:	4618      	mov	r0, r3
 801dfaa:	3708      	adds	r7, #8
 801dfac:	46bd      	mov	sp, r7
 801dfae:	bd80      	pop	{r7, pc}

0801dfb0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801dfb0:	b580      	push	{r7, lr}
 801dfb2:	b084      	sub	sp, #16
 801dfb4:	af00      	add	r7, sp, #0
 801dfb6:	6078      	str	r0, [r7, #4]
 801dfb8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801dfba:	687b      	ldr	r3, [r7, #4]
 801dfbc:	6818      	ldr	r0, [r3, #0]
 801dfbe:	4639      	mov	r1, r7
 801dfc0:	2300      	movs	r3, #0
 801dfc2:	2200      	movs	r2, #0
 801dfc4:	f7f1 fc9c 	bl	800f900 <osMessageQueuePut>
 801dfc8:	4603      	mov	r3, r0
 801dfca:	2b00      	cmp	r3, #0
 801dfcc:	d102      	bne.n	801dfd4 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801dfce:	2300      	movs	r3, #0
 801dfd0:	73fb      	strb	r3, [r7, #15]
 801dfd2:	e001      	b.n	801dfd8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801dfd4:	23ff      	movs	r3, #255	@ 0xff
 801dfd6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801dfd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801dfdc:	4618      	mov	r0, r3
 801dfde:	3710      	adds	r7, #16
 801dfe0:	46bd      	mov	sp, r7
 801dfe2:	bd80      	pop	{r7, pc}

0801dfe4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801dfe4:	b580      	push	{r7, lr}
 801dfe6:	b086      	sub	sp, #24
 801dfe8:	af00      	add	r7, sp, #0
 801dfea:	60f8      	str	r0, [r7, #12]
 801dfec:	60b9      	str	r1, [r7, #8]
 801dfee:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801dff0:	f7f0 ff48 	bl	800ee84 <osKernelGetTickCount>
 801dff4:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801dff6:	687b      	ldr	r3, [r7, #4]
 801dff8:	2b00      	cmp	r3, #0
 801dffa:	d013      	beq.n	801e024 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801dffc:	68fb      	ldr	r3, [r7, #12]
 801dffe:	6818      	ldr	r0, [r3, #0]
 801e000:	687b      	ldr	r3, [r7, #4]
 801e002:	2200      	movs	r2, #0
 801e004:	68b9      	ldr	r1, [r7, #8]
 801e006:	f7f1 fcdb 	bl	800f9c0 <osMessageQueueGet>
 801e00a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801e00c:	693b      	ldr	r3, [r7, #16]
 801e00e:	2b00      	cmp	r3, #0
 801e010:	d105      	bne.n	801e01e <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801e012:	f7f0 ff37 	bl	800ee84 <osKernelGetTickCount>
 801e016:	4602      	mov	r2, r0
 801e018:	697b      	ldr	r3, [r7, #20]
 801e01a:	1ad3      	subs	r3, r2, r3
 801e01c:	e00f      	b.n	801e03e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e01e:	f04f 33ff 	mov.w	r3, #4294967295
 801e022:	e00c      	b.n	801e03e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801e024:	68fb      	ldr	r3, [r7, #12]
 801e026:	6818      	ldr	r0, [r3, #0]
 801e028:	f04f 33ff 	mov.w	r3, #4294967295
 801e02c:	2200      	movs	r2, #0
 801e02e:	68b9      	ldr	r1, [r7, #8]
 801e030:	f7f1 fcc6 	bl	800f9c0 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801e034:	f7f0 ff26 	bl	800ee84 <osKernelGetTickCount>
 801e038:	4602      	mov	r2, r0
 801e03a:	697b      	ldr	r3, [r7, #20]
 801e03c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801e03e:	4618      	mov	r0, r3
 801e040:	3718      	adds	r7, #24
 801e042:	46bd      	mov	sp, r7
 801e044:	bd80      	pop	{r7, pc}

0801e046 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801e046:	b480      	push	{r7}
 801e048:	b083      	sub	sp, #12
 801e04a:	af00      	add	r7, sp, #0
 801e04c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801e04e:	687b      	ldr	r3, [r7, #4]
 801e050:	681b      	ldr	r3, [r3, #0]
 801e052:	2b00      	cmp	r3, #0
 801e054:	d101      	bne.n	801e05a <sys_mbox_valid+0x14>
    return 0;
 801e056:	2300      	movs	r3, #0
 801e058:	e000      	b.n	801e05c <sys_mbox_valid+0x16>
  else
    return 1;
 801e05a:	2301      	movs	r3, #1
}
 801e05c:	4618      	mov	r0, r3
 801e05e:	370c      	adds	r7, #12
 801e060:	46bd      	mov	sp, r7
 801e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e066:	4770      	bx	lr

0801e068 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801e068:	b580      	push	{r7, lr}
 801e06a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801e06c:	2000      	movs	r0, #0
 801e06e:	f7f1 f982 	bl	800f376 <osMutexNew>
 801e072:	4603      	mov	r3, r0
 801e074:	4a01      	ldr	r2, [pc, #4]	@ (801e07c <sys_init+0x14>)
 801e076:	6013      	str	r3, [r2, #0]
#endif
}
 801e078:	bf00      	nop
 801e07a:	bd80      	pop	{r7, pc}
 801e07c:	20012c58 	.word	0x20012c58

0801e080 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801e080:	b580      	push	{r7, lr}
 801e082:	b082      	sub	sp, #8
 801e084:	af00      	add	r7, sp, #0
 801e086:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801e088:	2000      	movs	r0, #0
 801e08a:	f7f1 f974 	bl	800f376 <osMutexNew>
 801e08e:	4602      	mov	r2, r0
 801e090:	687b      	ldr	r3, [r7, #4]
 801e092:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801e094:	687b      	ldr	r3, [r7, #4]
 801e096:	681b      	ldr	r3, [r3, #0]
 801e098:	2b00      	cmp	r3, #0
 801e09a:	d102      	bne.n	801e0a2 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801e09c:	f04f 33ff 	mov.w	r3, #4294967295
 801e0a0:	e000      	b.n	801e0a4 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801e0a2:	2300      	movs	r3, #0
}
 801e0a4:	4618      	mov	r0, r3
 801e0a6:	3708      	adds	r7, #8
 801e0a8:	46bd      	mov	sp, r7
 801e0aa:	bd80      	pop	{r7, pc}

0801e0ac <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801e0ac:	b580      	push	{r7, lr}
 801e0ae:	b082      	sub	sp, #8
 801e0b0:	af00      	add	r7, sp, #0
 801e0b2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801e0b4:	687b      	ldr	r3, [r7, #4]
 801e0b6:	681b      	ldr	r3, [r3, #0]
 801e0b8:	f04f 31ff 	mov.w	r1, #4294967295
 801e0bc:	4618      	mov	r0, r3
 801e0be:	f7f1 f9e0 	bl	800f482 <osMutexAcquire>
#endif
}
 801e0c2:	bf00      	nop
 801e0c4:	3708      	adds	r7, #8
 801e0c6:	46bd      	mov	sp, r7
 801e0c8:	bd80      	pop	{r7, pc}

0801e0ca <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801e0ca:	b580      	push	{r7, lr}
 801e0cc:	b082      	sub	sp, #8
 801e0ce:	af00      	add	r7, sp, #0
 801e0d0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801e0d2:	687b      	ldr	r3, [r7, #4]
 801e0d4:	681b      	ldr	r3, [r3, #0]
 801e0d6:	4618      	mov	r0, r3
 801e0d8:	f7f1 fa1e 	bl	800f518 <osMutexRelease>
}
 801e0dc:	bf00      	nop
 801e0de:	3708      	adds	r7, #8
 801e0e0:	46bd      	mov	sp, r7
 801e0e2:	bd80      	pop	{r7, pc}

0801e0e4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801e0e4:	b580      	push	{r7, lr}
 801e0e6:	b08e      	sub	sp, #56	@ 0x38
 801e0e8:	af00      	add	r7, sp, #0
 801e0ea:	60f8      	str	r0, [r7, #12]
 801e0ec:	60b9      	str	r1, [r7, #8]
 801e0ee:	607a      	str	r2, [r7, #4]
 801e0f0:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801e0f2:	f107 0314 	add.w	r3, r7, #20
 801e0f6:	2224      	movs	r2, #36	@ 0x24
 801e0f8:	2100      	movs	r1, #0
 801e0fa:	4618      	mov	r0, r3
 801e0fc:	f000 fac4 	bl	801e688 <memset>
 801e100:	68fb      	ldr	r3, [r7, #12]
 801e102:	617b      	str	r3, [r7, #20]
 801e104:	683b      	ldr	r3, [r7, #0]
 801e106:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e108:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801e10a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801e10c:	f107 0314 	add.w	r3, r7, #20
 801e110:	461a      	mov	r2, r3
 801e112:	6879      	ldr	r1, [r7, #4]
 801e114:	68b8      	ldr	r0, [r7, #8]
 801e116:	f7f0 feca 	bl	800eeae <osThreadNew>
 801e11a:	4603      	mov	r3, r0
#endif
}
 801e11c:	4618      	mov	r0, r3
 801e11e:	3738      	adds	r7, #56	@ 0x38
 801e120:	46bd      	mov	sp, r7
 801e122:	bd80      	pop	{r7, pc}

0801e124 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801e124:	b580      	push	{r7, lr}
 801e126:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801e128:	4b04      	ldr	r3, [pc, #16]	@ (801e13c <sys_arch_protect+0x18>)
 801e12a:	681b      	ldr	r3, [r3, #0]
 801e12c:	f04f 31ff 	mov.w	r1, #4294967295
 801e130:	4618      	mov	r0, r3
 801e132:	f7f1 f9a6 	bl	800f482 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801e136:	2301      	movs	r3, #1
}
 801e138:	4618      	mov	r0, r3
 801e13a:	bd80      	pop	{r7, pc}
 801e13c:	20012c58 	.word	0x20012c58

0801e140 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801e140:	b580      	push	{r7, lr}
 801e142:	b082      	sub	sp, #8
 801e144:	af00      	add	r7, sp, #0
 801e146:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801e148:	4b04      	ldr	r3, [pc, #16]	@ (801e15c <sys_arch_unprotect+0x1c>)
 801e14a:	681b      	ldr	r3, [r3, #0]
 801e14c:	4618      	mov	r0, r3
 801e14e:	f7f1 f9e3 	bl	800f518 <osMutexRelease>
}
 801e152:	bf00      	nop
 801e154:	3708      	adds	r7, #8
 801e156:	46bd      	mov	sp, r7
 801e158:	bd80      	pop	{r7, pc}
 801e15a:	bf00      	nop
 801e15c:	20012c58 	.word	0x20012c58

0801e160 <rand>:
 801e160:	4b16      	ldr	r3, [pc, #88]	@ (801e1bc <rand+0x5c>)
 801e162:	b510      	push	{r4, lr}
 801e164:	681c      	ldr	r4, [r3, #0]
 801e166:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e168:	b9b3      	cbnz	r3, 801e198 <rand+0x38>
 801e16a:	2018      	movs	r0, #24
 801e16c:	f000 fc9a 	bl	801eaa4 <malloc>
 801e170:	4602      	mov	r2, r0
 801e172:	6320      	str	r0, [r4, #48]	@ 0x30
 801e174:	b920      	cbnz	r0, 801e180 <rand+0x20>
 801e176:	4b12      	ldr	r3, [pc, #72]	@ (801e1c0 <rand+0x60>)
 801e178:	4812      	ldr	r0, [pc, #72]	@ (801e1c4 <rand+0x64>)
 801e17a:	2152      	movs	r1, #82	@ 0x52
 801e17c:	f000 fc2a 	bl	801e9d4 <__assert_func>
 801e180:	4911      	ldr	r1, [pc, #68]	@ (801e1c8 <rand+0x68>)
 801e182:	4b12      	ldr	r3, [pc, #72]	@ (801e1cc <rand+0x6c>)
 801e184:	e9c0 1300 	strd	r1, r3, [r0]
 801e188:	4b11      	ldr	r3, [pc, #68]	@ (801e1d0 <rand+0x70>)
 801e18a:	6083      	str	r3, [r0, #8]
 801e18c:	230b      	movs	r3, #11
 801e18e:	8183      	strh	r3, [r0, #12]
 801e190:	2100      	movs	r1, #0
 801e192:	2001      	movs	r0, #1
 801e194:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e198:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e19a:	480e      	ldr	r0, [pc, #56]	@ (801e1d4 <rand+0x74>)
 801e19c:	690b      	ldr	r3, [r1, #16]
 801e19e:	694c      	ldr	r4, [r1, #20]
 801e1a0:	4a0d      	ldr	r2, [pc, #52]	@ (801e1d8 <rand+0x78>)
 801e1a2:	4358      	muls	r0, r3
 801e1a4:	fb02 0004 	mla	r0, r2, r4, r0
 801e1a8:	fba3 3202 	umull	r3, r2, r3, r2
 801e1ac:	3301      	adds	r3, #1
 801e1ae:	eb40 0002 	adc.w	r0, r0, r2
 801e1b2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e1b6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e1ba:	bd10      	pop	{r4, pc}
 801e1bc:	20000044 	.word	0x20000044
 801e1c0:	08022c02 	.word	0x08022c02
 801e1c4:	08022c19 	.word	0x08022c19
 801e1c8:	abcd330e 	.word	0xabcd330e
 801e1cc:	e66d1234 	.word	0xe66d1234
 801e1d0:	0005deec 	.word	0x0005deec
 801e1d4:	5851f42d 	.word	0x5851f42d
 801e1d8:	4c957f2d 	.word	0x4c957f2d

0801e1dc <std>:
 801e1dc:	2300      	movs	r3, #0
 801e1de:	b510      	push	{r4, lr}
 801e1e0:	4604      	mov	r4, r0
 801e1e2:	e9c0 3300 	strd	r3, r3, [r0]
 801e1e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e1ea:	6083      	str	r3, [r0, #8]
 801e1ec:	8181      	strh	r1, [r0, #12]
 801e1ee:	6643      	str	r3, [r0, #100]	@ 0x64
 801e1f0:	81c2      	strh	r2, [r0, #14]
 801e1f2:	6183      	str	r3, [r0, #24]
 801e1f4:	4619      	mov	r1, r3
 801e1f6:	2208      	movs	r2, #8
 801e1f8:	305c      	adds	r0, #92	@ 0x5c
 801e1fa:	f000 fa45 	bl	801e688 <memset>
 801e1fe:	4b0d      	ldr	r3, [pc, #52]	@ (801e234 <std+0x58>)
 801e200:	6263      	str	r3, [r4, #36]	@ 0x24
 801e202:	4b0d      	ldr	r3, [pc, #52]	@ (801e238 <std+0x5c>)
 801e204:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e206:	4b0d      	ldr	r3, [pc, #52]	@ (801e23c <std+0x60>)
 801e208:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e20a:	4b0d      	ldr	r3, [pc, #52]	@ (801e240 <std+0x64>)
 801e20c:	6323      	str	r3, [r4, #48]	@ 0x30
 801e20e:	4b0d      	ldr	r3, [pc, #52]	@ (801e244 <std+0x68>)
 801e210:	6224      	str	r4, [r4, #32]
 801e212:	429c      	cmp	r4, r3
 801e214:	d006      	beq.n	801e224 <std+0x48>
 801e216:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e21a:	4294      	cmp	r4, r2
 801e21c:	d002      	beq.n	801e224 <std+0x48>
 801e21e:	33d0      	adds	r3, #208	@ 0xd0
 801e220:	429c      	cmp	r4, r3
 801e222:	d105      	bne.n	801e230 <std+0x54>
 801e224:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e22c:	f000 bbc0 	b.w	801e9b0 <__retarget_lock_init_recursive>
 801e230:	bd10      	pop	{r4, pc}
 801e232:	bf00      	nop
 801e234:	0801e485 	.word	0x0801e485
 801e238:	0801e4a7 	.word	0x0801e4a7
 801e23c:	0801e4df 	.word	0x0801e4df
 801e240:	0801e503 	.word	0x0801e503
 801e244:	20012c5c 	.word	0x20012c5c

0801e248 <stdio_exit_handler>:
 801e248:	4a02      	ldr	r2, [pc, #8]	@ (801e254 <stdio_exit_handler+0xc>)
 801e24a:	4903      	ldr	r1, [pc, #12]	@ (801e258 <stdio_exit_handler+0x10>)
 801e24c:	4803      	ldr	r0, [pc, #12]	@ (801e25c <stdio_exit_handler+0x14>)
 801e24e:	f000 b869 	b.w	801e324 <_fwalk_sglue>
 801e252:	bf00      	nop
 801e254:	20000038 	.word	0x20000038
 801e258:	0801f565 	.word	0x0801f565
 801e25c:	20000048 	.word	0x20000048

0801e260 <cleanup_stdio>:
 801e260:	6841      	ldr	r1, [r0, #4]
 801e262:	4b0c      	ldr	r3, [pc, #48]	@ (801e294 <cleanup_stdio+0x34>)
 801e264:	4299      	cmp	r1, r3
 801e266:	b510      	push	{r4, lr}
 801e268:	4604      	mov	r4, r0
 801e26a:	d001      	beq.n	801e270 <cleanup_stdio+0x10>
 801e26c:	f001 f97a 	bl	801f564 <_fflush_r>
 801e270:	68a1      	ldr	r1, [r4, #8]
 801e272:	4b09      	ldr	r3, [pc, #36]	@ (801e298 <cleanup_stdio+0x38>)
 801e274:	4299      	cmp	r1, r3
 801e276:	d002      	beq.n	801e27e <cleanup_stdio+0x1e>
 801e278:	4620      	mov	r0, r4
 801e27a:	f001 f973 	bl	801f564 <_fflush_r>
 801e27e:	68e1      	ldr	r1, [r4, #12]
 801e280:	4b06      	ldr	r3, [pc, #24]	@ (801e29c <cleanup_stdio+0x3c>)
 801e282:	4299      	cmp	r1, r3
 801e284:	d004      	beq.n	801e290 <cleanup_stdio+0x30>
 801e286:	4620      	mov	r0, r4
 801e288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e28c:	f001 b96a 	b.w	801f564 <_fflush_r>
 801e290:	bd10      	pop	{r4, pc}
 801e292:	bf00      	nop
 801e294:	20012c5c 	.word	0x20012c5c
 801e298:	20012cc4 	.word	0x20012cc4
 801e29c:	20012d2c 	.word	0x20012d2c

0801e2a0 <global_stdio_init.part.0>:
 801e2a0:	b510      	push	{r4, lr}
 801e2a2:	4b0b      	ldr	r3, [pc, #44]	@ (801e2d0 <global_stdio_init.part.0+0x30>)
 801e2a4:	4c0b      	ldr	r4, [pc, #44]	@ (801e2d4 <global_stdio_init.part.0+0x34>)
 801e2a6:	4a0c      	ldr	r2, [pc, #48]	@ (801e2d8 <global_stdio_init.part.0+0x38>)
 801e2a8:	601a      	str	r2, [r3, #0]
 801e2aa:	4620      	mov	r0, r4
 801e2ac:	2200      	movs	r2, #0
 801e2ae:	2104      	movs	r1, #4
 801e2b0:	f7ff ff94 	bl	801e1dc <std>
 801e2b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e2b8:	2201      	movs	r2, #1
 801e2ba:	2109      	movs	r1, #9
 801e2bc:	f7ff ff8e 	bl	801e1dc <std>
 801e2c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e2c4:	2202      	movs	r2, #2
 801e2c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e2ca:	2112      	movs	r1, #18
 801e2cc:	f7ff bf86 	b.w	801e1dc <std>
 801e2d0:	20012d94 	.word	0x20012d94
 801e2d4:	20012c5c 	.word	0x20012c5c
 801e2d8:	0801e249 	.word	0x0801e249

0801e2dc <__sfp_lock_acquire>:
 801e2dc:	4801      	ldr	r0, [pc, #4]	@ (801e2e4 <__sfp_lock_acquire+0x8>)
 801e2de:	f000 bb68 	b.w	801e9b2 <__retarget_lock_acquire_recursive>
 801e2e2:	bf00      	nop
 801e2e4:	20012d9d 	.word	0x20012d9d

0801e2e8 <__sfp_lock_release>:
 801e2e8:	4801      	ldr	r0, [pc, #4]	@ (801e2f0 <__sfp_lock_release+0x8>)
 801e2ea:	f000 bb63 	b.w	801e9b4 <__retarget_lock_release_recursive>
 801e2ee:	bf00      	nop
 801e2f0:	20012d9d 	.word	0x20012d9d

0801e2f4 <__sinit>:
 801e2f4:	b510      	push	{r4, lr}
 801e2f6:	4604      	mov	r4, r0
 801e2f8:	f7ff fff0 	bl	801e2dc <__sfp_lock_acquire>
 801e2fc:	6a23      	ldr	r3, [r4, #32]
 801e2fe:	b11b      	cbz	r3, 801e308 <__sinit+0x14>
 801e300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e304:	f7ff bff0 	b.w	801e2e8 <__sfp_lock_release>
 801e308:	4b04      	ldr	r3, [pc, #16]	@ (801e31c <__sinit+0x28>)
 801e30a:	6223      	str	r3, [r4, #32]
 801e30c:	4b04      	ldr	r3, [pc, #16]	@ (801e320 <__sinit+0x2c>)
 801e30e:	681b      	ldr	r3, [r3, #0]
 801e310:	2b00      	cmp	r3, #0
 801e312:	d1f5      	bne.n	801e300 <__sinit+0xc>
 801e314:	f7ff ffc4 	bl	801e2a0 <global_stdio_init.part.0>
 801e318:	e7f2      	b.n	801e300 <__sinit+0xc>
 801e31a:	bf00      	nop
 801e31c:	0801e261 	.word	0x0801e261
 801e320:	20012d94 	.word	0x20012d94

0801e324 <_fwalk_sglue>:
 801e324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e328:	4607      	mov	r7, r0
 801e32a:	4688      	mov	r8, r1
 801e32c:	4614      	mov	r4, r2
 801e32e:	2600      	movs	r6, #0
 801e330:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e334:	f1b9 0901 	subs.w	r9, r9, #1
 801e338:	d505      	bpl.n	801e346 <_fwalk_sglue+0x22>
 801e33a:	6824      	ldr	r4, [r4, #0]
 801e33c:	2c00      	cmp	r4, #0
 801e33e:	d1f7      	bne.n	801e330 <_fwalk_sglue+0xc>
 801e340:	4630      	mov	r0, r6
 801e342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e346:	89ab      	ldrh	r3, [r5, #12]
 801e348:	2b01      	cmp	r3, #1
 801e34a:	d907      	bls.n	801e35c <_fwalk_sglue+0x38>
 801e34c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e350:	3301      	adds	r3, #1
 801e352:	d003      	beq.n	801e35c <_fwalk_sglue+0x38>
 801e354:	4629      	mov	r1, r5
 801e356:	4638      	mov	r0, r7
 801e358:	47c0      	blx	r8
 801e35a:	4306      	orrs	r6, r0
 801e35c:	3568      	adds	r5, #104	@ 0x68
 801e35e:	e7e9      	b.n	801e334 <_fwalk_sglue+0x10>

0801e360 <iprintf>:
 801e360:	b40f      	push	{r0, r1, r2, r3}
 801e362:	b507      	push	{r0, r1, r2, lr}
 801e364:	4906      	ldr	r1, [pc, #24]	@ (801e380 <iprintf+0x20>)
 801e366:	ab04      	add	r3, sp, #16
 801e368:	6808      	ldr	r0, [r1, #0]
 801e36a:	f853 2b04 	ldr.w	r2, [r3], #4
 801e36e:	6881      	ldr	r1, [r0, #8]
 801e370:	9301      	str	r3, [sp, #4]
 801e372:	f000 fdcf 	bl	801ef14 <_vfiprintf_r>
 801e376:	b003      	add	sp, #12
 801e378:	f85d eb04 	ldr.w	lr, [sp], #4
 801e37c:	b004      	add	sp, #16
 801e37e:	4770      	bx	lr
 801e380:	20000044 	.word	0x20000044

0801e384 <_puts_r>:
 801e384:	6a03      	ldr	r3, [r0, #32]
 801e386:	b570      	push	{r4, r5, r6, lr}
 801e388:	6884      	ldr	r4, [r0, #8]
 801e38a:	4605      	mov	r5, r0
 801e38c:	460e      	mov	r6, r1
 801e38e:	b90b      	cbnz	r3, 801e394 <_puts_r+0x10>
 801e390:	f7ff ffb0 	bl	801e2f4 <__sinit>
 801e394:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e396:	07db      	lsls	r3, r3, #31
 801e398:	d405      	bmi.n	801e3a6 <_puts_r+0x22>
 801e39a:	89a3      	ldrh	r3, [r4, #12]
 801e39c:	0598      	lsls	r0, r3, #22
 801e39e:	d402      	bmi.n	801e3a6 <_puts_r+0x22>
 801e3a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e3a2:	f000 fb06 	bl	801e9b2 <__retarget_lock_acquire_recursive>
 801e3a6:	89a3      	ldrh	r3, [r4, #12]
 801e3a8:	0719      	lsls	r1, r3, #28
 801e3aa:	d502      	bpl.n	801e3b2 <_puts_r+0x2e>
 801e3ac:	6923      	ldr	r3, [r4, #16]
 801e3ae:	2b00      	cmp	r3, #0
 801e3b0:	d135      	bne.n	801e41e <_puts_r+0x9a>
 801e3b2:	4621      	mov	r1, r4
 801e3b4:	4628      	mov	r0, r5
 801e3b6:	f000 f8e7 	bl	801e588 <__swsetup_r>
 801e3ba:	b380      	cbz	r0, 801e41e <_puts_r+0x9a>
 801e3bc:	f04f 35ff 	mov.w	r5, #4294967295
 801e3c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e3c2:	07da      	lsls	r2, r3, #31
 801e3c4:	d405      	bmi.n	801e3d2 <_puts_r+0x4e>
 801e3c6:	89a3      	ldrh	r3, [r4, #12]
 801e3c8:	059b      	lsls	r3, r3, #22
 801e3ca:	d402      	bmi.n	801e3d2 <_puts_r+0x4e>
 801e3cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e3ce:	f000 faf1 	bl	801e9b4 <__retarget_lock_release_recursive>
 801e3d2:	4628      	mov	r0, r5
 801e3d4:	bd70      	pop	{r4, r5, r6, pc}
 801e3d6:	2b00      	cmp	r3, #0
 801e3d8:	da04      	bge.n	801e3e4 <_puts_r+0x60>
 801e3da:	69a2      	ldr	r2, [r4, #24]
 801e3dc:	429a      	cmp	r2, r3
 801e3de:	dc17      	bgt.n	801e410 <_puts_r+0x8c>
 801e3e0:	290a      	cmp	r1, #10
 801e3e2:	d015      	beq.n	801e410 <_puts_r+0x8c>
 801e3e4:	6823      	ldr	r3, [r4, #0]
 801e3e6:	1c5a      	adds	r2, r3, #1
 801e3e8:	6022      	str	r2, [r4, #0]
 801e3ea:	7019      	strb	r1, [r3, #0]
 801e3ec:	68a3      	ldr	r3, [r4, #8]
 801e3ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801e3f2:	3b01      	subs	r3, #1
 801e3f4:	60a3      	str	r3, [r4, #8]
 801e3f6:	2900      	cmp	r1, #0
 801e3f8:	d1ed      	bne.n	801e3d6 <_puts_r+0x52>
 801e3fa:	2b00      	cmp	r3, #0
 801e3fc:	da11      	bge.n	801e422 <_puts_r+0x9e>
 801e3fe:	4622      	mov	r2, r4
 801e400:	210a      	movs	r1, #10
 801e402:	4628      	mov	r0, r5
 801e404:	f000 f881 	bl	801e50a <__swbuf_r>
 801e408:	3001      	adds	r0, #1
 801e40a:	d0d7      	beq.n	801e3bc <_puts_r+0x38>
 801e40c:	250a      	movs	r5, #10
 801e40e:	e7d7      	b.n	801e3c0 <_puts_r+0x3c>
 801e410:	4622      	mov	r2, r4
 801e412:	4628      	mov	r0, r5
 801e414:	f000 f879 	bl	801e50a <__swbuf_r>
 801e418:	3001      	adds	r0, #1
 801e41a:	d1e7      	bne.n	801e3ec <_puts_r+0x68>
 801e41c:	e7ce      	b.n	801e3bc <_puts_r+0x38>
 801e41e:	3e01      	subs	r6, #1
 801e420:	e7e4      	b.n	801e3ec <_puts_r+0x68>
 801e422:	6823      	ldr	r3, [r4, #0]
 801e424:	1c5a      	adds	r2, r3, #1
 801e426:	6022      	str	r2, [r4, #0]
 801e428:	220a      	movs	r2, #10
 801e42a:	701a      	strb	r2, [r3, #0]
 801e42c:	e7ee      	b.n	801e40c <_puts_r+0x88>
	...

0801e430 <puts>:
 801e430:	4b02      	ldr	r3, [pc, #8]	@ (801e43c <puts+0xc>)
 801e432:	4601      	mov	r1, r0
 801e434:	6818      	ldr	r0, [r3, #0]
 801e436:	f7ff bfa5 	b.w	801e384 <_puts_r>
 801e43a:	bf00      	nop
 801e43c:	20000044 	.word	0x20000044

0801e440 <siprintf>:
 801e440:	b40e      	push	{r1, r2, r3}
 801e442:	b510      	push	{r4, lr}
 801e444:	b09d      	sub	sp, #116	@ 0x74
 801e446:	ab1f      	add	r3, sp, #124	@ 0x7c
 801e448:	9002      	str	r0, [sp, #8]
 801e44a:	9006      	str	r0, [sp, #24]
 801e44c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e450:	480a      	ldr	r0, [pc, #40]	@ (801e47c <siprintf+0x3c>)
 801e452:	9107      	str	r1, [sp, #28]
 801e454:	9104      	str	r1, [sp, #16]
 801e456:	490a      	ldr	r1, [pc, #40]	@ (801e480 <siprintf+0x40>)
 801e458:	f853 2b04 	ldr.w	r2, [r3], #4
 801e45c:	9105      	str	r1, [sp, #20]
 801e45e:	2400      	movs	r4, #0
 801e460:	a902      	add	r1, sp, #8
 801e462:	6800      	ldr	r0, [r0, #0]
 801e464:	9301      	str	r3, [sp, #4]
 801e466:	941b      	str	r4, [sp, #108]	@ 0x6c
 801e468:	f000 fc2e 	bl	801ecc8 <_svfiprintf_r>
 801e46c:	9b02      	ldr	r3, [sp, #8]
 801e46e:	701c      	strb	r4, [r3, #0]
 801e470:	b01d      	add	sp, #116	@ 0x74
 801e472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e476:	b003      	add	sp, #12
 801e478:	4770      	bx	lr
 801e47a:	bf00      	nop
 801e47c:	20000044 	.word	0x20000044
 801e480:	ffff0208 	.word	0xffff0208

0801e484 <__sread>:
 801e484:	b510      	push	{r4, lr}
 801e486:	460c      	mov	r4, r1
 801e488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e48c:	f000 fa48 	bl	801e920 <_read_r>
 801e490:	2800      	cmp	r0, #0
 801e492:	bfab      	itete	ge
 801e494:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e496:	89a3      	ldrhlt	r3, [r4, #12]
 801e498:	181b      	addge	r3, r3, r0
 801e49a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e49e:	bfac      	ite	ge
 801e4a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e4a2:	81a3      	strhlt	r3, [r4, #12]
 801e4a4:	bd10      	pop	{r4, pc}

0801e4a6 <__swrite>:
 801e4a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e4aa:	461f      	mov	r7, r3
 801e4ac:	898b      	ldrh	r3, [r1, #12]
 801e4ae:	05db      	lsls	r3, r3, #23
 801e4b0:	4605      	mov	r5, r0
 801e4b2:	460c      	mov	r4, r1
 801e4b4:	4616      	mov	r6, r2
 801e4b6:	d505      	bpl.n	801e4c4 <__swrite+0x1e>
 801e4b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e4bc:	2302      	movs	r3, #2
 801e4be:	2200      	movs	r2, #0
 801e4c0:	f000 fa1c 	bl	801e8fc <_lseek_r>
 801e4c4:	89a3      	ldrh	r3, [r4, #12]
 801e4c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e4ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e4ce:	81a3      	strh	r3, [r4, #12]
 801e4d0:	4632      	mov	r2, r6
 801e4d2:	463b      	mov	r3, r7
 801e4d4:	4628      	mov	r0, r5
 801e4d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e4da:	f000 ba33 	b.w	801e944 <_write_r>

0801e4de <__sseek>:
 801e4de:	b510      	push	{r4, lr}
 801e4e0:	460c      	mov	r4, r1
 801e4e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e4e6:	f000 fa09 	bl	801e8fc <_lseek_r>
 801e4ea:	1c43      	adds	r3, r0, #1
 801e4ec:	89a3      	ldrh	r3, [r4, #12]
 801e4ee:	bf15      	itete	ne
 801e4f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e4f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e4f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e4fa:	81a3      	strheq	r3, [r4, #12]
 801e4fc:	bf18      	it	ne
 801e4fe:	81a3      	strhne	r3, [r4, #12]
 801e500:	bd10      	pop	{r4, pc}

0801e502 <__sclose>:
 801e502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e506:	f000 b98b 	b.w	801e820 <_close_r>

0801e50a <__swbuf_r>:
 801e50a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e50c:	460e      	mov	r6, r1
 801e50e:	4614      	mov	r4, r2
 801e510:	4605      	mov	r5, r0
 801e512:	b118      	cbz	r0, 801e51c <__swbuf_r+0x12>
 801e514:	6a03      	ldr	r3, [r0, #32]
 801e516:	b90b      	cbnz	r3, 801e51c <__swbuf_r+0x12>
 801e518:	f7ff feec 	bl	801e2f4 <__sinit>
 801e51c:	69a3      	ldr	r3, [r4, #24]
 801e51e:	60a3      	str	r3, [r4, #8]
 801e520:	89a3      	ldrh	r3, [r4, #12]
 801e522:	071a      	lsls	r2, r3, #28
 801e524:	d501      	bpl.n	801e52a <__swbuf_r+0x20>
 801e526:	6923      	ldr	r3, [r4, #16]
 801e528:	b943      	cbnz	r3, 801e53c <__swbuf_r+0x32>
 801e52a:	4621      	mov	r1, r4
 801e52c:	4628      	mov	r0, r5
 801e52e:	f000 f82b 	bl	801e588 <__swsetup_r>
 801e532:	b118      	cbz	r0, 801e53c <__swbuf_r+0x32>
 801e534:	f04f 37ff 	mov.w	r7, #4294967295
 801e538:	4638      	mov	r0, r7
 801e53a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e53c:	6823      	ldr	r3, [r4, #0]
 801e53e:	6922      	ldr	r2, [r4, #16]
 801e540:	1a98      	subs	r0, r3, r2
 801e542:	6963      	ldr	r3, [r4, #20]
 801e544:	b2f6      	uxtb	r6, r6
 801e546:	4283      	cmp	r3, r0
 801e548:	4637      	mov	r7, r6
 801e54a:	dc05      	bgt.n	801e558 <__swbuf_r+0x4e>
 801e54c:	4621      	mov	r1, r4
 801e54e:	4628      	mov	r0, r5
 801e550:	f001 f808 	bl	801f564 <_fflush_r>
 801e554:	2800      	cmp	r0, #0
 801e556:	d1ed      	bne.n	801e534 <__swbuf_r+0x2a>
 801e558:	68a3      	ldr	r3, [r4, #8]
 801e55a:	3b01      	subs	r3, #1
 801e55c:	60a3      	str	r3, [r4, #8]
 801e55e:	6823      	ldr	r3, [r4, #0]
 801e560:	1c5a      	adds	r2, r3, #1
 801e562:	6022      	str	r2, [r4, #0]
 801e564:	701e      	strb	r6, [r3, #0]
 801e566:	6962      	ldr	r2, [r4, #20]
 801e568:	1c43      	adds	r3, r0, #1
 801e56a:	429a      	cmp	r2, r3
 801e56c:	d004      	beq.n	801e578 <__swbuf_r+0x6e>
 801e56e:	89a3      	ldrh	r3, [r4, #12]
 801e570:	07db      	lsls	r3, r3, #31
 801e572:	d5e1      	bpl.n	801e538 <__swbuf_r+0x2e>
 801e574:	2e0a      	cmp	r6, #10
 801e576:	d1df      	bne.n	801e538 <__swbuf_r+0x2e>
 801e578:	4621      	mov	r1, r4
 801e57a:	4628      	mov	r0, r5
 801e57c:	f000 fff2 	bl	801f564 <_fflush_r>
 801e580:	2800      	cmp	r0, #0
 801e582:	d0d9      	beq.n	801e538 <__swbuf_r+0x2e>
 801e584:	e7d6      	b.n	801e534 <__swbuf_r+0x2a>
	...

0801e588 <__swsetup_r>:
 801e588:	b538      	push	{r3, r4, r5, lr}
 801e58a:	4b29      	ldr	r3, [pc, #164]	@ (801e630 <__swsetup_r+0xa8>)
 801e58c:	4605      	mov	r5, r0
 801e58e:	6818      	ldr	r0, [r3, #0]
 801e590:	460c      	mov	r4, r1
 801e592:	b118      	cbz	r0, 801e59c <__swsetup_r+0x14>
 801e594:	6a03      	ldr	r3, [r0, #32]
 801e596:	b90b      	cbnz	r3, 801e59c <__swsetup_r+0x14>
 801e598:	f7ff feac 	bl	801e2f4 <__sinit>
 801e59c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e5a0:	0719      	lsls	r1, r3, #28
 801e5a2:	d422      	bmi.n	801e5ea <__swsetup_r+0x62>
 801e5a4:	06da      	lsls	r2, r3, #27
 801e5a6:	d407      	bmi.n	801e5b8 <__swsetup_r+0x30>
 801e5a8:	2209      	movs	r2, #9
 801e5aa:	602a      	str	r2, [r5, #0]
 801e5ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e5b0:	81a3      	strh	r3, [r4, #12]
 801e5b2:	f04f 30ff 	mov.w	r0, #4294967295
 801e5b6:	e033      	b.n	801e620 <__swsetup_r+0x98>
 801e5b8:	0758      	lsls	r0, r3, #29
 801e5ba:	d512      	bpl.n	801e5e2 <__swsetup_r+0x5a>
 801e5bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e5be:	b141      	cbz	r1, 801e5d2 <__swsetup_r+0x4a>
 801e5c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e5c4:	4299      	cmp	r1, r3
 801e5c6:	d002      	beq.n	801e5ce <__swsetup_r+0x46>
 801e5c8:	4628      	mov	r0, r5
 801e5ca:	f000 fa21 	bl	801ea10 <_free_r>
 801e5ce:	2300      	movs	r3, #0
 801e5d0:	6363      	str	r3, [r4, #52]	@ 0x34
 801e5d2:	89a3      	ldrh	r3, [r4, #12]
 801e5d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e5d8:	81a3      	strh	r3, [r4, #12]
 801e5da:	2300      	movs	r3, #0
 801e5dc:	6063      	str	r3, [r4, #4]
 801e5de:	6923      	ldr	r3, [r4, #16]
 801e5e0:	6023      	str	r3, [r4, #0]
 801e5e2:	89a3      	ldrh	r3, [r4, #12]
 801e5e4:	f043 0308 	orr.w	r3, r3, #8
 801e5e8:	81a3      	strh	r3, [r4, #12]
 801e5ea:	6923      	ldr	r3, [r4, #16]
 801e5ec:	b94b      	cbnz	r3, 801e602 <__swsetup_r+0x7a>
 801e5ee:	89a3      	ldrh	r3, [r4, #12]
 801e5f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e5f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e5f8:	d003      	beq.n	801e602 <__swsetup_r+0x7a>
 801e5fa:	4621      	mov	r1, r4
 801e5fc:	4628      	mov	r0, r5
 801e5fe:	f001 f811 	bl	801f624 <__smakebuf_r>
 801e602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e606:	f013 0201 	ands.w	r2, r3, #1
 801e60a:	d00a      	beq.n	801e622 <__swsetup_r+0x9a>
 801e60c:	2200      	movs	r2, #0
 801e60e:	60a2      	str	r2, [r4, #8]
 801e610:	6962      	ldr	r2, [r4, #20]
 801e612:	4252      	negs	r2, r2
 801e614:	61a2      	str	r2, [r4, #24]
 801e616:	6922      	ldr	r2, [r4, #16]
 801e618:	b942      	cbnz	r2, 801e62c <__swsetup_r+0xa4>
 801e61a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e61e:	d1c5      	bne.n	801e5ac <__swsetup_r+0x24>
 801e620:	bd38      	pop	{r3, r4, r5, pc}
 801e622:	0799      	lsls	r1, r3, #30
 801e624:	bf58      	it	pl
 801e626:	6962      	ldrpl	r2, [r4, #20]
 801e628:	60a2      	str	r2, [r4, #8]
 801e62a:	e7f4      	b.n	801e616 <__swsetup_r+0x8e>
 801e62c:	2000      	movs	r0, #0
 801e62e:	e7f7      	b.n	801e620 <__swsetup_r+0x98>
 801e630:	20000044 	.word	0x20000044

0801e634 <memcmp>:
 801e634:	b510      	push	{r4, lr}
 801e636:	3901      	subs	r1, #1
 801e638:	4402      	add	r2, r0
 801e63a:	4290      	cmp	r0, r2
 801e63c:	d101      	bne.n	801e642 <memcmp+0xe>
 801e63e:	2000      	movs	r0, #0
 801e640:	e005      	b.n	801e64e <memcmp+0x1a>
 801e642:	7803      	ldrb	r3, [r0, #0]
 801e644:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e648:	42a3      	cmp	r3, r4
 801e64a:	d001      	beq.n	801e650 <memcmp+0x1c>
 801e64c:	1b18      	subs	r0, r3, r4
 801e64e:	bd10      	pop	{r4, pc}
 801e650:	3001      	adds	r0, #1
 801e652:	e7f2      	b.n	801e63a <memcmp+0x6>

0801e654 <memmove>:
 801e654:	4288      	cmp	r0, r1
 801e656:	b510      	push	{r4, lr}
 801e658:	eb01 0402 	add.w	r4, r1, r2
 801e65c:	d902      	bls.n	801e664 <memmove+0x10>
 801e65e:	4284      	cmp	r4, r0
 801e660:	4623      	mov	r3, r4
 801e662:	d807      	bhi.n	801e674 <memmove+0x20>
 801e664:	1e43      	subs	r3, r0, #1
 801e666:	42a1      	cmp	r1, r4
 801e668:	d008      	beq.n	801e67c <memmove+0x28>
 801e66a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e66e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e672:	e7f8      	b.n	801e666 <memmove+0x12>
 801e674:	4402      	add	r2, r0
 801e676:	4601      	mov	r1, r0
 801e678:	428a      	cmp	r2, r1
 801e67a:	d100      	bne.n	801e67e <memmove+0x2a>
 801e67c:	bd10      	pop	{r4, pc}
 801e67e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e682:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e686:	e7f7      	b.n	801e678 <memmove+0x24>

0801e688 <memset>:
 801e688:	4402      	add	r2, r0
 801e68a:	4603      	mov	r3, r0
 801e68c:	4293      	cmp	r3, r2
 801e68e:	d100      	bne.n	801e692 <memset+0xa>
 801e690:	4770      	bx	lr
 801e692:	f803 1b01 	strb.w	r1, [r3], #1
 801e696:	e7f9      	b.n	801e68c <memset+0x4>

0801e698 <gmtime>:
 801e698:	b538      	push	{r3, r4, r5, lr}
 801e69a:	4b0b      	ldr	r3, [pc, #44]	@ (801e6c8 <gmtime+0x30>)
 801e69c:	681d      	ldr	r5, [r3, #0]
 801e69e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801e6a0:	4604      	mov	r4, r0
 801e6a2:	b953      	cbnz	r3, 801e6ba <gmtime+0x22>
 801e6a4:	2024      	movs	r0, #36	@ 0x24
 801e6a6:	f000 f9fd 	bl	801eaa4 <malloc>
 801e6aa:	4602      	mov	r2, r0
 801e6ac:	6368      	str	r0, [r5, #52]	@ 0x34
 801e6ae:	b920      	cbnz	r0, 801e6ba <gmtime+0x22>
 801e6b0:	4b06      	ldr	r3, [pc, #24]	@ (801e6cc <gmtime+0x34>)
 801e6b2:	4807      	ldr	r0, [pc, #28]	@ (801e6d0 <gmtime+0x38>)
 801e6b4:	213d      	movs	r1, #61	@ 0x3d
 801e6b6:	f000 f98d 	bl	801e9d4 <__assert_func>
 801e6ba:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801e6bc:	4620      	mov	r0, r4
 801e6be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e6c2:	f000 b807 	b.w	801e6d4 <gmtime_r>
 801e6c6:	bf00      	nop
 801e6c8:	20000044 	.word	0x20000044
 801e6cc:	08022c02 	.word	0x08022c02
 801e6d0:	08022c71 	.word	0x08022c71

0801e6d4 <gmtime_r>:
 801e6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e6d8:	4a4d      	ldr	r2, [pc, #308]	@ (801e810 <gmtime_r+0x13c>)
 801e6da:	460c      	mov	r4, r1
 801e6dc:	2300      	movs	r3, #0
 801e6de:	e9d0 0100 	ldrd	r0, r1, [r0]
 801e6e2:	f7e1 fdc5 	bl	8000270 <__aeabi_ldivmod>
 801e6e6:	2a00      	cmp	r2, #0
 801e6e8:	bfbc      	itt	lt
 801e6ea:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 801e6ee:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 801e6f2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801e6f6:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801e6fa:	fbb2 f3f1 	udiv	r3, r2, r1
 801e6fe:	fb01 2213 	mls	r2, r1, r3, r2
 801e702:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801e706:	bfac      	ite	ge
 801e708:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 801e70c:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 801e710:	60a3      	str	r3, [r4, #8]
 801e712:	fbb2 f3f1 	udiv	r3, r2, r1
 801e716:	fb01 2213 	mls	r2, r1, r3, r2
 801e71a:	6063      	str	r3, [r4, #4]
 801e71c:	6022      	str	r2, [r4, #0]
 801e71e:	1cc3      	adds	r3, r0, #3
 801e720:	2207      	movs	r2, #7
 801e722:	fb93 f2f2 	sdiv	r2, r3, r2
 801e726:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801e72a:	1a9b      	subs	r3, r3, r2
 801e72c:	4939      	ldr	r1, [pc, #228]	@ (801e814 <gmtime_r+0x140>)
 801e72e:	d555      	bpl.n	801e7dc <gmtime_r+0x108>
 801e730:	3307      	adds	r3, #7
 801e732:	61a3      	str	r3, [r4, #24]
 801e734:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801e738:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 801e73c:	fb93 f1f1 	sdiv	r1, r3, r1
 801e740:	4b35      	ldr	r3, [pc, #212]	@ (801e818 <gmtime_r+0x144>)
 801e742:	fb03 0001 	mla	r0, r3, r1, r0
 801e746:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801e74a:	fbb0 f3f3 	udiv	r3, r0, r3
 801e74e:	4403      	add	r3, r0
 801e750:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 801e754:	fbb0 f2fc 	udiv	r2, r0, ip
 801e758:	1a9b      	subs	r3, r3, r2
 801e75a:	f240 176d 	movw	r7, #365	@ 0x16d
 801e75e:	4a2f      	ldr	r2, [pc, #188]	@ (801e81c <gmtime_r+0x148>)
 801e760:	fbb0 f2f2 	udiv	r2, r0, r2
 801e764:	2664      	movs	r6, #100	@ 0x64
 801e766:	1a9b      	subs	r3, r3, r2
 801e768:	fbb3 f2f7 	udiv	r2, r3, r7
 801e76c:	fbb3 f3fc 	udiv	r3, r3, ip
 801e770:	fbb2 f5f6 	udiv	r5, r2, r6
 801e774:	1aeb      	subs	r3, r5, r3
 801e776:	4403      	add	r3, r0
 801e778:	fb07 3312 	mls	r3, r7, r2, r3
 801e77c:	2099      	movs	r0, #153	@ 0x99
 801e77e:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 801e782:	3702      	adds	r7, #2
 801e784:	f103 0e01 	add.w	lr, r3, #1
 801e788:	fbb7 fcf0 	udiv	ip, r7, r0
 801e78c:	fb00 f00c 	mul.w	r0, r0, ip
 801e790:	3002      	adds	r0, #2
 801e792:	f04f 0805 	mov.w	r8, #5
 801e796:	fbb0 f0f8 	udiv	r0, r0, r8
 801e79a:	ebae 0000 	sub.w	r0, lr, r0
 801e79e:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 801e7a2:	4577      	cmp	r7, lr
 801e7a4:	bf8c      	ite	hi
 801e7a6:	f06f 0709 	mvnhi.w	r7, #9
 801e7aa:	2702      	movls	r7, #2
 801e7ac:	4467      	add	r7, ip
 801e7ae:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 801e7b2:	fb0c 2101 	mla	r1, ip, r1, r2
 801e7b6:	2f01      	cmp	r7, #1
 801e7b8:	bf98      	it	ls
 801e7ba:	3101      	addls	r1, #1
 801e7bc:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 801e7c0:	d312      	bcc.n	801e7e8 <gmtime_r+0x114>
 801e7c2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801e7c6:	61e3      	str	r3, [r4, #28]
 801e7c8:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 801e7cc:	2300      	movs	r3, #0
 801e7ce:	60e0      	str	r0, [r4, #12]
 801e7d0:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801e7d4:	6223      	str	r3, [r4, #32]
 801e7d6:	4620      	mov	r0, r4
 801e7d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e7dc:	2800      	cmp	r0, #0
 801e7de:	61a3      	str	r3, [r4, #24]
 801e7e0:	dba8      	blt.n	801e734 <gmtime_r+0x60>
 801e7e2:	fb90 f1f1 	sdiv	r1, r0, r1
 801e7e6:	e7ab      	b.n	801e740 <gmtime_r+0x6c>
 801e7e8:	f012 0f03 	tst.w	r2, #3
 801e7ec:	d102      	bne.n	801e7f4 <gmtime_r+0x120>
 801e7ee:	fb06 2515 	mls	r5, r6, r5, r2
 801e7f2:	b95d      	cbnz	r5, 801e80c <gmtime_r+0x138>
 801e7f4:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801e7f8:	fbb2 f6f5 	udiv	r6, r2, r5
 801e7fc:	fb05 2216 	mls	r2, r5, r6, r2
 801e800:	fab2 f282 	clz	r2, r2
 801e804:	0952      	lsrs	r2, r2, #5
 801e806:	333b      	adds	r3, #59	@ 0x3b
 801e808:	4413      	add	r3, r2
 801e80a:	e7dc      	b.n	801e7c6 <gmtime_r+0xf2>
 801e80c:	2201      	movs	r2, #1
 801e80e:	e7fa      	b.n	801e806 <gmtime_r+0x132>
 801e810:	00015180 	.word	0x00015180
 801e814:	00023ab1 	.word	0x00023ab1
 801e818:	fffdc54f 	.word	0xfffdc54f
 801e81c:	00023ab0 	.word	0x00023ab0

0801e820 <_close_r>:
 801e820:	b538      	push	{r3, r4, r5, lr}
 801e822:	4d06      	ldr	r5, [pc, #24]	@ (801e83c <_close_r+0x1c>)
 801e824:	2300      	movs	r3, #0
 801e826:	4604      	mov	r4, r0
 801e828:	4608      	mov	r0, r1
 801e82a:	602b      	str	r3, [r5, #0]
 801e82c:	f7e4 fc2a 	bl	8003084 <_close>
 801e830:	1c43      	adds	r3, r0, #1
 801e832:	d102      	bne.n	801e83a <_close_r+0x1a>
 801e834:	682b      	ldr	r3, [r5, #0]
 801e836:	b103      	cbz	r3, 801e83a <_close_r+0x1a>
 801e838:	6023      	str	r3, [r4, #0]
 801e83a:	bd38      	pop	{r3, r4, r5, pc}
 801e83c:	20012d98 	.word	0x20012d98

0801e840 <_reclaim_reent>:
 801e840:	4b2d      	ldr	r3, [pc, #180]	@ (801e8f8 <_reclaim_reent+0xb8>)
 801e842:	681b      	ldr	r3, [r3, #0]
 801e844:	4283      	cmp	r3, r0
 801e846:	b570      	push	{r4, r5, r6, lr}
 801e848:	4604      	mov	r4, r0
 801e84a:	d053      	beq.n	801e8f4 <_reclaim_reent+0xb4>
 801e84c:	69c3      	ldr	r3, [r0, #28]
 801e84e:	b31b      	cbz	r3, 801e898 <_reclaim_reent+0x58>
 801e850:	68db      	ldr	r3, [r3, #12]
 801e852:	b163      	cbz	r3, 801e86e <_reclaim_reent+0x2e>
 801e854:	2500      	movs	r5, #0
 801e856:	69e3      	ldr	r3, [r4, #28]
 801e858:	68db      	ldr	r3, [r3, #12]
 801e85a:	5959      	ldr	r1, [r3, r5]
 801e85c:	b9b1      	cbnz	r1, 801e88c <_reclaim_reent+0x4c>
 801e85e:	3504      	adds	r5, #4
 801e860:	2d80      	cmp	r5, #128	@ 0x80
 801e862:	d1f8      	bne.n	801e856 <_reclaim_reent+0x16>
 801e864:	69e3      	ldr	r3, [r4, #28]
 801e866:	4620      	mov	r0, r4
 801e868:	68d9      	ldr	r1, [r3, #12]
 801e86a:	f000 f8d1 	bl	801ea10 <_free_r>
 801e86e:	69e3      	ldr	r3, [r4, #28]
 801e870:	6819      	ldr	r1, [r3, #0]
 801e872:	b111      	cbz	r1, 801e87a <_reclaim_reent+0x3a>
 801e874:	4620      	mov	r0, r4
 801e876:	f000 f8cb 	bl	801ea10 <_free_r>
 801e87a:	69e3      	ldr	r3, [r4, #28]
 801e87c:	689d      	ldr	r5, [r3, #8]
 801e87e:	b15d      	cbz	r5, 801e898 <_reclaim_reent+0x58>
 801e880:	4629      	mov	r1, r5
 801e882:	4620      	mov	r0, r4
 801e884:	682d      	ldr	r5, [r5, #0]
 801e886:	f000 f8c3 	bl	801ea10 <_free_r>
 801e88a:	e7f8      	b.n	801e87e <_reclaim_reent+0x3e>
 801e88c:	680e      	ldr	r6, [r1, #0]
 801e88e:	4620      	mov	r0, r4
 801e890:	f000 f8be 	bl	801ea10 <_free_r>
 801e894:	4631      	mov	r1, r6
 801e896:	e7e1      	b.n	801e85c <_reclaim_reent+0x1c>
 801e898:	6961      	ldr	r1, [r4, #20]
 801e89a:	b111      	cbz	r1, 801e8a2 <_reclaim_reent+0x62>
 801e89c:	4620      	mov	r0, r4
 801e89e:	f000 f8b7 	bl	801ea10 <_free_r>
 801e8a2:	69e1      	ldr	r1, [r4, #28]
 801e8a4:	b111      	cbz	r1, 801e8ac <_reclaim_reent+0x6c>
 801e8a6:	4620      	mov	r0, r4
 801e8a8:	f000 f8b2 	bl	801ea10 <_free_r>
 801e8ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e8ae:	b111      	cbz	r1, 801e8b6 <_reclaim_reent+0x76>
 801e8b0:	4620      	mov	r0, r4
 801e8b2:	f000 f8ad 	bl	801ea10 <_free_r>
 801e8b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e8b8:	b111      	cbz	r1, 801e8c0 <_reclaim_reent+0x80>
 801e8ba:	4620      	mov	r0, r4
 801e8bc:	f000 f8a8 	bl	801ea10 <_free_r>
 801e8c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e8c2:	b111      	cbz	r1, 801e8ca <_reclaim_reent+0x8a>
 801e8c4:	4620      	mov	r0, r4
 801e8c6:	f000 f8a3 	bl	801ea10 <_free_r>
 801e8ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e8cc:	b111      	cbz	r1, 801e8d4 <_reclaim_reent+0x94>
 801e8ce:	4620      	mov	r0, r4
 801e8d0:	f000 f89e 	bl	801ea10 <_free_r>
 801e8d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e8d6:	b111      	cbz	r1, 801e8de <_reclaim_reent+0x9e>
 801e8d8:	4620      	mov	r0, r4
 801e8da:	f000 f899 	bl	801ea10 <_free_r>
 801e8de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e8e0:	b111      	cbz	r1, 801e8e8 <_reclaim_reent+0xa8>
 801e8e2:	4620      	mov	r0, r4
 801e8e4:	f000 f894 	bl	801ea10 <_free_r>
 801e8e8:	6a23      	ldr	r3, [r4, #32]
 801e8ea:	b11b      	cbz	r3, 801e8f4 <_reclaim_reent+0xb4>
 801e8ec:	4620      	mov	r0, r4
 801e8ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e8f2:	4718      	bx	r3
 801e8f4:	bd70      	pop	{r4, r5, r6, pc}
 801e8f6:	bf00      	nop
 801e8f8:	20000044 	.word	0x20000044

0801e8fc <_lseek_r>:
 801e8fc:	b538      	push	{r3, r4, r5, lr}
 801e8fe:	4d07      	ldr	r5, [pc, #28]	@ (801e91c <_lseek_r+0x20>)
 801e900:	4604      	mov	r4, r0
 801e902:	4608      	mov	r0, r1
 801e904:	4611      	mov	r1, r2
 801e906:	2200      	movs	r2, #0
 801e908:	602a      	str	r2, [r5, #0]
 801e90a:	461a      	mov	r2, r3
 801e90c:	f7e4 fbe1 	bl	80030d2 <_lseek>
 801e910:	1c43      	adds	r3, r0, #1
 801e912:	d102      	bne.n	801e91a <_lseek_r+0x1e>
 801e914:	682b      	ldr	r3, [r5, #0]
 801e916:	b103      	cbz	r3, 801e91a <_lseek_r+0x1e>
 801e918:	6023      	str	r3, [r4, #0]
 801e91a:	bd38      	pop	{r3, r4, r5, pc}
 801e91c:	20012d98 	.word	0x20012d98

0801e920 <_read_r>:
 801e920:	b538      	push	{r3, r4, r5, lr}
 801e922:	4d07      	ldr	r5, [pc, #28]	@ (801e940 <_read_r+0x20>)
 801e924:	4604      	mov	r4, r0
 801e926:	4608      	mov	r0, r1
 801e928:	4611      	mov	r1, r2
 801e92a:	2200      	movs	r2, #0
 801e92c:	602a      	str	r2, [r5, #0]
 801e92e:	461a      	mov	r2, r3
 801e930:	f7e4 fb8b 	bl	800304a <_read>
 801e934:	1c43      	adds	r3, r0, #1
 801e936:	d102      	bne.n	801e93e <_read_r+0x1e>
 801e938:	682b      	ldr	r3, [r5, #0]
 801e93a:	b103      	cbz	r3, 801e93e <_read_r+0x1e>
 801e93c:	6023      	str	r3, [r4, #0]
 801e93e:	bd38      	pop	{r3, r4, r5, pc}
 801e940:	20012d98 	.word	0x20012d98

0801e944 <_write_r>:
 801e944:	b538      	push	{r3, r4, r5, lr}
 801e946:	4d07      	ldr	r5, [pc, #28]	@ (801e964 <_write_r+0x20>)
 801e948:	4604      	mov	r4, r0
 801e94a:	4608      	mov	r0, r1
 801e94c:	4611      	mov	r1, r2
 801e94e:	2200      	movs	r2, #0
 801e950:	602a      	str	r2, [r5, #0]
 801e952:	461a      	mov	r2, r3
 801e954:	f7e3 ff28 	bl	80027a8 <_write>
 801e958:	1c43      	adds	r3, r0, #1
 801e95a:	d102      	bne.n	801e962 <_write_r+0x1e>
 801e95c:	682b      	ldr	r3, [r5, #0]
 801e95e:	b103      	cbz	r3, 801e962 <_write_r+0x1e>
 801e960:	6023      	str	r3, [r4, #0]
 801e962:	bd38      	pop	{r3, r4, r5, pc}
 801e964:	20012d98 	.word	0x20012d98

0801e968 <__libc_init_array>:
 801e968:	b570      	push	{r4, r5, r6, lr}
 801e96a:	4d0d      	ldr	r5, [pc, #52]	@ (801e9a0 <__libc_init_array+0x38>)
 801e96c:	4c0d      	ldr	r4, [pc, #52]	@ (801e9a4 <__libc_init_array+0x3c>)
 801e96e:	1b64      	subs	r4, r4, r5
 801e970:	10a4      	asrs	r4, r4, #2
 801e972:	2600      	movs	r6, #0
 801e974:	42a6      	cmp	r6, r4
 801e976:	d109      	bne.n	801e98c <__libc_init_array+0x24>
 801e978:	4d0b      	ldr	r5, [pc, #44]	@ (801e9a8 <__libc_init_array+0x40>)
 801e97a:	4c0c      	ldr	r4, [pc, #48]	@ (801e9ac <__libc_init_array+0x44>)
 801e97c:	f000 ff42 	bl	801f804 <_init>
 801e980:	1b64      	subs	r4, r4, r5
 801e982:	10a4      	asrs	r4, r4, #2
 801e984:	2600      	movs	r6, #0
 801e986:	42a6      	cmp	r6, r4
 801e988:	d105      	bne.n	801e996 <__libc_init_array+0x2e>
 801e98a:	bd70      	pop	{r4, r5, r6, pc}
 801e98c:	f855 3b04 	ldr.w	r3, [r5], #4
 801e990:	4798      	blx	r3
 801e992:	3601      	adds	r6, #1
 801e994:	e7ee      	b.n	801e974 <__libc_init_array+0xc>
 801e996:	f855 3b04 	ldr.w	r3, [r5], #4
 801e99a:	4798      	blx	r3
 801e99c:	3601      	adds	r6, #1
 801e99e:	e7f2      	b.n	801e986 <__libc_init_array+0x1e>
 801e9a0:	08022d40 	.word	0x08022d40
 801e9a4:	08022d40 	.word	0x08022d40
 801e9a8:	08022d40 	.word	0x08022d40
 801e9ac:	08022d44 	.word	0x08022d44

0801e9b0 <__retarget_lock_init_recursive>:
 801e9b0:	4770      	bx	lr

0801e9b2 <__retarget_lock_acquire_recursive>:
 801e9b2:	4770      	bx	lr

0801e9b4 <__retarget_lock_release_recursive>:
 801e9b4:	4770      	bx	lr

0801e9b6 <memcpy>:
 801e9b6:	440a      	add	r2, r1
 801e9b8:	4291      	cmp	r1, r2
 801e9ba:	f100 33ff 	add.w	r3, r0, #4294967295
 801e9be:	d100      	bne.n	801e9c2 <memcpy+0xc>
 801e9c0:	4770      	bx	lr
 801e9c2:	b510      	push	{r4, lr}
 801e9c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e9c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e9cc:	4291      	cmp	r1, r2
 801e9ce:	d1f9      	bne.n	801e9c4 <memcpy+0xe>
 801e9d0:	bd10      	pop	{r4, pc}
	...

0801e9d4 <__assert_func>:
 801e9d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e9d6:	4614      	mov	r4, r2
 801e9d8:	461a      	mov	r2, r3
 801e9da:	4b09      	ldr	r3, [pc, #36]	@ (801ea00 <__assert_func+0x2c>)
 801e9dc:	681b      	ldr	r3, [r3, #0]
 801e9de:	4605      	mov	r5, r0
 801e9e0:	68d8      	ldr	r0, [r3, #12]
 801e9e2:	b14c      	cbz	r4, 801e9f8 <__assert_func+0x24>
 801e9e4:	4b07      	ldr	r3, [pc, #28]	@ (801ea04 <__assert_func+0x30>)
 801e9e6:	9100      	str	r1, [sp, #0]
 801e9e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e9ec:	4906      	ldr	r1, [pc, #24]	@ (801ea08 <__assert_func+0x34>)
 801e9ee:	462b      	mov	r3, r5
 801e9f0:	f000 fde0 	bl	801f5b4 <fiprintf>
 801e9f4:	f000 fe84 	bl	801f700 <abort>
 801e9f8:	4b04      	ldr	r3, [pc, #16]	@ (801ea0c <__assert_func+0x38>)
 801e9fa:	461c      	mov	r4, r3
 801e9fc:	e7f3      	b.n	801e9e6 <__assert_func+0x12>
 801e9fe:	bf00      	nop
 801ea00:	20000044 	.word	0x20000044
 801ea04:	08022cc9 	.word	0x08022cc9
 801ea08:	08022cd6 	.word	0x08022cd6
 801ea0c:	08022d04 	.word	0x08022d04

0801ea10 <_free_r>:
 801ea10:	b538      	push	{r3, r4, r5, lr}
 801ea12:	4605      	mov	r5, r0
 801ea14:	2900      	cmp	r1, #0
 801ea16:	d041      	beq.n	801ea9c <_free_r+0x8c>
 801ea18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ea1c:	1f0c      	subs	r4, r1, #4
 801ea1e:	2b00      	cmp	r3, #0
 801ea20:	bfb8      	it	lt
 801ea22:	18e4      	addlt	r4, r4, r3
 801ea24:	f000 f8e8 	bl	801ebf8 <__malloc_lock>
 801ea28:	4a1d      	ldr	r2, [pc, #116]	@ (801eaa0 <_free_r+0x90>)
 801ea2a:	6813      	ldr	r3, [r2, #0]
 801ea2c:	b933      	cbnz	r3, 801ea3c <_free_r+0x2c>
 801ea2e:	6063      	str	r3, [r4, #4]
 801ea30:	6014      	str	r4, [r2, #0]
 801ea32:	4628      	mov	r0, r5
 801ea34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ea38:	f000 b8e4 	b.w	801ec04 <__malloc_unlock>
 801ea3c:	42a3      	cmp	r3, r4
 801ea3e:	d908      	bls.n	801ea52 <_free_r+0x42>
 801ea40:	6820      	ldr	r0, [r4, #0]
 801ea42:	1821      	adds	r1, r4, r0
 801ea44:	428b      	cmp	r3, r1
 801ea46:	bf01      	itttt	eq
 801ea48:	6819      	ldreq	r1, [r3, #0]
 801ea4a:	685b      	ldreq	r3, [r3, #4]
 801ea4c:	1809      	addeq	r1, r1, r0
 801ea4e:	6021      	streq	r1, [r4, #0]
 801ea50:	e7ed      	b.n	801ea2e <_free_r+0x1e>
 801ea52:	461a      	mov	r2, r3
 801ea54:	685b      	ldr	r3, [r3, #4]
 801ea56:	b10b      	cbz	r3, 801ea5c <_free_r+0x4c>
 801ea58:	42a3      	cmp	r3, r4
 801ea5a:	d9fa      	bls.n	801ea52 <_free_r+0x42>
 801ea5c:	6811      	ldr	r1, [r2, #0]
 801ea5e:	1850      	adds	r0, r2, r1
 801ea60:	42a0      	cmp	r0, r4
 801ea62:	d10b      	bne.n	801ea7c <_free_r+0x6c>
 801ea64:	6820      	ldr	r0, [r4, #0]
 801ea66:	4401      	add	r1, r0
 801ea68:	1850      	adds	r0, r2, r1
 801ea6a:	4283      	cmp	r3, r0
 801ea6c:	6011      	str	r1, [r2, #0]
 801ea6e:	d1e0      	bne.n	801ea32 <_free_r+0x22>
 801ea70:	6818      	ldr	r0, [r3, #0]
 801ea72:	685b      	ldr	r3, [r3, #4]
 801ea74:	6053      	str	r3, [r2, #4]
 801ea76:	4408      	add	r0, r1
 801ea78:	6010      	str	r0, [r2, #0]
 801ea7a:	e7da      	b.n	801ea32 <_free_r+0x22>
 801ea7c:	d902      	bls.n	801ea84 <_free_r+0x74>
 801ea7e:	230c      	movs	r3, #12
 801ea80:	602b      	str	r3, [r5, #0]
 801ea82:	e7d6      	b.n	801ea32 <_free_r+0x22>
 801ea84:	6820      	ldr	r0, [r4, #0]
 801ea86:	1821      	adds	r1, r4, r0
 801ea88:	428b      	cmp	r3, r1
 801ea8a:	bf04      	itt	eq
 801ea8c:	6819      	ldreq	r1, [r3, #0]
 801ea8e:	685b      	ldreq	r3, [r3, #4]
 801ea90:	6063      	str	r3, [r4, #4]
 801ea92:	bf04      	itt	eq
 801ea94:	1809      	addeq	r1, r1, r0
 801ea96:	6021      	streq	r1, [r4, #0]
 801ea98:	6054      	str	r4, [r2, #4]
 801ea9a:	e7ca      	b.n	801ea32 <_free_r+0x22>
 801ea9c:	bd38      	pop	{r3, r4, r5, pc}
 801ea9e:	bf00      	nop
 801eaa0:	20012da4 	.word	0x20012da4

0801eaa4 <malloc>:
 801eaa4:	4b02      	ldr	r3, [pc, #8]	@ (801eab0 <malloc+0xc>)
 801eaa6:	4601      	mov	r1, r0
 801eaa8:	6818      	ldr	r0, [r3, #0]
 801eaaa:	f000 b825 	b.w	801eaf8 <_malloc_r>
 801eaae:	bf00      	nop
 801eab0:	20000044 	.word	0x20000044

0801eab4 <sbrk_aligned>:
 801eab4:	b570      	push	{r4, r5, r6, lr}
 801eab6:	4e0f      	ldr	r6, [pc, #60]	@ (801eaf4 <sbrk_aligned+0x40>)
 801eab8:	460c      	mov	r4, r1
 801eaba:	6831      	ldr	r1, [r6, #0]
 801eabc:	4605      	mov	r5, r0
 801eabe:	b911      	cbnz	r1, 801eac6 <sbrk_aligned+0x12>
 801eac0:	f000 fe0e 	bl	801f6e0 <_sbrk_r>
 801eac4:	6030      	str	r0, [r6, #0]
 801eac6:	4621      	mov	r1, r4
 801eac8:	4628      	mov	r0, r5
 801eaca:	f000 fe09 	bl	801f6e0 <_sbrk_r>
 801eace:	1c43      	adds	r3, r0, #1
 801ead0:	d103      	bne.n	801eada <sbrk_aligned+0x26>
 801ead2:	f04f 34ff 	mov.w	r4, #4294967295
 801ead6:	4620      	mov	r0, r4
 801ead8:	bd70      	pop	{r4, r5, r6, pc}
 801eada:	1cc4      	adds	r4, r0, #3
 801eadc:	f024 0403 	bic.w	r4, r4, #3
 801eae0:	42a0      	cmp	r0, r4
 801eae2:	d0f8      	beq.n	801ead6 <sbrk_aligned+0x22>
 801eae4:	1a21      	subs	r1, r4, r0
 801eae6:	4628      	mov	r0, r5
 801eae8:	f000 fdfa 	bl	801f6e0 <_sbrk_r>
 801eaec:	3001      	adds	r0, #1
 801eaee:	d1f2      	bne.n	801ead6 <sbrk_aligned+0x22>
 801eaf0:	e7ef      	b.n	801ead2 <sbrk_aligned+0x1e>
 801eaf2:	bf00      	nop
 801eaf4:	20012da0 	.word	0x20012da0

0801eaf8 <_malloc_r>:
 801eaf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801eafc:	1ccd      	adds	r5, r1, #3
 801eafe:	f025 0503 	bic.w	r5, r5, #3
 801eb02:	3508      	adds	r5, #8
 801eb04:	2d0c      	cmp	r5, #12
 801eb06:	bf38      	it	cc
 801eb08:	250c      	movcc	r5, #12
 801eb0a:	2d00      	cmp	r5, #0
 801eb0c:	4606      	mov	r6, r0
 801eb0e:	db01      	blt.n	801eb14 <_malloc_r+0x1c>
 801eb10:	42a9      	cmp	r1, r5
 801eb12:	d904      	bls.n	801eb1e <_malloc_r+0x26>
 801eb14:	230c      	movs	r3, #12
 801eb16:	6033      	str	r3, [r6, #0]
 801eb18:	2000      	movs	r0, #0
 801eb1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801eb1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ebf4 <_malloc_r+0xfc>
 801eb22:	f000 f869 	bl	801ebf8 <__malloc_lock>
 801eb26:	f8d8 3000 	ldr.w	r3, [r8]
 801eb2a:	461c      	mov	r4, r3
 801eb2c:	bb44      	cbnz	r4, 801eb80 <_malloc_r+0x88>
 801eb2e:	4629      	mov	r1, r5
 801eb30:	4630      	mov	r0, r6
 801eb32:	f7ff ffbf 	bl	801eab4 <sbrk_aligned>
 801eb36:	1c43      	adds	r3, r0, #1
 801eb38:	4604      	mov	r4, r0
 801eb3a:	d158      	bne.n	801ebee <_malloc_r+0xf6>
 801eb3c:	f8d8 4000 	ldr.w	r4, [r8]
 801eb40:	4627      	mov	r7, r4
 801eb42:	2f00      	cmp	r7, #0
 801eb44:	d143      	bne.n	801ebce <_malloc_r+0xd6>
 801eb46:	2c00      	cmp	r4, #0
 801eb48:	d04b      	beq.n	801ebe2 <_malloc_r+0xea>
 801eb4a:	6823      	ldr	r3, [r4, #0]
 801eb4c:	4639      	mov	r1, r7
 801eb4e:	4630      	mov	r0, r6
 801eb50:	eb04 0903 	add.w	r9, r4, r3
 801eb54:	f000 fdc4 	bl	801f6e0 <_sbrk_r>
 801eb58:	4581      	cmp	r9, r0
 801eb5a:	d142      	bne.n	801ebe2 <_malloc_r+0xea>
 801eb5c:	6821      	ldr	r1, [r4, #0]
 801eb5e:	1a6d      	subs	r5, r5, r1
 801eb60:	4629      	mov	r1, r5
 801eb62:	4630      	mov	r0, r6
 801eb64:	f7ff ffa6 	bl	801eab4 <sbrk_aligned>
 801eb68:	3001      	adds	r0, #1
 801eb6a:	d03a      	beq.n	801ebe2 <_malloc_r+0xea>
 801eb6c:	6823      	ldr	r3, [r4, #0]
 801eb6e:	442b      	add	r3, r5
 801eb70:	6023      	str	r3, [r4, #0]
 801eb72:	f8d8 3000 	ldr.w	r3, [r8]
 801eb76:	685a      	ldr	r2, [r3, #4]
 801eb78:	bb62      	cbnz	r2, 801ebd4 <_malloc_r+0xdc>
 801eb7a:	f8c8 7000 	str.w	r7, [r8]
 801eb7e:	e00f      	b.n	801eba0 <_malloc_r+0xa8>
 801eb80:	6822      	ldr	r2, [r4, #0]
 801eb82:	1b52      	subs	r2, r2, r5
 801eb84:	d420      	bmi.n	801ebc8 <_malloc_r+0xd0>
 801eb86:	2a0b      	cmp	r2, #11
 801eb88:	d917      	bls.n	801ebba <_malloc_r+0xc2>
 801eb8a:	1961      	adds	r1, r4, r5
 801eb8c:	42a3      	cmp	r3, r4
 801eb8e:	6025      	str	r5, [r4, #0]
 801eb90:	bf18      	it	ne
 801eb92:	6059      	strne	r1, [r3, #4]
 801eb94:	6863      	ldr	r3, [r4, #4]
 801eb96:	bf08      	it	eq
 801eb98:	f8c8 1000 	streq.w	r1, [r8]
 801eb9c:	5162      	str	r2, [r4, r5]
 801eb9e:	604b      	str	r3, [r1, #4]
 801eba0:	4630      	mov	r0, r6
 801eba2:	f000 f82f 	bl	801ec04 <__malloc_unlock>
 801eba6:	f104 000b 	add.w	r0, r4, #11
 801ebaa:	1d23      	adds	r3, r4, #4
 801ebac:	f020 0007 	bic.w	r0, r0, #7
 801ebb0:	1ac2      	subs	r2, r0, r3
 801ebb2:	bf1c      	itt	ne
 801ebb4:	1a1b      	subne	r3, r3, r0
 801ebb6:	50a3      	strne	r3, [r4, r2]
 801ebb8:	e7af      	b.n	801eb1a <_malloc_r+0x22>
 801ebba:	6862      	ldr	r2, [r4, #4]
 801ebbc:	42a3      	cmp	r3, r4
 801ebbe:	bf0c      	ite	eq
 801ebc0:	f8c8 2000 	streq.w	r2, [r8]
 801ebc4:	605a      	strne	r2, [r3, #4]
 801ebc6:	e7eb      	b.n	801eba0 <_malloc_r+0xa8>
 801ebc8:	4623      	mov	r3, r4
 801ebca:	6864      	ldr	r4, [r4, #4]
 801ebcc:	e7ae      	b.n	801eb2c <_malloc_r+0x34>
 801ebce:	463c      	mov	r4, r7
 801ebd0:	687f      	ldr	r7, [r7, #4]
 801ebd2:	e7b6      	b.n	801eb42 <_malloc_r+0x4a>
 801ebd4:	461a      	mov	r2, r3
 801ebd6:	685b      	ldr	r3, [r3, #4]
 801ebd8:	42a3      	cmp	r3, r4
 801ebda:	d1fb      	bne.n	801ebd4 <_malloc_r+0xdc>
 801ebdc:	2300      	movs	r3, #0
 801ebde:	6053      	str	r3, [r2, #4]
 801ebe0:	e7de      	b.n	801eba0 <_malloc_r+0xa8>
 801ebe2:	230c      	movs	r3, #12
 801ebe4:	6033      	str	r3, [r6, #0]
 801ebe6:	4630      	mov	r0, r6
 801ebe8:	f000 f80c 	bl	801ec04 <__malloc_unlock>
 801ebec:	e794      	b.n	801eb18 <_malloc_r+0x20>
 801ebee:	6005      	str	r5, [r0, #0]
 801ebf0:	e7d6      	b.n	801eba0 <_malloc_r+0xa8>
 801ebf2:	bf00      	nop
 801ebf4:	20012da4 	.word	0x20012da4

0801ebf8 <__malloc_lock>:
 801ebf8:	4801      	ldr	r0, [pc, #4]	@ (801ec00 <__malloc_lock+0x8>)
 801ebfa:	f7ff beda 	b.w	801e9b2 <__retarget_lock_acquire_recursive>
 801ebfe:	bf00      	nop
 801ec00:	20012d9c 	.word	0x20012d9c

0801ec04 <__malloc_unlock>:
 801ec04:	4801      	ldr	r0, [pc, #4]	@ (801ec0c <__malloc_unlock+0x8>)
 801ec06:	f7ff bed5 	b.w	801e9b4 <__retarget_lock_release_recursive>
 801ec0a:	bf00      	nop
 801ec0c:	20012d9c 	.word	0x20012d9c

0801ec10 <__ssputs_r>:
 801ec10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ec14:	688e      	ldr	r6, [r1, #8]
 801ec16:	461f      	mov	r7, r3
 801ec18:	42be      	cmp	r6, r7
 801ec1a:	680b      	ldr	r3, [r1, #0]
 801ec1c:	4682      	mov	sl, r0
 801ec1e:	460c      	mov	r4, r1
 801ec20:	4690      	mov	r8, r2
 801ec22:	d82d      	bhi.n	801ec80 <__ssputs_r+0x70>
 801ec24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ec28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801ec2c:	d026      	beq.n	801ec7c <__ssputs_r+0x6c>
 801ec2e:	6965      	ldr	r5, [r4, #20]
 801ec30:	6909      	ldr	r1, [r1, #16]
 801ec32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ec36:	eba3 0901 	sub.w	r9, r3, r1
 801ec3a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ec3e:	1c7b      	adds	r3, r7, #1
 801ec40:	444b      	add	r3, r9
 801ec42:	106d      	asrs	r5, r5, #1
 801ec44:	429d      	cmp	r5, r3
 801ec46:	bf38      	it	cc
 801ec48:	461d      	movcc	r5, r3
 801ec4a:	0553      	lsls	r3, r2, #21
 801ec4c:	d527      	bpl.n	801ec9e <__ssputs_r+0x8e>
 801ec4e:	4629      	mov	r1, r5
 801ec50:	f7ff ff52 	bl	801eaf8 <_malloc_r>
 801ec54:	4606      	mov	r6, r0
 801ec56:	b360      	cbz	r0, 801ecb2 <__ssputs_r+0xa2>
 801ec58:	6921      	ldr	r1, [r4, #16]
 801ec5a:	464a      	mov	r2, r9
 801ec5c:	f7ff feab 	bl	801e9b6 <memcpy>
 801ec60:	89a3      	ldrh	r3, [r4, #12]
 801ec62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801ec66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ec6a:	81a3      	strh	r3, [r4, #12]
 801ec6c:	6126      	str	r6, [r4, #16]
 801ec6e:	6165      	str	r5, [r4, #20]
 801ec70:	444e      	add	r6, r9
 801ec72:	eba5 0509 	sub.w	r5, r5, r9
 801ec76:	6026      	str	r6, [r4, #0]
 801ec78:	60a5      	str	r5, [r4, #8]
 801ec7a:	463e      	mov	r6, r7
 801ec7c:	42be      	cmp	r6, r7
 801ec7e:	d900      	bls.n	801ec82 <__ssputs_r+0x72>
 801ec80:	463e      	mov	r6, r7
 801ec82:	6820      	ldr	r0, [r4, #0]
 801ec84:	4632      	mov	r2, r6
 801ec86:	4641      	mov	r1, r8
 801ec88:	f7ff fce4 	bl	801e654 <memmove>
 801ec8c:	68a3      	ldr	r3, [r4, #8]
 801ec8e:	1b9b      	subs	r3, r3, r6
 801ec90:	60a3      	str	r3, [r4, #8]
 801ec92:	6823      	ldr	r3, [r4, #0]
 801ec94:	4433      	add	r3, r6
 801ec96:	6023      	str	r3, [r4, #0]
 801ec98:	2000      	movs	r0, #0
 801ec9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ec9e:	462a      	mov	r2, r5
 801eca0:	f000 fd35 	bl	801f70e <_realloc_r>
 801eca4:	4606      	mov	r6, r0
 801eca6:	2800      	cmp	r0, #0
 801eca8:	d1e0      	bne.n	801ec6c <__ssputs_r+0x5c>
 801ecaa:	6921      	ldr	r1, [r4, #16]
 801ecac:	4650      	mov	r0, sl
 801ecae:	f7ff feaf 	bl	801ea10 <_free_r>
 801ecb2:	230c      	movs	r3, #12
 801ecb4:	f8ca 3000 	str.w	r3, [sl]
 801ecb8:	89a3      	ldrh	r3, [r4, #12]
 801ecba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ecbe:	81a3      	strh	r3, [r4, #12]
 801ecc0:	f04f 30ff 	mov.w	r0, #4294967295
 801ecc4:	e7e9      	b.n	801ec9a <__ssputs_r+0x8a>
	...

0801ecc8 <_svfiprintf_r>:
 801ecc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eccc:	4698      	mov	r8, r3
 801ecce:	898b      	ldrh	r3, [r1, #12]
 801ecd0:	061b      	lsls	r3, r3, #24
 801ecd2:	b09d      	sub	sp, #116	@ 0x74
 801ecd4:	4607      	mov	r7, r0
 801ecd6:	460d      	mov	r5, r1
 801ecd8:	4614      	mov	r4, r2
 801ecda:	d510      	bpl.n	801ecfe <_svfiprintf_r+0x36>
 801ecdc:	690b      	ldr	r3, [r1, #16]
 801ecde:	b973      	cbnz	r3, 801ecfe <_svfiprintf_r+0x36>
 801ece0:	2140      	movs	r1, #64	@ 0x40
 801ece2:	f7ff ff09 	bl	801eaf8 <_malloc_r>
 801ece6:	6028      	str	r0, [r5, #0]
 801ece8:	6128      	str	r0, [r5, #16]
 801ecea:	b930      	cbnz	r0, 801ecfa <_svfiprintf_r+0x32>
 801ecec:	230c      	movs	r3, #12
 801ecee:	603b      	str	r3, [r7, #0]
 801ecf0:	f04f 30ff 	mov.w	r0, #4294967295
 801ecf4:	b01d      	add	sp, #116	@ 0x74
 801ecf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ecfa:	2340      	movs	r3, #64	@ 0x40
 801ecfc:	616b      	str	r3, [r5, #20]
 801ecfe:	2300      	movs	r3, #0
 801ed00:	9309      	str	r3, [sp, #36]	@ 0x24
 801ed02:	2320      	movs	r3, #32
 801ed04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ed08:	f8cd 800c 	str.w	r8, [sp, #12]
 801ed0c:	2330      	movs	r3, #48	@ 0x30
 801ed0e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801eeac <_svfiprintf_r+0x1e4>
 801ed12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ed16:	f04f 0901 	mov.w	r9, #1
 801ed1a:	4623      	mov	r3, r4
 801ed1c:	469a      	mov	sl, r3
 801ed1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ed22:	b10a      	cbz	r2, 801ed28 <_svfiprintf_r+0x60>
 801ed24:	2a25      	cmp	r2, #37	@ 0x25
 801ed26:	d1f9      	bne.n	801ed1c <_svfiprintf_r+0x54>
 801ed28:	ebba 0b04 	subs.w	fp, sl, r4
 801ed2c:	d00b      	beq.n	801ed46 <_svfiprintf_r+0x7e>
 801ed2e:	465b      	mov	r3, fp
 801ed30:	4622      	mov	r2, r4
 801ed32:	4629      	mov	r1, r5
 801ed34:	4638      	mov	r0, r7
 801ed36:	f7ff ff6b 	bl	801ec10 <__ssputs_r>
 801ed3a:	3001      	adds	r0, #1
 801ed3c:	f000 80a7 	beq.w	801ee8e <_svfiprintf_r+0x1c6>
 801ed40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ed42:	445a      	add	r2, fp
 801ed44:	9209      	str	r2, [sp, #36]	@ 0x24
 801ed46:	f89a 3000 	ldrb.w	r3, [sl]
 801ed4a:	2b00      	cmp	r3, #0
 801ed4c:	f000 809f 	beq.w	801ee8e <_svfiprintf_r+0x1c6>
 801ed50:	2300      	movs	r3, #0
 801ed52:	f04f 32ff 	mov.w	r2, #4294967295
 801ed56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ed5a:	f10a 0a01 	add.w	sl, sl, #1
 801ed5e:	9304      	str	r3, [sp, #16]
 801ed60:	9307      	str	r3, [sp, #28]
 801ed62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ed66:	931a      	str	r3, [sp, #104]	@ 0x68
 801ed68:	4654      	mov	r4, sl
 801ed6a:	2205      	movs	r2, #5
 801ed6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ed70:	484e      	ldr	r0, [pc, #312]	@ (801eeac <_svfiprintf_r+0x1e4>)
 801ed72:	f7e1 fa2d 	bl	80001d0 <memchr>
 801ed76:	9a04      	ldr	r2, [sp, #16]
 801ed78:	b9d8      	cbnz	r0, 801edb2 <_svfiprintf_r+0xea>
 801ed7a:	06d0      	lsls	r0, r2, #27
 801ed7c:	bf44      	itt	mi
 801ed7e:	2320      	movmi	r3, #32
 801ed80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ed84:	0711      	lsls	r1, r2, #28
 801ed86:	bf44      	itt	mi
 801ed88:	232b      	movmi	r3, #43	@ 0x2b
 801ed8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ed8e:	f89a 3000 	ldrb.w	r3, [sl]
 801ed92:	2b2a      	cmp	r3, #42	@ 0x2a
 801ed94:	d015      	beq.n	801edc2 <_svfiprintf_r+0xfa>
 801ed96:	9a07      	ldr	r2, [sp, #28]
 801ed98:	4654      	mov	r4, sl
 801ed9a:	2000      	movs	r0, #0
 801ed9c:	f04f 0c0a 	mov.w	ip, #10
 801eda0:	4621      	mov	r1, r4
 801eda2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801eda6:	3b30      	subs	r3, #48	@ 0x30
 801eda8:	2b09      	cmp	r3, #9
 801edaa:	d94b      	bls.n	801ee44 <_svfiprintf_r+0x17c>
 801edac:	b1b0      	cbz	r0, 801eddc <_svfiprintf_r+0x114>
 801edae:	9207      	str	r2, [sp, #28]
 801edb0:	e014      	b.n	801eddc <_svfiprintf_r+0x114>
 801edb2:	eba0 0308 	sub.w	r3, r0, r8
 801edb6:	fa09 f303 	lsl.w	r3, r9, r3
 801edba:	4313      	orrs	r3, r2
 801edbc:	9304      	str	r3, [sp, #16]
 801edbe:	46a2      	mov	sl, r4
 801edc0:	e7d2      	b.n	801ed68 <_svfiprintf_r+0xa0>
 801edc2:	9b03      	ldr	r3, [sp, #12]
 801edc4:	1d19      	adds	r1, r3, #4
 801edc6:	681b      	ldr	r3, [r3, #0]
 801edc8:	9103      	str	r1, [sp, #12]
 801edca:	2b00      	cmp	r3, #0
 801edcc:	bfbb      	ittet	lt
 801edce:	425b      	neglt	r3, r3
 801edd0:	f042 0202 	orrlt.w	r2, r2, #2
 801edd4:	9307      	strge	r3, [sp, #28]
 801edd6:	9307      	strlt	r3, [sp, #28]
 801edd8:	bfb8      	it	lt
 801edda:	9204      	strlt	r2, [sp, #16]
 801eddc:	7823      	ldrb	r3, [r4, #0]
 801edde:	2b2e      	cmp	r3, #46	@ 0x2e
 801ede0:	d10a      	bne.n	801edf8 <_svfiprintf_r+0x130>
 801ede2:	7863      	ldrb	r3, [r4, #1]
 801ede4:	2b2a      	cmp	r3, #42	@ 0x2a
 801ede6:	d132      	bne.n	801ee4e <_svfiprintf_r+0x186>
 801ede8:	9b03      	ldr	r3, [sp, #12]
 801edea:	1d1a      	adds	r2, r3, #4
 801edec:	681b      	ldr	r3, [r3, #0]
 801edee:	9203      	str	r2, [sp, #12]
 801edf0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801edf4:	3402      	adds	r4, #2
 801edf6:	9305      	str	r3, [sp, #20]
 801edf8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801eebc <_svfiprintf_r+0x1f4>
 801edfc:	7821      	ldrb	r1, [r4, #0]
 801edfe:	2203      	movs	r2, #3
 801ee00:	4650      	mov	r0, sl
 801ee02:	f7e1 f9e5 	bl	80001d0 <memchr>
 801ee06:	b138      	cbz	r0, 801ee18 <_svfiprintf_r+0x150>
 801ee08:	9b04      	ldr	r3, [sp, #16]
 801ee0a:	eba0 000a 	sub.w	r0, r0, sl
 801ee0e:	2240      	movs	r2, #64	@ 0x40
 801ee10:	4082      	lsls	r2, r0
 801ee12:	4313      	orrs	r3, r2
 801ee14:	3401      	adds	r4, #1
 801ee16:	9304      	str	r3, [sp, #16]
 801ee18:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ee1c:	4824      	ldr	r0, [pc, #144]	@ (801eeb0 <_svfiprintf_r+0x1e8>)
 801ee1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801ee22:	2206      	movs	r2, #6
 801ee24:	f7e1 f9d4 	bl	80001d0 <memchr>
 801ee28:	2800      	cmp	r0, #0
 801ee2a:	d036      	beq.n	801ee9a <_svfiprintf_r+0x1d2>
 801ee2c:	4b21      	ldr	r3, [pc, #132]	@ (801eeb4 <_svfiprintf_r+0x1ec>)
 801ee2e:	bb1b      	cbnz	r3, 801ee78 <_svfiprintf_r+0x1b0>
 801ee30:	9b03      	ldr	r3, [sp, #12]
 801ee32:	3307      	adds	r3, #7
 801ee34:	f023 0307 	bic.w	r3, r3, #7
 801ee38:	3308      	adds	r3, #8
 801ee3a:	9303      	str	r3, [sp, #12]
 801ee3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ee3e:	4433      	add	r3, r6
 801ee40:	9309      	str	r3, [sp, #36]	@ 0x24
 801ee42:	e76a      	b.n	801ed1a <_svfiprintf_r+0x52>
 801ee44:	fb0c 3202 	mla	r2, ip, r2, r3
 801ee48:	460c      	mov	r4, r1
 801ee4a:	2001      	movs	r0, #1
 801ee4c:	e7a8      	b.n	801eda0 <_svfiprintf_r+0xd8>
 801ee4e:	2300      	movs	r3, #0
 801ee50:	3401      	adds	r4, #1
 801ee52:	9305      	str	r3, [sp, #20]
 801ee54:	4619      	mov	r1, r3
 801ee56:	f04f 0c0a 	mov.w	ip, #10
 801ee5a:	4620      	mov	r0, r4
 801ee5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ee60:	3a30      	subs	r2, #48	@ 0x30
 801ee62:	2a09      	cmp	r2, #9
 801ee64:	d903      	bls.n	801ee6e <_svfiprintf_r+0x1a6>
 801ee66:	2b00      	cmp	r3, #0
 801ee68:	d0c6      	beq.n	801edf8 <_svfiprintf_r+0x130>
 801ee6a:	9105      	str	r1, [sp, #20]
 801ee6c:	e7c4      	b.n	801edf8 <_svfiprintf_r+0x130>
 801ee6e:	fb0c 2101 	mla	r1, ip, r1, r2
 801ee72:	4604      	mov	r4, r0
 801ee74:	2301      	movs	r3, #1
 801ee76:	e7f0      	b.n	801ee5a <_svfiprintf_r+0x192>
 801ee78:	ab03      	add	r3, sp, #12
 801ee7a:	9300      	str	r3, [sp, #0]
 801ee7c:	462a      	mov	r2, r5
 801ee7e:	4b0e      	ldr	r3, [pc, #56]	@ (801eeb8 <_svfiprintf_r+0x1f0>)
 801ee80:	a904      	add	r1, sp, #16
 801ee82:	4638      	mov	r0, r7
 801ee84:	f3af 8000 	nop.w
 801ee88:	1c42      	adds	r2, r0, #1
 801ee8a:	4606      	mov	r6, r0
 801ee8c:	d1d6      	bne.n	801ee3c <_svfiprintf_r+0x174>
 801ee8e:	89ab      	ldrh	r3, [r5, #12]
 801ee90:	065b      	lsls	r3, r3, #25
 801ee92:	f53f af2d 	bmi.w	801ecf0 <_svfiprintf_r+0x28>
 801ee96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ee98:	e72c      	b.n	801ecf4 <_svfiprintf_r+0x2c>
 801ee9a:	ab03      	add	r3, sp, #12
 801ee9c:	9300      	str	r3, [sp, #0]
 801ee9e:	462a      	mov	r2, r5
 801eea0:	4b05      	ldr	r3, [pc, #20]	@ (801eeb8 <_svfiprintf_r+0x1f0>)
 801eea2:	a904      	add	r1, sp, #16
 801eea4:	4638      	mov	r0, r7
 801eea6:	f000 f9bb 	bl	801f220 <_printf_i>
 801eeaa:	e7ed      	b.n	801ee88 <_svfiprintf_r+0x1c0>
 801eeac:	08022d05 	.word	0x08022d05
 801eeb0:	08022d0f 	.word	0x08022d0f
 801eeb4:	00000000 	.word	0x00000000
 801eeb8:	0801ec11 	.word	0x0801ec11
 801eebc:	08022d0b 	.word	0x08022d0b

0801eec0 <__sfputc_r>:
 801eec0:	6893      	ldr	r3, [r2, #8]
 801eec2:	3b01      	subs	r3, #1
 801eec4:	2b00      	cmp	r3, #0
 801eec6:	b410      	push	{r4}
 801eec8:	6093      	str	r3, [r2, #8]
 801eeca:	da08      	bge.n	801eede <__sfputc_r+0x1e>
 801eecc:	6994      	ldr	r4, [r2, #24]
 801eece:	42a3      	cmp	r3, r4
 801eed0:	db01      	blt.n	801eed6 <__sfputc_r+0x16>
 801eed2:	290a      	cmp	r1, #10
 801eed4:	d103      	bne.n	801eede <__sfputc_r+0x1e>
 801eed6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801eeda:	f7ff bb16 	b.w	801e50a <__swbuf_r>
 801eede:	6813      	ldr	r3, [r2, #0]
 801eee0:	1c58      	adds	r0, r3, #1
 801eee2:	6010      	str	r0, [r2, #0]
 801eee4:	7019      	strb	r1, [r3, #0]
 801eee6:	4608      	mov	r0, r1
 801eee8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801eeec:	4770      	bx	lr

0801eeee <__sfputs_r>:
 801eeee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eef0:	4606      	mov	r6, r0
 801eef2:	460f      	mov	r7, r1
 801eef4:	4614      	mov	r4, r2
 801eef6:	18d5      	adds	r5, r2, r3
 801eef8:	42ac      	cmp	r4, r5
 801eefa:	d101      	bne.n	801ef00 <__sfputs_r+0x12>
 801eefc:	2000      	movs	r0, #0
 801eefe:	e007      	b.n	801ef10 <__sfputs_r+0x22>
 801ef00:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ef04:	463a      	mov	r2, r7
 801ef06:	4630      	mov	r0, r6
 801ef08:	f7ff ffda 	bl	801eec0 <__sfputc_r>
 801ef0c:	1c43      	adds	r3, r0, #1
 801ef0e:	d1f3      	bne.n	801eef8 <__sfputs_r+0xa>
 801ef10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ef14 <_vfiprintf_r>:
 801ef14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef18:	460d      	mov	r5, r1
 801ef1a:	b09d      	sub	sp, #116	@ 0x74
 801ef1c:	4614      	mov	r4, r2
 801ef1e:	4698      	mov	r8, r3
 801ef20:	4606      	mov	r6, r0
 801ef22:	b118      	cbz	r0, 801ef2c <_vfiprintf_r+0x18>
 801ef24:	6a03      	ldr	r3, [r0, #32]
 801ef26:	b90b      	cbnz	r3, 801ef2c <_vfiprintf_r+0x18>
 801ef28:	f7ff f9e4 	bl	801e2f4 <__sinit>
 801ef2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ef2e:	07d9      	lsls	r1, r3, #31
 801ef30:	d405      	bmi.n	801ef3e <_vfiprintf_r+0x2a>
 801ef32:	89ab      	ldrh	r3, [r5, #12]
 801ef34:	059a      	lsls	r2, r3, #22
 801ef36:	d402      	bmi.n	801ef3e <_vfiprintf_r+0x2a>
 801ef38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ef3a:	f7ff fd3a 	bl	801e9b2 <__retarget_lock_acquire_recursive>
 801ef3e:	89ab      	ldrh	r3, [r5, #12]
 801ef40:	071b      	lsls	r3, r3, #28
 801ef42:	d501      	bpl.n	801ef48 <_vfiprintf_r+0x34>
 801ef44:	692b      	ldr	r3, [r5, #16]
 801ef46:	b99b      	cbnz	r3, 801ef70 <_vfiprintf_r+0x5c>
 801ef48:	4629      	mov	r1, r5
 801ef4a:	4630      	mov	r0, r6
 801ef4c:	f7ff fb1c 	bl	801e588 <__swsetup_r>
 801ef50:	b170      	cbz	r0, 801ef70 <_vfiprintf_r+0x5c>
 801ef52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ef54:	07dc      	lsls	r4, r3, #31
 801ef56:	d504      	bpl.n	801ef62 <_vfiprintf_r+0x4e>
 801ef58:	f04f 30ff 	mov.w	r0, #4294967295
 801ef5c:	b01d      	add	sp, #116	@ 0x74
 801ef5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ef62:	89ab      	ldrh	r3, [r5, #12]
 801ef64:	0598      	lsls	r0, r3, #22
 801ef66:	d4f7      	bmi.n	801ef58 <_vfiprintf_r+0x44>
 801ef68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ef6a:	f7ff fd23 	bl	801e9b4 <__retarget_lock_release_recursive>
 801ef6e:	e7f3      	b.n	801ef58 <_vfiprintf_r+0x44>
 801ef70:	2300      	movs	r3, #0
 801ef72:	9309      	str	r3, [sp, #36]	@ 0x24
 801ef74:	2320      	movs	r3, #32
 801ef76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ef7a:	f8cd 800c 	str.w	r8, [sp, #12]
 801ef7e:	2330      	movs	r3, #48	@ 0x30
 801ef80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801f130 <_vfiprintf_r+0x21c>
 801ef84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ef88:	f04f 0901 	mov.w	r9, #1
 801ef8c:	4623      	mov	r3, r4
 801ef8e:	469a      	mov	sl, r3
 801ef90:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ef94:	b10a      	cbz	r2, 801ef9a <_vfiprintf_r+0x86>
 801ef96:	2a25      	cmp	r2, #37	@ 0x25
 801ef98:	d1f9      	bne.n	801ef8e <_vfiprintf_r+0x7a>
 801ef9a:	ebba 0b04 	subs.w	fp, sl, r4
 801ef9e:	d00b      	beq.n	801efb8 <_vfiprintf_r+0xa4>
 801efa0:	465b      	mov	r3, fp
 801efa2:	4622      	mov	r2, r4
 801efa4:	4629      	mov	r1, r5
 801efa6:	4630      	mov	r0, r6
 801efa8:	f7ff ffa1 	bl	801eeee <__sfputs_r>
 801efac:	3001      	adds	r0, #1
 801efae:	f000 80a7 	beq.w	801f100 <_vfiprintf_r+0x1ec>
 801efb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801efb4:	445a      	add	r2, fp
 801efb6:	9209      	str	r2, [sp, #36]	@ 0x24
 801efb8:	f89a 3000 	ldrb.w	r3, [sl]
 801efbc:	2b00      	cmp	r3, #0
 801efbe:	f000 809f 	beq.w	801f100 <_vfiprintf_r+0x1ec>
 801efc2:	2300      	movs	r3, #0
 801efc4:	f04f 32ff 	mov.w	r2, #4294967295
 801efc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801efcc:	f10a 0a01 	add.w	sl, sl, #1
 801efd0:	9304      	str	r3, [sp, #16]
 801efd2:	9307      	str	r3, [sp, #28]
 801efd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801efd8:	931a      	str	r3, [sp, #104]	@ 0x68
 801efda:	4654      	mov	r4, sl
 801efdc:	2205      	movs	r2, #5
 801efde:	f814 1b01 	ldrb.w	r1, [r4], #1
 801efe2:	4853      	ldr	r0, [pc, #332]	@ (801f130 <_vfiprintf_r+0x21c>)
 801efe4:	f7e1 f8f4 	bl	80001d0 <memchr>
 801efe8:	9a04      	ldr	r2, [sp, #16]
 801efea:	b9d8      	cbnz	r0, 801f024 <_vfiprintf_r+0x110>
 801efec:	06d1      	lsls	r1, r2, #27
 801efee:	bf44      	itt	mi
 801eff0:	2320      	movmi	r3, #32
 801eff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801eff6:	0713      	lsls	r3, r2, #28
 801eff8:	bf44      	itt	mi
 801effa:	232b      	movmi	r3, #43	@ 0x2b
 801effc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f000:	f89a 3000 	ldrb.w	r3, [sl]
 801f004:	2b2a      	cmp	r3, #42	@ 0x2a
 801f006:	d015      	beq.n	801f034 <_vfiprintf_r+0x120>
 801f008:	9a07      	ldr	r2, [sp, #28]
 801f00a:	4654      	mov	r4, sl
 801f00c:	2000      	movs	r0, #0
 801f00e:	f04f 0c0a 	mov.w	ip, #10
 801f012:	4621      	mov	r1, r4
 801f014:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f018:	3b30      	subs	r3, #48	@ 0x30
 801f01a:	2b09      	cmp	r3, #9
 801f01c:	d94b      	bls.n	801f0b6 <_vfiprintf_r+0x1a2>
 801f01e:	b1b0      	cbz	r0, 801f04e <_vfiprintf_r+0x13a>
 801f020:	9207      	str	r2, [sp, #28]
 801f022:	e014      	b.n	801f04e <_vfiprintf_r+0x13a>
 801f024:	eba0 0308 	sub.w	r3, r0, r8
 801f028:	fa09 f303 	lsl.w	r3, r9, r3
 801f02c:	4313      	orrs	r3, r2
 801f02e:	9304      	str	r3, [sp, #16]
 801f030:	46a2      	mov	sl, r4
 801f032:	e7d2      	b.n	801efda <_vfiprintf_r+0xc6>
 801f034:	9b03      	ldr	r3, [sp, #12]
 801f036:	1d19      	adds	r1, r3, #4
 801f038:	681b      	ldr	r3, [r3, #0]
 801f03a:	9103      	str	r1, [sp, #12]
 801f03c:	2b00      	cmp	r3, #0
 801f03e:	bfbb      	ittet	lt
 801f040:	425b      	neglt	r3, r3
 801f042:	f042 0202 	orrlt.w	r2, r2, #2
 801f046:	9307      	strge	r3, [sp, #28]
 801f048:	9307      	strlt	r3, [sp, #28]
 801f04a:	bfb8      	it	lt
 801f04c:	9204      	strlt	r2, [sp, #16]
 801f04e:	7823      	ldrb	r3, [r4, #0]
 801f050:	2b2e      	cmp	r3, #46	@ 0x2e
 801f052:	d10a      	bne.n	801f06a <_vfiprintf_r+0x156>
 801f054:	7863      	ldrb	r3, [r4, #1]
 801f056:	2b2a      	cmp	r3, #42	@ 0x2a
 801f058:	d132      	bne.n	801f0c0 <_vfiprintf_r+0x1ac>
 801f05a:	9b03      	ldr	r3, [sp, #12]
 801f05c:	1d1a      	adds	r2, r3, #4
 801f05e:	681b      	ldr	r3, [r3, #0]
 801f060:	9203      	str	r2, [sp, #12]
 801f062:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f066:	3402      	adds	r4, #2
 801f068:	9305      	str	r3, [sp, #20]
 801f06a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801f140 <_vfiprintf_r+0x22c>
 801f06e:	7821      	ldrb	r1, [r4, #0]
 801f070:	2203      	movs	r2, #3
 801f072:	4650      	mov	r0, sl
 801f074:	f7e1 f8ac 	bl	80001d0 <memchr>
 801f078:	b138      	cbz	r0, 801f08a <_vfiprintf_r+0x176>
 801f07a:	9b04      	ldr	r3, [sp, #16]
 801f07c:	eba0 000a 	sub.w	r0, r0, sl
 801f080:	2240      	movs	r2, #64	@ 0x40
 801f082:	4082      	lsls	r2, r0
 801f084:	4313      	orrs	r3, r2
 801f086:	3401      	adds	r4, #1
 801f088:	9304      	str	r3, [sp, #16]
 801f08a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f08e:	4829      	ldr	r0, [pc, #164]	@ (801f134 <_vfiprintf_r+0x220>)
 801f090:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f094:	2206      	movs	r2, #6
 801f096:	f7e1 f89b 	bl	80001d0 <memchr>
 801f09a:	2800      	cmp	r0, #0
 801f09c:	d03f      	beq.n	801f11e <_vfiprintf_r+0x20a>
 801f09e:	4b26      	ldr	r3, [pc, #152]	@ (801f138 <_vfiprintf_r+0x224>)
 801f0a0:	bb1b      	cbnz	r3, 801f0ea <_vfiprintf_r+0x1d6>
 801f0a2:	9b03      	ldr	r3, [sp, #12]
 801f0a4:	3307      	adds	r3, #7
 801f0a6:	f023 0307 	bic.w	r3, r3, #7
 801f0aa:	3308      	adds	r3, #8
 801f0ac:	9303      	str	r3, [sp, #12]
 801f0ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f0b0:	443b      	add	r3, r7
 801f0b2:	9309      	str	r3, [sp, #36]	@ 0x24
 801f0b4:	e76a      	b.n	801ef8c <_vfiprintf_r+0x78>
 801f0b6:	fb0c 3202 	mla	r2, ip, r2, r3
 801f0ba:	460c      	mov	r4, r1
 801f0bc:	2001      	movs	r0, #1
 801f0be:	e7a8      	b.n	801f012 <_vfiprintf_r+0xfe>
 801f0c0:	2300      	movs	r3, #0
 801f0c2:	3401      	adds	r4, #1
 801f0c4:	9305      	str	r3, [sp, #20]
 801f0c6:	4619      	mov	r1, r3
 801f0c8:	f04f 0c0a 	mov.w	ip, #10
 801f0cc:	4620      	mov	r0, r4
 801f0ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f0d2:	3a30      	subs	r2, #48	@ 0x30
 801f0d4:	2a09      	cmp	r2, #9
 801f0d6:	d903      	bls.n	801f0e0 <_vfiprintf_r+0x1cc>
 801f0d8:	2b00      	cmp	r3, #0
 801f0da:	d0c6      	beq.n	801f06a <_vfiprintf_r+0x156>
 801f0dc:	9105      	str	r1, [sp, #20]
 801f0de:	e7c4      	b.n	801f06a <_vfiprintf_r+0x156>
 801f0e0:	fb0c 2101 	mla	r1, ip, r1, r2
 801f0e4:	4604      	mov	r4, r0
 801f0e6:	2301      	movs	r3, #1
 801f0e8:	e7f0      	b.n	801f0cc <_vfiprintf_r+0x1b8>
 801f0ea:	ab03      	add	r3, sp, #12
 801f0ec:	9300      	str	r3, [sp, #0]
 801f0ee:	462a      	mov	r2, r5
 801f0f0:	4b12      	ldr	r3, [pc, #72]	@ (801f13c <_vfiprintf_r+0x228>)
 801f0f2:	a904      	add	r1, sp, #16
 801f0f4:	4630      	mov	r0, r6
 801f0f6:	f3af 8000 	nop.w
 801f0fa:	4607      	mov	r7, r0
 801f0fc:	1c78      	adds	r0, r7, #1
 801f0fe:	d1d6      	bne.n	801f0ae <_vfiprintf_r+0x19a>
 801f100:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f102:	07d9      	lsls	r1, r3, #31
 801f104:	d405      	bmi.n	801f112 <_vfiprintf_r+0x1fe>
 801f106:	89ab      	ldrh	r3, [r5, #12]
 801f108:	059a      	lsls	r2, r3, #22
 801f10a:	d402      	bmi.n	801f112 <_vfiprintf_r+0x1fe>
 801f10c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f10e:	f7ff fc51 	bl	801e9b4 <__retarget_lock_release_recursive>
 801f112:	89ab      	ldrh	r3, [r5, #12]
 801f114:	065b      	lsls	r3, r3, #25
 801f116:	f53f af1f 	bmi.w	801ef58 <_vfiprintf_r+0x44>
 801f11a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f11c:	e71e      	b.n	801ef5c <_vfiprintf_r+0x48>
 801f11e:	ab03      	add	r3, sp, #12
 801f120:	9300      	str	r3, [sp, #0]
 801f122:	462a      	mov	r2, r5
 801f124:	4b05      	ldr	r3, [pc, #20]	@ (801f13c <_vfiprintf_r+0x228>)
 801f126:	a904      	add	r1, sp, #16
 801f128:	4630      	mov	r0, r6
 801f12a:	f000 f879 	bl	801f220 <_printf_i>
 801f12e:	e7e4      	b.n	801f0fa <_vfiprintf_r+0x1e6>
 801f130:	08022d05 	.word	0x08022d05
 801f134:	08022d0f 	.word	0x08022d0f
 801f138:	00000000 	.word	0x00000000
 801f13c:	0801eeef 	.word	0x0801eeef
 801f140:	08022d0b 	.word	0x08022d0b

0801f144 <_printf_common>:
 801f144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f148:	4616      	mov	r6, r2
 801f14a:	4698      	mov	r8, r3
 801f14c:	688a      	ldr	r2, [r1, #8]
 801f14e:	690b      	ldr	r3, [r1, #16]
 801f150:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801f154:	4293      	cmp	r3, r2
 801f156:	bfb8      	it	lt
 801f158:	4613      	movlt	r3, r2
 801f15a:	6033      	str	r3, [r6, #0]
 801f15c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801f160:	4607      	mov	r7, r0
 801f162:	460c      	mov	r4, r1
 801f164:	b10a      	cbz	r2, 801f16a <_printf_common+0x26>
 801f166:	3301      	adds	r3, #1
 801f168:	6033      	str	r3, [r6, #0]
 801f16a:	6823      	ldr	r3, [r4, #0]
 801f16c:	0699      	lsls	r1, r3, #26
 801f16e:	bf42      	ittt	mi
 801f170:	6833      	ldrmi	r3, [r6, #0]
 801f172:	3302      	addmi	r3, #2
 801f174:	6033      	strmi	r3, [r6, #0]
 801f176:	6825      	ldr	r5, [r4, #0]
 801f178:	f015 0506 	ands.w	r5, r5, #6
 801f17c:	d106      	bne.n	801f18c <_printf_common+0x48>
 801f17e:	f104 0a19 	add.w	sl, r4, #25
 801f182:	68e3      	ldr	r3, [r4, #12]
 801f184:	6832      	ldr	r2, [r6, #0]
 801f186:	1a9b      	subs	r3, r3, r2
 801f188:	42ab      	cmp	r3, r5
 801f18a:	dc26      	bgt.n	801f1da <_printf_common+0x96>
 801f18c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801f190:	6822      	ldr	r2, [r4, #0]
 801f192:	3b00      	subs	r3, #0
 801f194:	bf18      	it	ne
 801f196:	2301      	movne	r3, #1
 801f198:	0692      	lsls	r2, r2, #26
 801f19a:	d42b      	bmi.n	801f1f4 <_printf_common+0xb0>
 801f19c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801f1a0:	4641      	mov	r1, r8
 801f1a2:	4638      	mov	r0, r7
 801f1a4:	47c8      	blx	r9
 801f1a6:	3001      	adds	r0, #1
 801f1a8:	d01e      	beq.n	801f1e8 <_printf_common+0xa4>
 801f1aa:	6823      	ldr	r3, [r4, #0]
 801f1ac:	6922      	ldr	r2, [r4, #16]
 801f1ae:	f003 0306 	and.w	r3, r3, #6
 801f1b2:	2b04      	cmp	r3, #4
 801f1b4:	bf02      	ittt	eq
 801f1b6:	68e5      	ldreq	r5, [r4, #12]
 801f1b8:	6833      	ldreq	r3, [r6, #0]
 801f1ba:	1aed      	subeq	r5, r5, r3
 801f1bc:	68a3      	ldr	r3, [r4, #8]
 801f1be:	bf0c      	ite	eq
 801f1c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801f1c4:	2500      	movne	r5, #0
 801f1c6:	4293      	cmp	r3, r2
 801f1c8:	bfc4      	itt	gt
 801f1ca:	1a9b      	subgt	r3, r3, r2
 801f1cc:	18ed      	addgt	r5, r5, r3
 801f1ce:	2600      	movs	r6, #0
 801f1d0:	341a      	adds	r4, #26
 801f1d2:	42b5      	cmp	r5, r6
 801f1d4:	d11a      	bne.n	801f20c <_printf_common+0xc8>
 801f1d6:	2000      	movs	r0, #0
 801f1d8:	e008      	b.n	801f1ec <_printf_common+0xa8>
 801f1da:	2301      	movs	r3, #1
 801f1dc:	4652      	mov	r2, sl
 801f1de:	4641      	mov	r1, r8
 801f1e0:	4638      	mov	r0, r7
 801f1e2:	47c8      	blx	r9
 801f1e4:	3001      	adds	r0, #1
 801f1e6:	d103      	bne.n	801f1f0 <_printf_common+0xac>
 801f1e8:	f04f 30ff 	mov.w	r0, #4294967295
 801f1ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f1f0:	3501      	adds	r5, #1
 801f1f2:	e7c6      	b.n	801f182 <_printf_common+0x3e>
 801f1f4:	18e1      	adds	r1, r4, r3
 801f1f6:	1c5a      	adds	r2, r3, #1
 801f1f8:	2030      	movs	r0, #48	@ 0x30
 801f1fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801f1fe:	4422      	add	r2, r4
 801f200:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801f204:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801f208:	3302      	adds	r3, #2
 801f20a:	e7c7      	b.n	801f19c <_printf_common+0x58>
 801f20c:	2301      	movs	r3, #1
 801f20e:	4622      	mov	r2, r4
 801f210:	4641      	mov	r1, r8
 801f212:	4638      	mov	r0, r7
 801f214:	47c8      	blx	r9
 801f216:	3001      	adds	r0, #1
 801f218:	d0e6      	beq.n	801f1e8 <_printf_common+0xa4>
 801f21a:	3601      	adds	r6, #1
 801f21c:	e7d9      	b.n	801f1d2 <_printf_common+0x8e>
	...

0801f220 <_printf_i>:
 801f220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801f224:	7e0f      	ldrb	r7, [r1, #24]
 801f226:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801f228:	2f78      	cmp	r7, #120	@ 0x78
 801f22a:	4691      	mov	r9, r2
 801f22c:	4680      	mov	r8, r0
 801f22e:	460c      	mov	r4, r1
 801f230:	469a      	mov	sl, r3
 801f232:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801f236:	d807      	bhi.n	801f248 <_printf_i+0x28>
 801f238:	2f62      	cmp	r7, #98	@ 0x62
 801f23a:	d80a      	bhi.n	801f252 <_printf_i+0x32>
 801f23c:	2f00      	cmp	r7, #0
 801f23e:	f000 80d1 	beq.w	801f3e4 <_printf_i+0x1c4>
 801f242:	2f58      	cmp	r7, #88	@ 0x58
 801f244:	f000 80b8 	beq.w	801f3b8 <_printf_i+0x198>
 801f248:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f24c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801f250:	e03a      	b.n	801f2c8 <_printf_i+0xa8>
 801f252:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801f256:	2b15      	cmp	r3, #21
 801f258:	d8f6      	bhi.n	801f248 <_printf_i+0x28>
 801f25a:	a101      	add	r1, pc, #4	@ (adr r1, 801f260 <_printf_i+0x40>)
 801f25c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801f260:	0801f2b9 	.word	0x0801f2b9
 801f264:	0801f2cd 	.word	0x0801f2cd
 801f268:	0801f249 	.word	0x0801f249
 801f26c:	0801f249 	.word	0x0801f249
 801f270:	0801f249 	.word	0x0801f249
 801f274:	0801f249 	.word	0x0801f249
 801f278:	0801f2cd 	.word	0x0801f2cd
 801f27c:	0801f249 	.word	0x0801f249
 801f280:	0801f249 	.word	0x0801f249
 801f284:	0801f249 	.word	0x0801f249
 801f288:	0801f249 	.word	0x0801f249
 801f28c:	0801f3cb 	.word	0x0801f3cb
 801f290:	0801f2f7 	.word	0x0801f2f7
 801f294:	0801f385 	.word	0x0801f385
 801f298:	0801f249 	.word	0x0801f249
 801f29c:	0801f249 	.word	0x0801f249
 801f2a0:	0801f3ed 	.word	0x0801f3ed
 801f2a4:	0801f249 	.word	0x0801f249
 801f2a8:	0801f2f7 	.word	0x0801f2f7
 801f2ac:	0801f249 	.word	0x0801f249
 801f2b0:	0801f249 	.word	0x0801f249
 801f2b4:	0801f38d 	.word	0x0801f38d
 801f2b8:	6833      	ldr	r3, [r6, #0]
 801f2ba:	1d1a      	adds	r2, r3, #4
 801f2bc:	681b      	ldr	r3, [r3, #0]
 801f2be:	6032      	str	r2, [r6, #0]
 801f2c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f2c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801f2c8:	2301      	movs	r3, #1
 801f2ca:	e09c      	b.n	801f406 <_printf_i+0x1e6>
 801f2cc:	6833      	ldr	r3, [r6, #0]
 801f2ce:	6820      	ldr	r0, [r4, #0]
 801f2d0:	1d19      	adds	r1, r3, #4
 801f2d2:	6031      	str	r1, [r6, #0]
 801f2d4:	0606      	lsls	r6, r0, #24
 801f2d6:	d501      	bpl.n	801f2dc <_printf_i+0xbc>
 801f2d8:	681d      	ldr	r5, [r3, #0]
 801f2da:	e003      	b.n	801f2e4 <_printf_i+0xc4>
 801f2dc:	0645      	lsls	r5, r0, #25
 801f2de:	d5fb      	bpl.n	801f2d8 <_printf_i+0xb8>
 801f2e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801f2e4:	2d00      	cmp	r5, #0
 801f2e6:	da03      	bge.n	801f2f0 <_printf_i+0xd0>
 801f2e8:	232d      	movs	r3, #45	@ 0x2d
 801f2ea:	426d      	negs	r5, r5
 801f2ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f2f0:	4858      	ldr	r0, [pc, #352]	@ (801f454 <_printf_i+0x234>)
 801f2f2:	230a      	movs	r3, #10
 801f2f4:	e011      	b.n	801f31a <_printf_i+0xfa>
 801f2f6:	6821      	ldr	r1, [r4, #0]
 801f2f8:	6833      	ldr	r3, [r6, #0]
 801f2fa:	0608      	lsls	r0, r1, #24
 801f2fc:	f853 5b04 	ldr.w	r5, [r3], #4
 801f300:	d402      	bmi.n	801f308 <_printf_i+0xe8>
 801f302:	0649      	lsls	r1, r1, #25
 801f304:	bf48      	it	mi
 801f306:	b2ad      	uxthmi	r5, r5
 801f308:	2f6f      	cmp	r7, #111	@ 0x6f
 801f30a:	4852      	ldr	r0, [pc, #328]	@ (801f454 <_printf_i+0x234>)
 801f30c:	6033      	str	r3, [r6, #0]
 801f30e:	bf14      	ite	ne
 801f310:	230a      	movne	r3, #10
 801f312:	2308      	moveq	r3, #8
 801f314:	2100      	movs	r1, #0
 801f316:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801f31a:	6866      	ldr	r6, [r4, #4]
 801f31c:	60a6      	str	r6, [r4, #8]
 801f31e:	2e00      	cmp	r6, #0
 801f320:	db05      	blt.n	801f32e <_printf_i+0x10e>
 801f322:	6821      	ldr	r1, [r4, #0]
 801f324:	432e      	orrs	r6, r5
 801f326:	f021 0104 	bic.w	r1, r1, #4
 801f32a:	6021      	str	r1, [r4, #0]
 801f32c:	d04b      	beq.n	801f3c6 <_printf_i+0x1a6>
 801f32e:	4616      	mov	r6, r2
 801f330:	fbb5 f1f3 	udiv	r1, r5, r3
 801f334:	fb03 5711 	mls	r7, r3, r1, r5
 801f338:	5dc7      	ldrb	r7, [r0, r7]
 801f33a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801f33e:	462f      	mov	r7, r5
 801f340:	42bb      	cmp	r3, r7
 801f342:	460d      	mov	r5, r1
 801f344:	d9f4      	bls.n	801f330 <_printf_i+0x110>
 801f346:	2b08      	cmp	r3, #8
 801f348:	d10b      	bne.n	801f362 <_printf_i+0x142>
 801f34a:	6823      	ldr	r3, [r4, #0]
 801f34c:	07df      	lsls	r7, r3, #31
 801f34e:	d508      	bpl.n	801f362 <_printf_i+0x142>
 801f350:	6923      	ldr	r3, [r4, #16]
 801f352:	6861      	ldr	r1, [r4, #4]
 801f354:	4299      	cmp	r1, r3
 801f356:	bfde      	ittt	le
 801f358:	2330      	movle	r3, #48	@ 0x30
 801f35a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801f35e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801f362:	1b92      	subs	r2, r2, r6
 801f364:	6122      	str	r2, [r4, #16]
 801f366:	f8cd a000 	str.w	sl, [sp]
 801f36a:	464b      	mov	r3, r9
 801f36c:	aa03      	add	r2, sp, #12
 801f36e:	4621      	mov	r1, r4
 801f370:	4640      	mov	r0, r8
 801f372:	f7ff fee7 	bl	801f144 <_printf_common>
 801f376:	3001      	adds	r0, #1
 801f378:	d14a      	bne.n	801f410 <_printf_i+0x1f0>
 801f37a:	f04f 30ff 	mov.w	r0, #4294967295
 801f37e:	b004      	add	sp, #16
 801f380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f384:	6823      	ldr	r3, [r4, #0]
 801f386:	f043 0320 	orr.w	r3, r3, #32
 801f38a:	6023      	str	r3, [r4, #0]
 801f38c:	4832      	ldr	r0, [pc, #200]	@ (801f458 <_printf_i+0x238>)
 801f38e:	2778      	movs	r7, #120	@ 0x78
 801f390:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801f394:	6823      	ldr	r3, [r4, #0]
 801f396:	6831      	ldr	r1, [r6, #0]
 801f398:	061f      	lsls	r7, r3, #24
 801f39a:	f851 5b04 	ldr.w	r5, [r1], #4
 801f39e:	d402      	bmi.n	801f3a6 <_printf_i+0x186>
 801f3a0:	065f      	lsls	r7, r3, #25
 801f3a2:	bf48      	it	mi
 801f3a4:	b2ad      	uxthmi	r5, r5
 801f3a6:	6031      	str	r1, [r6, #0]
 801f3a8:	07d9      	lsls	r1, r3, #31
 801f3aa:	bf44      	itt	mi
 801f3ac:	f043 0320 	orrmi.w	r3, r3, #32
 801f3b0:	6023      	strmi	r3, [r4, #0]
 801f3b2:	b11d      	cbz	r5, 801f3bc <_printf_i+0x19c>
 801f3b4:	2310      	movs	r3, #16
 801f3b6:	e7ad      	b.n	801f314 <_printf_i+0xf4>
 801f3b8:	4826      	ldr	r0, [pc, #152]	@ (801f454 <_printf_i+0x234>)
 801f3ba:	e7e9      	b.n	801f390 <_printf_i+0x170>
 801f3bc:	6823      	ldr	r3, [r4, #0]
 801f3be:	f023 0320 	bic.w	r3, r3, #32
 801f3c2:	6023      	str	r3, [r4, #0]
 801f3c4:	e7f6      	b.n	801f3b4 <_printf_i+0x194>
 801f3c6:	4616      	mov	r6, r2
 801f3c8:	e7bd      	b.n	801f346 <_printf_i+0x126>
 801f3ca:	6833      	ldr	r3, [r6, #0]
 801f3cc:	6825      	ldr	r5, [r4, #0]
 801f3ce:	6961      	ldr	r1, [r4, #20]
 801f3d0:	1d18      	adds	r0, r3, #4
 801f3d2:	6030      	str	r0, [r6, #0]
 801f3d4:	062e      	lsls	r6, r5, #24
 801f3d6:	681b      	ldr	r3, [r3, #0]
 801f3d8:	d501      	bpl.n	801f3de <_printf_i+0x1be>
 801f3da:	6019      	str	r1, [r3, #0]
 801f3dc:	e002      	b.n	801f3e4 <_printf_i+0x1c4>
 801f3de:	0668      	lsls	r0, r5, #25
 801f3e0:	d5fb      	bpl.n	801f3da <_printf_i+0x1ba>
 801f3e2:	8019      	strh	r1, [r3, #0]
 801f3e4:	2300      	movs	r3, #0
 801f3e6:	6123      	str	r3, [r4, #16]
 801f3e8:	4616      	mov	r6, r2
 801f3ea:	e7bc      	b.n	801f366 <_printf_i+0x146>
 801f3ec:	6833      	ldr	r3, [r6, #0]
 801f3ee:	1d1a      	adds	r2, r3, #4
 801f3f0:	6032      	str	r2, [r6, #0]
 801f3f2:	681e      	ldr	r6, [r3, #0]
 801f3f4:	6862      	ldr	r2, [r4, #4]
 801f3f6:	2100      	movs	r1, #0
 801f3f8:	4630      	mov	r0, r6
 801f3fa:	f7e0 fee9 	bl	80001d0 <memchr>
 801f3fe:	b108      	cbz	r0, 801f404 <_printf_i+0x1e4>
 801f400:	1b80      	subs	r0, r0, r6
 801f402:	6060      	str	r0, [r4, #4]
 801f404:	6863      	ldr	r3, [r4, #4]
 801f406:	6123      	str	r3, [r4, #16]
 801f408:	2300      	movs	r3, #0
 801f40a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f40e:	e7aa      	b.n	801f366 <_printf_i+0x146>
 801f410:	6923      	ldr	r3, [r4, #16]
 801f412:	4632      	mov	r2, r6
 801f414:	4649      	mov	r1, r9
 801f416:	4640      	mov	r0, r8
 801f418:	47d0      	blx	sl
 801f41a:	3001      	adds	r0, #1
 801f41c:	d0ad      	beq.n	801f37a <_printf_i+0x15a>
 801f41e:	6823      	ldr	r3, [r4, #0]
 801f420:	079b      	lsls	r3, r3, #30
 801f422:	d413      	bmi.n	801f44c <_printf_i+0x22c>
 801f424:	68e0      	ldr	r0, [r4, #12]
 801f426:	9b03      	ldr	r3, [sp, #12]
 801f428:	4298      	cmp	r0, r3
 801f42a:	bfb8      	it	lt
 801f42c:	4618      	movlt	r0, r3
 801f42e:	e7a6      	b.n	801f37e <_printf_i+0x15e>
 801f430:	2301      	movs	r3, #1
 801f432:	4632      	mov	r2, r6
 801f434:	4649      	mov	r1, r9
 801f436:	4640      	mov	r0, r8
 801f438:	47d0      	blx	sl
 801f43a:	3001      	adds	r0, #1
 801f43c:	d09d      	beq.n	801f37a <_printf_i+0x15a>
 801f43e:	3501      	adds	r5, #1
 801f440:	68e3      	ldr	r3, [r4, #12]
 801f442:	9903      	ldr	r1, [sp, #12]
 801f444:	1a5b      	subs	r3, r3, r1
 801f446:	42ab      	cmp	r3, r5
 801f448:	dcf2      	bgt.n	801f430 <_printf_i+0x210>
 801f44a:	e7eb      	b.n	801f424 <_printf_i+0x204>
 801f44c:	2500      	movs	r5, #0
 801f44e:	f104 0619 	add.w	r6, r4, #25
 801f452:	e7f5      	b.n	801f440 <_printf_i+0x220>
 801f454:	08022d16 	.word	0x08022d16
 801f458:	08022d27 	.word	0x08022d27

0801f45c <__sflush_r>:
 801f45c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f464:	0716      	lsls	r6, r2, #28
 801f466:	4605      	mov	r5, r0
 801f468:	460c      	mov	r4, r1
 801f46a:	d454      	bmi.n	801f516 <__sflush_r+0xba>
 801f46c:	684b      	ldr	r3, [r1, #4]
 801f46e:	2b00      	cmp	r3, #0
 801f470:	dc02      	bgt.n	801f478 <__sflush_r+0x1c>
 801f472:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f474:	2b00      	cmp	r3, #0
 801f476:	dd48      	ble.n	801f50a <__sflush_r+0xae>
 801f478:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f47a:	2e00      	cmp	r6, #0
 801f47c:	d045      	beq.n	801f50a <__sflush_r+0xae>
 801f47e:	2300      	movs	r3, #0
 801f480:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f484:	682f      	ldr	r7, [r5, #0]
 801f486:	6a21      	ldr	r1, [r4, #32]
 801f488:	602b      	str	r3, [r5, #0]
 801f48a:	d030      	beq.n	801f4ee <__sflush_r+0x92>
 801f48c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f48e:	89a3      	ldrh	r3, [r4, #12]
 801f490:	0759      	lsls	r1, r3, #29
 801f492:	d505      	bpl.n	801f4a0 <__sflush_r+0x44>
 801f494:	6863      	ldr	r3, [r4, #4]
 801f496:	1ad2      	subs	r2, r2, r3
 801f498:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f49a:	b10b      	cbz	r3, 801f4a0 <__sflush_r+0x44>
 801f49c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f49e:	1ad2      	subs	r2, r2, r3
 801f4a0:	2300      	movs	r3, #0
 801f4a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f4a4:	6a21      	ldr	r1, [r4, #32]
 801f4a6:	4628      	mov	r0, r5
 801f4a8:	47b0      	blx	r6
 801f4aa:	1c43      	adds	r3, r0, #1
 801f4ac:	89a3      	ldrh	r3, [r4, #12]
 801f4ae:	d106      	bne.n	801f4be <__sflush_r+0x62>
 801f4b0:	6829      	ldr	r1, [r5, #0]
 801f4b2:	291d      	cmp	r1, #29
 801f4b4:	d82b      	bhi.n	801f50e <__sflush_r+0xb2>
 801f4b6:	4a2a      	ldr	r2, [pc, #168]	@ (801f560 <__sflush_r+0x104>)
 801f4b8:	40ca      	lsrs	r2, r1
 801f4ba:	07d6      	lsls	r6, r2, #31
 801f4bc:	d527      	bpl.n	801f50e <__sflush_r+0xb2>
 801f4be:	2200      	movs	r2, #0
 801f4c0:	6062      	str	r2, [r4, #4]
 801f4c2:	04d9      	lsls	r1, r3, #19
 801f4c4:	6922      	ldr	r2, [r4, #16]
 801f4c6:	6022      	str	r2, [r4, #0]
 801f4c8:	d504      	bpl.n	801f4d4 <__sflush_r+0x78>
 801f4ca:	1c42      	adds	r2, r0, #1
 801f4cc:	d101      	bne.n	801f4d2 <__sflush_r+0x76>
 801f4ce:	682b      	ldr	r3, [r5, #0]
 801f4d0:	b903      	cbnz	r3, 801f4d4 <__sflush_r+0x78>
 801f4d2:	6560      	str	r0, [r4, #84]	@ 0x54
 801f4d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f4d6:	602f      	str	r7, [r5, #0]
 801f4d8:	b1b9      	cbz	r1, 801f50a <__sflush_r+0xae>
 801f4da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f4de:	4299      	cmp	r1, r3
 801f4e0:	d002      	beq.n	801f4e8 <__sflush_r+0x8c>
 801f4e2:	4628      	mov	r0, r5
 801f4e4:	f7ff fa94 	bl	801ea10 <_free_r>
 801f4e8:	2300      	movs	r3, #0
 801f4ea:	6363      	str	r3, [r4, #52]	@ 0x34
 801f4ec:	e00d      	b.n	801f50a <__sflush_r+0xae>
 801f4ee:	2301      	movs	r3, #1
 801f4f0:	4628      	mov	r0, r5
 801f4f2:	47b0      	blx	r6
 801f4f4:	4602      	mov	r2, r0
 801f4f6:	1c50      	adds	r0, r2, #1
 801f4f8:	d1c9      	bne.n	801f48e <__sflush_r+0x32>
 801f4fa:	682b      	ldr	r3, [r5, #0]
 801f4fc:	2b00      	cmp	r3, #0
 801f4fe:	d0c6      	beq.n	801f48e <__sflush_r+0x32>
 801f500:	2b1d      	cmp	r3, #29
 801f502:	d001      	beq.n	801f508 <__sflush_r+0xac>
 801f504:	2b16      	cmp	r3, #22
 801f506:	d11e      	bne.n	801f546 <__sflush_r+0xea>
 801f508:	602f      	str	r7, [r5, #0]
 801f50a:	2000      	movs	r0, #0
 801f50c:	e022      	b.n	801f554 <__sflush_r+0xf8>
 801f50e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f512:	b21b      	sxth	r3, r3
 801f514:	e01b      	b.n	801f54e <__sflush_r+0xf2>
 801f516:	690f      	ldr	r7, [r1, #16]
 801f518:	2f00      	cmp	r7, #0
 801f51a:	d0f6      	beq.n	801f50a <__sflush_r+0xae>
 801f51c:	0793      	lsls	r3, r2, #30
 801f51e:	680e      	ldr	r6, [r1, #0]
 801f520:	bf08      	it	eq
 801f522:	694b      	ldreq	r3, [r1, #20]
 801f524:	600f      	str	r7, [r1, #0]
 801f526:	bf18      	it	ne
 801f528:	2300      	movne	r3, #0
 801f52a:	eba6 0807 	sub.w	r8, r6, r7
 801f52e:	608b      	str	r3, [r1, #8]
 801f530:	f1b8 0f00 	cmp.w	r8, #0
 801f534:	dde9      	ble.n	801f50a <__sflush_r+0xae>
 801f536:	6a21      	ldr	r1, [r4, #32]
 801f538:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801f53a:	4643      	mov	r3, r8
 801f53c:	463a      	mov	r2, r7
 801f53e:	4628      	mov	r0, r5
 801f540:	47b0      	blx	r6
 801f542:	2800      	cmp	r0, #0
 801f544:	dc08      	bgt.n	801f558 <__sflush_r+0xfc>
 801f546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f54a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f54e:	81a3      	strh	r3, [r4, #12]
 801f550:	f04f 30ff 	mov.w	r0, #4294967295
 801f554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f558:	4407      	add	r7, r0
 801f55a:	eba8 0800 	sub.w	r8, r8, r0
 801f55e:	e7e7      	b.n	801f530 <__sflush_r+0xd4>
 801f560:	20400001 	.word	0x20400001

0801f564 <_fflush_r>:
 801f564:	b538      	push	{r3, r4, r5, lr}
 801f566:	690b      	ldr	r3, [r1, #16]
 801f568:	4605      	mov	r5, r0
 801f56a:	460c      	mov	r4, r1
 801f56c:	b913      	cbnz	r3, 801f574 <_fflush_r+0x10>
 801f56e:	2500      	movs	r5, #0
 801f570:	4628      	mov	r0, r5
 801f572:	bd38      	pop	{r3, r4, r5, pc}
 801f574:	b118      	cbz	r0, 801f57e <_fflush_r+0x1a>
 801f576:	6a03      	ldr	r3, [r0, #32]
 801f578:	b90b      	cbnz	r3, 801f57e <_fflush_r+0x1a>
 801f57a:	f7fe febb 	bl	801e2f4 <__sinit>
 801f57e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f582:	2b00      	cmp	r3, #0
 801f584:	d0f3      	beq.n	801f56e <_fflush_r+0xa>
 801f586:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f588:	07d0      	lsls	r0, r2, #31
 801f58a:	d404      	bmi.n	801f596 <_fflush_r+0x32>
 801f58c:	0599      	lsls	r1, r3, #22
 801f58e:	d402      	bmi.n	801f596 <_fflush_r+0x32>
 801f590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f592:	f7ff fa0e 	bl	801e9b2 <__retarget_lock_acquire_recursive>
 801f596:	4628      	mov	r0, r5
 801f598:	4621      	mov	r1, r4
 801f59a:	f7ff ff5f 	bl	801f45c <__sflush_r>
 801f59e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f5a0:	07da      	lsls	r2, r3, #31
 801f5a2:	4605      	mov	r5, r0
 801f5a4:	d4e4      	bmi.n	801f570 <_fflush_r+0xc>
 801f5a6:	89a3      	ldrh	r3, [r4, #12]
 801f5a8:	059b      	lsls	r3, r3, #22
 801f5aa:	d4e1      	bmi.n	801f570 <_fflush_r+0xc>
 801f5ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f5ae:	f7ff fa01 	bl	801e9b4 <__retarget_lock_release_recursive>
 801f5b2:	e7dd      	b.n	801f570 <_fflush_r+0xc>

0801f5b4 <fiprintf>:
 801f5b4:	b40e      	push	{r1, r2, r3}
 801f5b6:	b503      	push	{r0, r1, lr}
 801f5b8:	4601      	mov	r1, r0
 801f5ba:	ab03      	add	r3, sp, #12
 801f5bc:	4805      	ldr	r0, [pc, #20]	@ (801f5d4 <fiprintf+0x20>)
 801f5be:	f853 2b04 	ldr.w	r2, [r3], #4
 801f5c2:	6800      	ldr	r0, [r0, #0]
 801f5c4:	9301      	str	r3, [sp, #4]
 801f5c6:	f7ff fca5 	bl	801ef14 <_vfiprintf_r>
 801f5ca:	b002      	add	sp, #8
 801f5cc:	f85d eb04 	ldr.w	lr, [sp], #4
 801f5d0:	b003      	add	sp, #12
 801f5d2:	4770      	bx	lr
 801f5d4:	20000044 	.word	0x20000044

0801f5d8 <__swhatbuf_r>:
 801f5d8:	b570      	push	{r4, r5, r6, lr}
 801f5da:	460c      	mov	r4, r1
 801f5dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f5e0:	2900      	cmp	r1, #0
 801f5e2:	b096      	sub	sp, #88	@ 0x58
 801f5e4:	4615      	mov	r5, r2
 801f5e6:	461e      	mov	r6, r3
 801f5e8:	da0d      	bge.n	801f606 <__swhatbuf_r+0x2e>
 801f5ea:	89a3      	ldrh	r3, [r4, #12]
 801f5ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f5f0:	f04f 0100 	mov.w	r1, #0
 801f5f4:	bf14      	ite	ne
 801f5f6:	2340      	movne	r3, #64	@ 0x40
 801f5f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f5fc:	2000      	movs	r0, #0
 801f5fe:	6031      	str	r1, [r6, #0]
 801f600:	602b      	str	r3, [r5, #0]
 801f602:	b016      	add	sp, #88	@ 0x58
 801f604:	bd70      	pop	{r4, r5, r6, pc}
 801f606:	466a      	mov	r2, sp
 801f608:	f000 f848 	bl	801f69c <_fstat_r>
 801f60c:	2800      	cmp	r0, #0
 801f60e:	dbec      	blt.n	801f5ea <__swhatbuf_r+0x12>
 801f610:	9901      	ldr	r1, [sp, #4]
 801f612:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f616:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f61a:	4259      	negs	r1, r3
 801f61c:	4159      	adcs	r1, r3
 801f61e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f622:	e7eb      	b.n	801f5fc <__swhatbuf_r+0x24>

0801f624 <__smakebuf_r>:
 801f624:	898b      	ldrh	r3, [r1, #12]
 801f626:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f628:	079d      	lsls	r5, r3, #30
 801f62a:	4606      	mov	r6, r0
 801f62c:	460c      	mov	r4, r1
 801f62e:	d507      	bpl.n	801f640 <__smakebuf_r+0x1c>
 801f630:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f634:	6023      	str	r3, [r4, #0]
 801f636:	6123      	str	r3, [r4, #16]
 801f638:	2301      	movs	r3, #1
 801f63a:	6163      	str	r3, [r4, #20]
 801f63c:	b003      	add	sp, #12
 801f63e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f640:	ab01      	add	r3, sp, #4
 801f642:	466a      	mov	r2, sp
 801f644:	f7ff ffc8 	bl	801f5d8 <__swhatbuf_r>
 801f648:	9f00      	ldr	r7, [sp, #0]
 801f64a:	4605      	mov	r5, r0
 801f64c:	4639      	mov	r1, r7
 801f64e:	4630      	mov	r0, r6
 801f650:	f7ff fa52 	bl	801eaf8 <_malloc_r>
 801f654:	b948      	cbnz	r0, 801f66a <__smakebuf_r+0x46>
 801f656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f65a:	059a      	lsls	r2, r3, #22
 801f65c:	d4ee      	bmi.n	801f63c <__smakebuf_r+0x18>
 801f65e:	f023 0303 	bic.w	r3, r3, #3
 801f662:	f043 0302 	orr.w	r3, r3, #2
 801f666:	81a3      	strh	r3, [r4, #12]
 801f668:	e7e2      	b.n	801f630 <__smakebuf_r+0xc>
 801f66a:	89a3      	ldrh	r3, [r4, #12]
 801f66c:	6020      	str	r0, [r4, #0]
 801f66e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f672:	81a3      	strh	r3, [r4, #12]
 801f674:	9b01      	ldr	r3, [sp, #4]
 801f676:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f67a:	b15b      	cbz	r3, 801f694 <__smakebuf_r+0x70>
 801f67c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f680:	4630      	mov	r0, r6
 801f682:	f000 f81d 	bl	801f6c0 <_isatty_r>
 801f686:	b128      	cbz	r0, 801f694 <__smakebuf_r+0x70>
 801f688:	89a3      	ldrh	r3, [r4, #12]
 801f68a:	f023 0303 	bic.w	r3, r3, #3
 801f68e:	f043 0301 	orr.w	r3, r3, #1
 801f692:	81a3      	strh	r3, [r4, #12]
 801f694:	89a3      	ldrh	r3, [r4, #12]
 801f696:	431d      	orrs	r5, r3
 801f698:	81a5      	strh	r5, [r4, #12]
 801f69a:	e7cf      	b.n	801f63c <__smakebuf_r+0x18>

0801f69c <_fstat_r>:
 801f69c:	b538      	push	{r3, r4, r5, lr}
 801f69e:	4d07      	ldr	r5, [pc, #28]	@ (801f6bc <_fstat_r+0x20>)
 801f6a0:	2300      	movs	r3, #0
 801f6a2:	4604      	mov	r4, r0
 801f6a4:	4608      	mov	r0, r1
 801f6a6:	4611      	mov	r1, r2
 801f6a8:	602b      	str	r3, [r5, #0]
 801f6aa:	f7e3 fcf7 	bl	800309c <_fstat>
 801f6ae:	1c43      	adds	r3, r0, #1
 801f6b0:	d102      	bne.n	801f6b8 <_fstat_r+0x1c>
 801f6b2:	682b      	ldr	r3, [r5, #0]
 801f6b4:	b103      	cbz	r3, 801f6b8 <_fstat_r+0x1c>
 801f6b6:	6023      	str	r3, [r4, #0]
 801f6b8:	bd38      	pop	{r3, r4, r5, pc}
 801f6ba:	bf00      	nop
 801f6bc:	20012d98 	.word	0x20012d98

0801f6c0 <_isatty_r>:
 801f6c0:	b538      	push	{r3, r4, r5, lr}
 801f6c2:	4d06      	ldr	r5, [pc, #24]	@ (801f6dc <_isatty_r+0x1c>)
 801f6c4:	2300      	movs	r3, #0
 801f6c6:	4604      	mov	r4, r0
 801f6c8:	4608      	mov	r0, r1
 801f6ca:	602b      	str	r3, [r5, #0]
 801f6cc:	f7e3 fcf6 	bl	80030bc <_isatty>
 801f6d0:	1c43      	adds	r3, r0, #1
 801f6d2:	d102      	bne.n	801f6da <_isatty_r+0x1a>
 801f6d4:	682b      	ldr	r3, [r5, #0]
 801f6d6:	b103      	cbz	r3, 801f6da <_isatty_r+0x1a>
 801f6d8:	6023      	str	r3, [r4, #0]
 801f6da:	bd38      	pop	{r3, r4, r5, pc}
 801f6dc:	20012d98 	.word	0x20012d98

0801f6e0 <_sbrk_r>:
 801f6e0:	b538      	push	{r3, r4, r5, lr}
 801f6e2:	4d06      	ldr	r5, [pc, #24]	@ (801f6fc <_sbrk_r+0x1c>)
 801f6e4:	2300      	movs	r3, #0
 801f6e6:	4604      	mov	r4, r0
 801f6e8:	4608      	mov	r0, r1
 801f6ea:	602b      	str	r3, [r5, #0]
 801f6ec:	f7e3 fcfe 	bl	80030ec <_sbrk>
 801f6f0:	1c43      	adds	r3, r0, #1
 801f6f2:	d102      	bne.n	801f6fa <_sbrk_r+0x1a>
 801f6f4:	682b      	ldr	r3, [r5, #0]
 801f6f6:	b103      	cbz	r3, 801f6fa <_sbrk_r+0x1a>
 801f6f8:	6023      	str	r3, [r4, #0]
 801f6fa:	bd38      	pop	{r3, r4, r5, pc}
 801f6fc:	20012d98 	.word	0x20012d98

0801f700 <abort>:
 801f700:	b508      	push	{r3, lr}
 801f702:	2006      	movs	r0, #6
 801f704:	f000 f85a 	bl	801f7bc <raise>
 801f708:	2001      	movs	r0, #1
 801f70a:	f7e3 fc93 	bl	8003034 <_exit>

0801f70e <_realloc_r>:
 801f70e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f712:	4607      	mov	r7, r0
 801f714:	4614      	mov	r4, r2
 801f716:	460d      	mov	r5, r1
 801f718:	b921      	cbnz	r1, 801f724 <_realloc_r+0x16>
 801f71a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f71e:	4611      	mov	r1, r2
 801f720:	f7ff b9ea 	b.w	801eaf8 <_malloc_r>
 801f724:	b92a      	cbnz	r2, 801f732 <_realloc_r+0x24>
 801f726:	f7ff f973 	bl	801ea10 <_free_r>
 801f72a:	4625      	mov	r5, r4
 801f72c:	4628      	mov	r0, r5
 801f72e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f732:	f000 f85f 	bl	801f7f4 <_malloc_usable_size_r>
 801f736:	4284      	cmp	r4, r0
 801f738:	4606      	mov	r6, r0
 801f73a:	d802      	bhi.n	801f742 <_realloc_r+0x34>
 801f73c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f740:	d8f4      	bhi.n	801f72c <_realloc_r+0x1e>
 801f742:	4621      	mov	r1, r4
 801f744:	4638      	mov	r0, r7
 801f746:	f7ff f9d7 	bl	801eaf8 <_malloc_r>
 801f74a:	4680      	mov	r8, r0
 801f74c:	b908      	cbnz	r0, 801f752 <_realloc_r+0x44>
 801f74e:	4645      	mov	r5, r8
 801f750:	e7ec      	b.n	801f72c <_realloc_r+0x1e>
 801f752:	42b4      	cmp	r4, r6
 801f754:	4622      	mov	r2, r4
 801f756:	4629      	mov	r1, r5
 801f758:	bf28      	it	cs
 801f75a:	4632      	movcs	r2, r6
 801f75c:	f7ff f92b 	bl	801e9b6 <memcpy>
 801f760:	4629      	mov	r1, r5
 801f762:	4638      	mov	r0, r7
 801f764:	f7ff f954 	bl	801ea10 <_free_r>
 801f768:	e7f1      	b.n	801f74e <_realloc_r+0x40>

0801f76a <_raise_r>:
 801f76a:	291f      	cmp	r1, #31
 801f76c:	b538      	push	{r3, r4, r5, lr}
 801f76e:	4605      	mov	r5, r0
 801f770:	460c      	mov	r4, r1
 801f772:	d904      	bls.n	801f77e <_raise_r+0x14>
 801f774:	2316      	movs	r3, #22
 801f776:	6003      	str	r3, [r0, #0]
 801f778:	f04f 30ff 	mov.w	r0, #4294967295
 801f77c:	bd38      	pop	{r3, r4, r5, pc}
 801f77e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f780:	b112      	cbz	r2, 801f788 <_raise_r+0x1e>
 801f782:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f786:	b94b      	cbnz	r3, 801f79c <_raise_r+0x32>
 801f788:	4628      	mov	r0, r5
 801f78a:	f000 f831 	bl	801f7f0 <_getpid_r>
 801f78e:	4622      	mov	r2, r4
 801f790:	4601      	mov	r1, r0
 801f792:	4628      	mov	r0, r5
 801f794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f798:	f000 b818 	b.w	801f7cc <_kill_r>
 801f79c:	2b01      	cmp	r3, #1
 801f79e:	d00a      	beq.n	801f7b6 <_raise_r+0x4c>
 801f7a0:	1c59      	adds	r1, r3, #1
 801f7a2:	d103      	bne.n	801f7ac <_raise_r+0x42>
 801f7a4:	2316      	movs	r3, #22
 801f7a6:	6003      	str	r3, [r0, #0]
 801f7a8:	2001      	movs	r0, #1
 801f7aa:	e7e7      	b.n	801f77c <_raise_r+0x12>
 801f7ac:	2100      	movs	r1, #0
 801f7ae:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f7b2:	4620      	mov	r0, r4
 801f7b4:	4798      	blx	r3
 801f7b6:	2000      	movs	r0, #0
 801f7b8:	e7e0      	b.n	801f77c <_raise_r+0x12>
	...

0801f7bc <raise>:
 801f7bc:	4b02      	ldr	r3, [pc, #8]	@ (801f7c8 <raise+0xc>)
 801f7be:	4601      	mov	r1, r0
 801f7c0:	6818      	ldr	r0, [r3, #0]
 801f7c2:	f7ff bfd2 	b.w	801f76a <_raise_r>
 801f7c6:	bf00      	nop
 801f7c8:	20000044 	.word	0x20000044

0801f7cc <_kill_r>:
 801f7cc:	b538      	push	{r3, r4, r5, lr}
 801f7ce:	4d07      	ldr	r5, [pc, #28]	@ (801f7ec <_kill_r+0x20>)
 801f7d0:	2300      	movs	r3, #0
 801f7d2:	4604      	mov	r4, r0
 801f7d4:	4608      	mov	r0, r1
 801f7d6:	4611      	mov	r1, r2
 801f7d8:	602b      	str	r3, [r5, #0]
 801f7da:	f7e3 fc19 	bl	8003010 <_kill>
 801f7de:	1c43      	adds	r3, r0, #1
 801f7e0:	d102      	bne.n	801f7e8 <_kill_r+0x1c>
 801f7e2:	682b      	ldr	r3, [r5, #0]
 801f7e4:	b103      	cbz	r3, 801f7e8 <_kill_r+0x1c>
 801f7e6:	6023      	str	r3, [r4, #0]
 801f7e8:	bd38      	pop	{r3, r4, r5, pc}
 801f7ea:	bf00      	nop
 801f7ec:	20012d98 	.word	0x20012d98

0801f7f0 <_getpid_r>:
 801f7f0:	f7e3 bc06 	b.w	8003000 <_getpid>

0801f7f4 <_malloc_usable_size_r>:
 801f7f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f7f8:	1f18      	subs	r0, r3, #4
 801f7fa:	2b00      	cmp	r3, #0
 801f7fc:	bfbc      	itt	lt
 801f7fe:	580b      	ldrlt	r3, [r1, r0]
 801f800:	18c0      	addlt	r0, r0, r3
 801f802:	4770      	bx	lr

0801f804 <_init>:
 801f804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f806:	bf00      	nop
 801f808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f80a:	bc08      	pop	{r3}
 801f80c:	469e      	mov	lr, r3
 801f80e:	4770      	bx	lr

0801f810 <_fini>:
 801f810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f812:	bf00      	nop
 801f814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f816:	bc08      	pop	{r3}
 801f818:	469e      	mov	lr, r3
 801f81a:	4770      	bx	lr
