

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Sun May 24 13:45:20 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_test_error
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  435|  435|  435|  435|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        |- Loop 2  |  192|  192|         4|          -|          -|    48|    no    |
        |- Loop 3  |  192|  192|         3|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1239|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    568|
|Register         |        -|      -|     801|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     801|   1807|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    |k_U    |sha256_transform_k  |        1|  0|   0|    64|   32|     1|         2048|
    |m_U    |sha256_transform_m  |        2|  0|   0|    64|   32|     1|         2048|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                    |        3|  0|   0|   128|   64|     2|         4096|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |a_1_fu_1036_p2      |     +    |      0|  0|  16|          32|          32|
    |e_1_fu_1027_p2      |     +    |      0|  0|  32|          32|          32|
    |i_3_fu_536_p2       |     +    |      0|  0|   7|           1|           7|
    |i_4_fu_706_p2       |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_413_p2       |     +    |      0|  0|   7|           3|           7|
    |t1_fu_944_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp11_fu_1032_p2    |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_677_p2      |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_682_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_814_p2      |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_820_p2      |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_938_p2      |     +    |      0|  0|  16|          32|          32|
    |tmp_15_fu_471_p2    |     +    |      0|  0|   7|           4|           7|
    |tmp_16_fu_514_p2    |     +    |      0|  0|   7|           5|           7|
    |tmp_26_fu_525_p2    |     +    |      0|  0|   7|           6|           7|
    |tmp_27_fu_688_p2    |     +    |      0|  0|  16|          32|          32|
    |tmp_29_fu_850_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_30_fu_861_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_31_fu_872_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_32_fu_883_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_33_fu_894_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_34_fu_905_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_35_fu_916_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_36_fu_927_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_387_p2     |     +    |      0|  0|   5|           5|           1|
    |tmp_s_fu_460_p2     |     +    |      0|  0|   7|           3|           7|
    |tmp_47_fu_790_p2    |    and   |      0|  0|  44|          32|          32|
    |tmp_49_fu_802_p2    |    and   |      0|  0|  44|          32|          32|
    |tmp_62_fu_832_p2    |    and   |      0|  0|  44|          32|          32|
    |tmp_63_fu_838_p2    |    and   |      0|  0|  44|          32|          32|
    |exitcond_fu_454_p2  |   icmp   |      0|  0|   3|           7|           8|
    |tmp_28_fu_700_p2    |   icmp   |      0|  0|   3|           7|           8|
    |tmp_fu_381_p2       |   icmp   |      0|  0|   3|           5|           6|
    |tmp_1_fu_419_p2     |    or    |      0|  0|   8|           6|           2|
    |tmp_4_fu_429_p2     |    or    |      0|  0|   8|           6|           2|
    |tmp_8_fu_402_p2     |    or    |      0|  0|   8|           6|           1|
    |tmp10_fu_1015_p2    |    xor   |      0|  0|  44|          32|          32|
    |tmp2_fu_595_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp3_fu_665_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp6_fu_778_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp_14_fu_601_p2    |    xor   |      0|  0|  44|          32|          32|
    |tmp_25_fu_671_p2    |    xor   |      0|  0|  44|          32|          32|
    |tmp_46_fu_784_p2    |    xor   |      0|  0|  44|          32|          32|
    |tmp_48_fu_796_p2    |    xor   |      0|  0|  44|          32|           2|
    |tmp_50_fu_808_p2    |    xor   |      0|  0|  44|          32|          32|
    |tmp_60_fu_1021_p2   |    xor   |      0|  0|  44|          32|          32|
    |tmp_61_fu_826_p2    |    xor   |      0|  0|  44|          32|          32|
    |tmp_64_fu_844_p2    |    xor   |      0|  0|  44|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|1239|        1159|        1129|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   6|         12|    1|         12|
    |b_1_reg_355              |  32|          2|   32|         64|
    |c_1_reg_344              |  32|          2|   32|         64|
    |ctx_state_0_o            |  32|          2|   32|         64|
    |ctx_state_1_o            |  32|          2|   32|         64|
    |ctx_state_2_o            |  32|          2|   32|         64|
    |ctx_state_3_o            |  32|          2|   32|         64|
    |ctx_state_4_o            |  32|          2|   32|         64|
    |ctx_state_5_o            |  32|          2|   32|         64|
    |ctx_state_6_o            |  32|          2|   32|         64|
    |ctx_state_7_o            |  32|          2|   32|         64|
    |d1_reg_323               |  32|          2|   32|         64|
    |d_1_reg_333              |  32|          2|   32|         64|
    |data_transform_address0  |   6|          3|    6|         18|
    |data_transform_address1  |   6|          3|    6|         18|
    |f_1_reg_312              |  32|          2|   32|         64|
    |g_1_reg_301              |  32|          2|   32|         64|
    |h1_reg_281               |  32|          2|   32|         64|
    |h_1_reg_290              |  32|          2|   32|         64|
    |i_1_reg_269              |   7|          2|    7|         14|
    |i_2_reg_366              |   7|          2|    7|         14|
    |i_reg_247                |   5|          2|    5|         10|
    |j_reg_258                |   7|          2|    7|         14|
    |m_address0               |   6|          5|    6|         30|
    |m_address1               |   6|          4|    6|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 568|         67|  563|       1178|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_reg_1114                      |  32|   0|   32|          0|
    |ap_CS_fsm                       |  11|   0|   11|          0|
    |b_1_reg_355                     |  32|   0|   32|          0|
    |b_reg_1120                      |  32|   0|   32|          0|
    |c_1_reg_344                     |  32|   0|   32|          0|
    |c_reg_1126                      |  32|   0|   32|          0|
    |d1_reg_323                      |  32|   0|   32|          0|
    |d_1_reg_333                     |  32|   0|   32|          0|
    |d_reg_1132                      |  32|   0|   32|          0|
    |data_transform_load_1_reg_1081  |   8|   0|    8|          0|
    |data_transform_load_reg_1076    |   8|   0|    8|          0|
    |e_reg_1138                      |  32|   0|   32|          0|
    |f_1_reg_312                     |  32|   0|   32|          0|
    |f_reg_1144                      |  32|   0|   32|          0|
    |g_1_reg_301                     |  32|   0|   32|          0|
    |g_reg_1150                      |  32|   0|   32|          0|
    |h1_reg_281                      |  32|   0|   32|          0|
    |h_1_reg_290                     |  32|   0|   32|          0|
    |h_reg_1156                      |  32|   0|   32|          0|
    |i_1_cast_reg_1096               |   7|   0|   32|         25|
    |i_1_reg_269                     |   7|   0|    7|          0|
    |i_2_reg_366                     |   7|   0|    7|          0|
    |i_3_reg_1186                    |   7|   0|    7|          0|
    |i_4_reg_1199                    |   7|   0|    7|          0|
    |i_cast_reg_1042                 |   5|   0|   32|         27|
    |i_reg_247                       |   5|   0|    5|          0|
    |j_1_reg_1071                    |   7|   0|    7|          0|
    |j_reg_258                       |   7|   0|    7|          0|
    |m_load_1_reg_1171               |  32|   0|   32|          0|
    |m_load_reg_1162                 |  32|   0|   32|          0|
    |t1_reg_1224                     |  32|   0|   32|          0|
    |tmp8_reg_1214                   |  32|   0|   32|          0|
    |tmp_27_reg_1191                 |  32|   0|   32|          0|
    |tmp_3_reg_1060                  |   6|   0|    6|          0|
    |tmp_64_reg_1219                 |  32|   0|   32|          0|
    |tmp_9_reg_1050                  |   5|   0|    5|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 801|   0|  853|         52|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_done                  | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | sha256_transform | return value |
|data_transform_address0  | out |    6|  ap_memory |  data_transform  |     array    |
|data_transform_ce0       | out |    1|  ap_memory |  data_transform  |     array    |
|data_transform_q0        |  in |    8|  ap_memory |  data_transform  |     array    |
|data_transform_address1  | out |    6|  ap_memory |  data_transform  |     array    |
|data_transform_ce1       | out |    1|  ap_memory |  data_transform  |     array    |
|data_transform_q1        |  in |    8|  ap_memory |  data_transform  |     array    |
|ctx_state_0_i            |  in |   32|   ap_ovld  |    ctx_state_0   |    pointer   |
|ctx_state_0_o            | out |   32|   ap_ovld  |    ctx_state_0   |    pointer   |
|ctx_state_0_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_0   |    pointer   |
|ctx_state_1_i            |  in |   32|   ap_ovld  |    ctx_state_1   |    pointer   |
|ctx_state_1_o            | out |   32|   ap_ovld  |    ctx_state_1   |    pointer   |
|ctx_state_1_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_1   |    pointer   |
|ctx_state_2_i            |  in |   32|   ap_ovld  |    ctx_state_2   |    pointer   |
|ctx_state_2_o            | out |   32|   ap_ovld  |    ctx_state_2   |    pointer   |
|ctx_state_2_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_2   |    pointer   |
|ctx_state_3_i            |  in |   32|   ap_ovld  |    ctx_state_3   |    pointer   |
|ctx_state_3_o            | out |   32|   ap_ovld  |    ctx_state_3   |    pointer   |
|ctx_state_3_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_3   |    pointer   |
|ctx_state_4_i            |  in |   32|   ap_ovld  |    ctx_state_4   |    pointer   |
|ctx_state_4_o            | out |   32|   ap_ovld  |    ctx_state_4   |    pointer   |
|ctx_state_4_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_4   |    pointer   |
|ctx_state_5_i            |  in |   32|   ap_ovld  |    ctx_state_5   |    pointer   |
|ctx_state_5_o            | out |   32|   ap_ovld  |    ctx_state_5   |    pointer   |
|ctx_state_5_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_5   |    pointer   |
|ctx_state_6_i            |  in |   32|   ap_ovld  |    ctx_state_6   |    pointer   |
|ctx_state_6_o            | out |   32|   ap_ovld  |    ctx_state_6   |    pointer   |
|ctx_state_6_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_6   |    pointer   |
|ctx_state_7_i            |  in |   32|   ap_ovld  |    ctx_state_7   |    pointer   |
|ctx_state_7_o            | out |   32|   ap_ovld  |    ctx_state_7   |    pointer   |
|ctx_state_7_o_ap_vld     | out |    1|   ap_ovld  |    ctx_state_7   |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

