#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 12 09:42:29 2023
# Process ID: 5976
# Current directory: E:/FYP/FPGA_XILINX 2/Task_In_Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7612 E:\FYP\FPGA_XILINX 2\Task_In_Verilog\Task_In_Verilog.xpr
# Log file: E:/FYP/FPGA_XILINX 2/Task_In_Verilog/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Task_In_Verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 905.930 ; gain = 157.684
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 19:15:39 2023...
