Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Jan 10 15:20:23 2021
| Host         : LAPTOP-MARK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 203 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.122        0.000                      0                  278        0.064        0.000                      0                  278        1.877        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_mod    {0.000 2.857}        5.714           175.000         
  clkfbout_clk_mod    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_mod_1  {0.000 2.857}        5.714           175.000         
  clkfbout_clk_mod_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_mod          0.122        0.000                      0                  278        0.143        0.000                      0                  278        1.877        0.000                       0                   205  
  clkfbout_clk_mod                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_mod_1        0.124        0.000                      0                  278        0.143        0.000                      0                  278        1.877        0.000                       0                   205  
  clkfbout_clk_mod_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_mod_1  clk_out1_clk_mod          0.122        0.000                      0                  278        0.064        0.000                      0                  278  
clk_out1_clk_mod    clk_out1_clk_mod_1        0.122        0.000                      0                  278        0.064        0.000                      0                  278  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_mod
  To Clock:  clk_out1_clk_mod

Setup :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.079     4.805    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.376    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.079     4.805    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.376    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.301ns (41.868%)  route 3.195ns (58.132%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 4.203 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.447 r  SIG/s_out_aux_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.447    SIG/s_out_aux_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.666 r  SIG/s_out_aux_carry__2/O[0]
                         net (fo=1, routed)           0.000     4.666    SIG/REG_1/D[12]
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.509     4.203    SIG/REG_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/C
                         clock pessimism              0.559     4.763    
                         clock uncertainty           -0.079     4.683    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109     4.792    SIG/REG_1/q_reg[12]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.288ns (41.730%)  route 3.195ns (58.270%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.653 r  SIG/s_out_aux_carry__1/O[1]
                         net (fo=1, routed)           0.000     4.653    SIG/REG_1/D[9]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[9]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.280ns (41.645%)  route 3.195ns (58.355%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.645 r  SIG/s_out_aux_carry__1/O[3]
                         net (fo=1, routed)           0.000     4.645    SIG/REG_1/D[11]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[11]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.204ns (40.823%)  route 3.195ns (59.177%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.569 r  SIG/s_out_aux_carry__1/O[2]
                         net (fo=1, routed)           0.000     4.569    SIG/REG_1/D[10]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[10]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.184ns (40.603%)  route 3.195ns (59.397%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.549 r  SIG/s_out_aux_carry__1/O[0]
                         net (fo=1, routed)           0.000     4.549    SIG/REG_1/D[8]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.595    -0.569    SOUT/CLK
    SLICE_X3Y70          FDRE                                         r  SOUT/reg_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SOUT/reg_state_reg[8]/Q
                         net (fo=1, routed)           0.091    -0.337    SOUT/reg_state_reg_n_0_[8]
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.292 r  SOUT/reg_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    SOUT/reg_state[7]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.866    -0.807    SOUT/CLK
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.121    -0.435    SOUT/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIN/CLK
    SLICE_X11Y72         FDRE                                         r  SIN/reg_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIN/reg_state_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.331    SIG/CONTROLLER_SIGMOID/reg_state_reg[28][5]
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONTROLLER_SIGMOID/clk_out1
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.070    -0.494    SIG/CONTROLLER_SIGMOID/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.060    -0.372    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.327 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__15/O
                         net (fo=1, routed)           0.000    -0.327    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/sout3
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.491    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.063    -0.369    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__16/O
                         net (fo=1, routed)           0.000    -0.324    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/cout
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.491    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIN/reg_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.571    -0.593    SIN/CLK
    SLICE_X9Y65          FDRE                                         r  SIN/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  SIN/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.332    SIN/next_state[6]
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIN/CLK
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.071    -0.509    SIN/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.596    -0.568    SOUT/CLK
    SLICE_X1Y69          FDRE                                         r  SOUT/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SOUT/reg_state_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.329    SOUT/reg_state_reg_n_0_[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  SOUT/reg_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    SOUT/reg_state[2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.867    -0.806    SOUT/CLK
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.092    -0.463    SOUT/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.517%)  route 0.150ns (51.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X11Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/Q
                         net (fo=4, routed)           0.150    -0.309    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[4]
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.835    -0.838    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.072    -0.491    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.542%)  route 0.082ns (33.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/Q
                         net (fo=3, routed)           0.082    -0.353    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[12]
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.060    -0.539    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.815%)  route 0.135ns (39.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.569    -0.595    SIG/CONFIG_MULTIPLIER/PIPO_B/clk_out1
    SLICE_X10Y67         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/Q
                         net (fo=4, routed)           0.135    -0.297    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/Q[0]
    SLICE_X8Y66          LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/q_i_1__6/O
                         net (fo=1, routed)           0.000    -0.252    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/sout2
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/clk_out1
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/C
                         clock pessimism              0.275    -0.559    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121    -0.438    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.570    -0.594    SIG/CONFIG_MULTIPLIER/PISO_CB/clk_out1
    SLICE_X10Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/Q
                         net (fo=2, routed)           0.082    -0.348    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/b_reg_reg[0][0]
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.303 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/q_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/fa_cout_cb
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/clk_out1
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.091    -0.490    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_mod
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { Uclk_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y16   Uclk_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.714       4.465      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y66      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_COUT/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_COUT/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_COUT/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X6Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES12/PE3/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X10Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE0/FF_D_COUT/q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X6Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES12/PE3/FF_D_SIN/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg_r/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg_r_0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y66      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_COUT/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_COUT/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_COUT/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X6Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES12/PE3/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE0/FF_D_COUT/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mod
  To Clock:  clkfbout_clk_mod

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mod
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Uclk_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   Uclk_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_mod_1
  To Clock:  clk_out1_clk_mod_1

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.078     4.807    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.378    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.378    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.078     4.807    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.378    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.378    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.301ns (41.868%)  route 3.195ns (58.132%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 4.203 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.447 r  SIG/s_out_aux_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.447    SIG/s_out_aux_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.666 r  SIG/s_out_aux_carry__2/O[0]
                         net (fo=1, routed)           0.000     4.666    SIG/REG_1/D[12]
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.509     4.203    SIG/REG_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/C
                         clock pessimism              0.559     4.763    
                         clock uncertainty           -0.078     4.685    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109     4.794    SIG/REG_1/q_reg[12]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.288ns (41.730%)  route 3.195ns (58.270%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.653 r  SIG/s_out_aux_carry__1/O[1]
                         net (fo=1, routed)           0.000     4.653    SIG/REG_1/D[9]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.078     4.686    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.795    SIG/REG_1/q_reg[9]
  -------------------------------------------------------------------
                         required time                          4.795    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.280ns (41.645%)  route 3.195ns (58.355%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.645 r  SIG/s_out_aux_carry__1/O[3]
                         net (fo=1, routed)           0.000     4.645    SIG/REG_1/D[11]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.078     4.686    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.795    SIG/REG_1/q_reg[11]
  -------------------------------------------------------------------
                         required time                          4.795    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.204ns (40.823%)  route 3.195ns (59.177%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.569 r  SIG/s_out_aux_carry__1/O[2]
                         net (fo=1, routed)           0.000     4.569    SIG/REG_1/D[10]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.078     4.686    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.795    SIG/REG_1/q_reg[10]
  -------------------------------------------------------------------
                         required time                          4.795    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.184ns (40.603%)  route 3.195ns (59.397%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.549 r  SIG/s_out_aux_carry__1/O[0]
                         net (fo=1, routed)           0.000     4.549    SIG/REG_1/D[8]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.078     4.686    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.795    SIG/REG_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          4.795    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.078     4.784    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.355    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.078     4.784    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.355    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.078     4.784    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.355    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.355    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.595    -0.569    SOUT/CLK
    SLICE_X3Y70          FDRE                                         r  SOUT/reg_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SOUT/reg_state_reg[8]/Q
                         net (fo=1, routed)           0.091    -0.337    SOUT/reg_state_reg_n_0_[8]
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.292 r  SOUT/reg_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    SOUT/reg_state[7]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.866    -0.807    SOUT/CLK
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.121    -0.435    SOUT/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIN/CLK
    SLICE_X11Y72         FDRE                                         r  SIN/reg_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIN/reg_state_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.331    SIG/CONTROLLER_SIGMOID/reg_state_reg[28][5]
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONTROLLER_SIGMOID/clk_out1
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.070    -0.494    SIG/CONTROLLER_SIGMOID/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.060    -0.372    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.327 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__15/O
                         net (fo=1, routed)           0.000    -0.327    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/sout3
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.491    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.063    -0.369    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__16/O
                         net (fo=1, routed)           0.000    -0.324    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/cout
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.491    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIN/reg_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.571    -0.593    SIN/CLK
    SLICE_X9Y65          FDRE                                         r  SIN/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  SIN/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.332    SIN/next_state[6]
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIN/CLK
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.071    -0.509    SIN/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.596    -0.568    SOUT/CLK
    SLICE_X1Y69          FDRE                                         r  SOUT/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SOUT/reg_state_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.329    SOUT/reg_state_reg_n_0_[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  SOUT/reg_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    SOUT/reg_state[2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.867    -0.806    SOUT/CLK
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.092    -0.463    SOUT/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.517%)  route 0.150ns (51.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X11Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/Q
                         net (fo=4, routed)           0.150    -0.309    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[4]
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.835    -0.838    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.072    -0.491    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.542%)  route 0.082ns (33.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/Q
                         net (fo=3, routed)           0.082    -0.353    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[12]
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.060    -0.539    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.815%)  route 0.135ns (39.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.569    -0.595    SIG/CONFIG_MULTIPLIER/PIPO_B/clk_out1
    SLICE_X10Y67         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/Q
                         net (fo=4, routed)           0.135    -0.297    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/Q[0]
    SLICE_X8Y66          LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/q_i_1__6/O
                         net (fo=1, routed)           0.000    -0.252    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/sout2
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/clk_out1
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/C
                         clock pessimism              0.275    -0.559    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121    -0.438    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.570    -0.594    SIG/CONFIG_MULTIPLIER/PISO_CB/clk_out1
    SLICE_X10Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/Q
                         net (fo=2, routed)           0.082    -0.348    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/b_reg_reg[0][0]
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.303 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/q_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/fa_cout_cb
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/clk_out1
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.091    -0.490    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_mod_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { Uclk_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y16   Uclk_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.714       4.465      MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y66      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_COUT/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_COUT/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_COUT/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X11Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X6Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES12/PE3/FF_D_SIN/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X10Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE0/FF_D_COUT/q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X6Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES12/PE3/FF_D_SIN/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg_r/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y71     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg_r_0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X12Y69     SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[19]_srl2___SIG_CONFIG_MULTIPLIER_FAs_BLOCK0_SIPO_Q_q_reg_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y66      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_COUT/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE0/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X9Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_COUT/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE1/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y67     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_COUT/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X11Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES0/PE2/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X6Y67      SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES12/PE3/FF_D_SIN/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X10Y68     SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE0/FF_D_COUT/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mod_1
  To Clock:  clkfbout_clk_mod_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mod_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Uclk_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   Uclk_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Uclk_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_mod_1
  To Clock:  clk_out1_clk_mod

Setup :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.079     4.805    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.376    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.079     4.805    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.376    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.301ns (41.868%)  route 3.195ns (58.132%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 4.203 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.447 r  SIG/s_out_aux_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.447    SIG/s_out_aux_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.666 r  SIG/s_out_aux_carry__2/O[0]
                         net (fo=1, routed)           0.000     4.666    SIG/REG_1/D[12]
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.509     4.203    SIG/REG_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/C
                         clock pessimism              0.559     4.763    
                         clock uncertainty           -0.079     4.683    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109     4.792    SIG/REG_1/q_reg[12]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.288ns (41.730%)  route 3.195ns (58.270%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.653 r  SIG/s_out_aux_carry__1/O[1]
                         net (fo=1, routed)           0.000     4.653    SIG/REG_1/D[9]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[9]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.280ns (41.645%)  route 3.195ns (58.355%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.645 r  SIG/s_out_aux_carry__1/O[3]
                         net (fo=1, routed)           0.000     4.645    SIG/REG_1/D[11]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[11]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.204ns (40.823%)  route 3.195ns (59.177%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.569 r  SIG/s_out_aux_carry__1/O[2]
                         net (fo=1, routed)           0.000     4.569    SIG/REG_1/D[10]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[10]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.184ns (40.603%)  route 3.195ns (59.397%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.549 r  SIG/s_out_aux_carry__1/O[0]
                         net (fo=1, routed)           0.000     4.549    SIG/REG_1/D[8]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod rise@5.714ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.595    -0.569    SOUT/CLK
    SLICE_X3Y70          FDRE                                         r  SOUT/reg_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SOUT/reg_state_reg[8]/Q
                         net (fo=1, routed)           0.091    -0.337    SOUT/reg_state_reg_n_0_[8]
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.292 r  SOUT/reg_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    SOUT/reg_state[7]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.866    -0.807    SOUT/CLK
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.079    -0.477    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.121    -0.356    SOUT/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIN/CLK
    SLICE_X11Y72         FDRE                                         r  SIN/reg_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIN/reg_state_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.331    SIG/CONTROLLER_SIGMOID/reg_state_reg[28][5]
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONTROLLER_SIGMOID/clk_out1
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.079    -0.485    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.070    -0.415    SIG/CONTROLLER_SIGMOID/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.060    -0.372    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.327 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__15/O
                         net (fo=1, routed)           0.000    -0.327    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/sout3
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.412    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.063    -0.369    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__16/O
                         net (fo=1, routed)           0.000    -0.324    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/cout
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.412    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIN/reg_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.571    -0.593    SIN/CLK
    SLICE_X9Y65          FDRE                                         r  SIN/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  SIN/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.332    SIN/next_state[6]
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIN/CLK
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.079    -0.501    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.071    -0.430    SIN/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.596    -0.568    SOUT/CLK
    SLICE_X1Y69          FDRE                                         r  SOUT/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SOUT/reg_state_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.329    SOUT/reg_state_reg_n_0_[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  SOUT/reg_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    SOUT/reg_state[2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.867    -0.806    SOUT/CLK
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.092    -0.384    SOUT/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.517%)  route 0.150ns (51.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X11Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/Q
                         net (fo=4, routed)           0.150    -0.309    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[4]
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.835    -0.838    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.079    -0.484    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.072    -0.412    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.542%)  route 0.082ns (33.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/Q
                         net (fo=3, routed)           0.082    -0.353    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[12]
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.079    -0.520    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.060    -0.460    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.815%)  route 0.135ns (39.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.569    -0.595    SIG/CONFIG_MULTIPLIER/PIPO_B/clk_out1
    SLICE_X10Y67         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/Q
                         net (fo=4, routed)           0.135    -0.297    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/Q[0]
    SLICE_X8Y66          LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/q_i_1__6/O
                         net (fo=1, routed)           0.000    -0.252    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/sout2
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/clk_out1
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.079    -0.480    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121    -0.359    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod rise@0.000ns - clk_out1_clk_mod_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.570    -0.594    SIG/CONFIG_MULTIPLIER/PISO_CB/clk_out1
    SLICE_X10Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/Q
                         net (fo=2, routed)           0.082    -0.348    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/b_reg_reg[0][0]
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.303 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/q_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/fa_cout_cb
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/clk_out1
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.079    -0.502    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.091    -0.411    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_mod
  To Clock:  clk_out1_clk_mod_1

Setup :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.079     4.805    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.376    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.335ns (26.260%)  route 3.749ns (73.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.923     4.254    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                         clock pessimism              0.599     4.885    
                         clock uncertainty           -0.079     4.805    
    SLICE_X4Y71          FDRE (Setup_fdre_C_R)       -0.429     4.376    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.301ns (41.868%)  route 3.195ns (58.132%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 4.203 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.447 r  SIG/s_out_aux_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.447    SIG/s_out_aux_carry__1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.666 r  SIG/s_out_aux_carry__2/O[0]
                         net (fo=1, routed)           0.000     4.666    SIG/REG_1/D[12]
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.509     4.203    SIG/REG_1/clk_out1
    SLICE_X8Y73          FDRE                                         r  SIG/REG_1/q_reg[12]/C
                         clock pessimism              0.559     4.763    
                         clock uncertainty           -0.079     4.683    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109     4.792    SIG/REG_1/q_reg[12]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.288ns (41.730%)  route 3.195ns (58.270%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.653 r  SIG/s_out_aux_carry__1/O[1]
                         net (fo=1, routed)           0.000     4.653    SIG/REG_1/D[9]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[9]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[9]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.280ns (41.645%)  route 3.195ns (58.355%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.645 r  SIG/s_out_aux_carry__1/O[3]
                         net (fo=1, routed)           0.000     4.645    SIG/REG_1/D[11]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[11]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[11]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.204ns (40.823%)  route 3.195ns (59.177%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.569 r  SIG/s_out_aux_carry__1/O[2]
                         net (fo=1, routed)           0.000     4.569    SIG/REG_1/D[10]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[10]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[10]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/REG_1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.184ns (40.603%)  route 3.195ns (59.397%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 4.204 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 f  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.754     2.856    SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/sig_ctrl[1]
    SLICE_X9Y72          LUT5 (Prop_lut5_I2_O)        0.124     2.980 r  SIG/SIGMOID_RIGHT/CONTROLLER_SIGRIGHT/s_out_aux_carry_i_12/O
                         net (fo=1, routed)           0.596     3.576    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/FSM_sequential_state_reg_reg[3]_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.124     3.700 r  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/s_out_aux_carry_i_4/O
                         net (fo=1, routed)           0.000     3.700    SIG/SIGMOID_MIDDLE_n_18
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.213 r  SIG/s_out_aux_carry/CO[3]
                         net (fo=1, routed)           0.000     4.213    SIG/s_out_aux_carry_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.330 r  SIG/s_out_aux_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.330    SIG/s_out_aux_carry__0_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.549 r  SIG/s_out_aux_carry__1/O[0]
                         net (fo=1, routed)           0.000     4.549    SIG/REG_1/D[8]
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510     4.204    SIG/REG_1/clk_out1
    SLICE_X8Y72          FDRE                                         r  SIG/REG_1/q_reg[8]/C
                         clock pessimism              0.559     4.764    
                         clock uncertainty           -0.079     4.684    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109     4.793    SIG/REG_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_clk_mod_1 rise@5.714ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.335ns (27.068%)  route 3.597ns (72.932%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 4.285 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.710    -0.830    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X4Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[7]/Q
                         net (fo=4, routed)           0.539     0.128    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg__0[7]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.296     0.424 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=5, routed)           0.443     0.867    SIG/CONFIG_MULTIPLIER/CONTROLADOR/q_reg_reg[17]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.991 f  SIG/CONFIG_MULTIPLIER/CONTROLADOR/FSM_sequential_state_reg[3]_i_2/O
                         net (fo=22, routed)          0.415     1.406    SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/n_reg_reg[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.530 f  SIG/SIGMOID_MIDDLE/CONTROLLER_SIGMIDD/sig_ready_OBUF_inst_i_2/O
                         net (fo=23, routed)          0.448     1.978    SIG/CONTROLLER_SIGMOID/sig_ready2_out
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     2.102 r  SIG/CONTROLLER_SIGMOID/q[12]_i_4/O
                         net (fo=15, routed)          0.680     2.781    SIG/CONTROLLER_SIGMOID/sig_ctrl[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I3_O)        0.124     2.905 r  SIG/CONTROLLER_SIGMOID/state_reg_i_2/O
                         net (fo=52, routed)          0.302     3.207    SIG/CONFIG_MULTIPLIER/CONTROLADOR/state_reg_reg_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.331 r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1/O
                         net (fo=9, routed)           0.771     4.102    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg[8]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.126 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.287    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.964 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.603    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.694 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         1.591     4.285    SIG/CONFIG_MULTIPLIER/CONTROLADOR/clk_out1
    SLICE_X7Y71          FDRE                                         r  SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]/C
                         clock pessimism              0.576     4.862    
                         clock uncertainty           -0.079     4.782    
    SLICE_X7Y71          FDRE (Setup_fdre_C_R)       -0.429     4.353    SIG/CONFIG_MULTIPLIER/CONTROLADOR/n_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.353    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.595    -0.569    SOUT/CLK
    SLICE_X3Y70          FDRE                                         r  SOUT/reg_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SOUT/reg_state_reg[8]/Q
                         net (fo=1, routed)           0.091    -0.337    SOUT/reg_state_reg_n_0_[8]
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.045    -0.292 r  SOUT/reg_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    SOUT/reg_state[7]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.866    -0.807    SOUT/CLK
    SLICE_X2Y70          FDRE                                         r  SOUT/reg_state_reg[7]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.079    -0.477    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.121    -0.356    SOUT/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIN/CLK
    SLICE_X11Y72         FDRE                                         r  SIN/reg_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIN/reg_state_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.331    SIG/CONTROLLER_SIGMOID/reg_state_reg[28][5]
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONTROLLER_SIGMOID/clk_out1
    SLICE_X9Y71          FDRE                                         r  SIG/CONTROLLER_SIGMOID/x_reg_reg[5]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.079    -0.485    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.070    -0.415    SIG/CONTROLLER_SIGMOID/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.060    -0.372    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.327 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__15/O
                         net (fo=1, routed)           0.000    -0.327    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/sout3
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.412    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE2/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.568    -0.596    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/clk_out1
    SLICE_X10Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_reg/Q
                         net (fo=2, routed)           0.063    -0.369    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q
    SLICE_X11Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_SIN/q_i_1__16/O
                         net (fo=1, routed)           0.000    -0.324    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/cout
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.837    -0.836    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/clk_out1
    SLICE_X11Y68         FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.092    -0.412    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES8/PE3/FF_D_COUT/q_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SIN/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIN/reg_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.571    -0.593    SIN/CLK
    SLICE_X9Y65          FDRE                                         r  SIN/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  SIN/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.332    SIN/next_state[6]
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIN/CLK
    SLICE_X9Y66          FDRE                                         r  SIN/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.079    -0.501    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.071    -0.430    SIN/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SOUT/reg_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SOUT/reg_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.596    -0.568    SOUT/CLK
    SLICE_X1Y69          FDRE                                         r  SOUT/reg_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SOUT/reg_state_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.329    SOUT/reg_state_reg_n_0_[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  SOUT/reg_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    SOUT/reg_state[2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.867    -0.806    SOUT/CLK
    SLICE_X0Y69          FDRE                                         r  SOUT/reg_state_reg[2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.092    -0.384    SOUT/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.517%)  route 0.150ns (51.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X11Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[9]/Q
                         net (fo=4, routed)           0.150    -0.309    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[4]
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.835    -0.838    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X9Y70          FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.079    -0.484    
    SLICE_X9Y70          FDRE (Hold_fdre_C_D)         0.072    -0.412    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.542%)  route 0.082ns (33.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.565    -0.599    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[17]/Q
                         net (fo=3, routed)           0.082    -0.353    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/D[12]
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.839    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/clk_out1
    SLICE_X10Y71         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.079    -0.520    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.060    -0.460    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/SIPO_Q/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.815%)  route 0.135ns (39.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.569    -0.595    SIG/CONFIG_MULTIPLIER/PIPO_B/clk_out1
    SLICE_X10Y67         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SIG/CONFIG_MULTIPLIER/PIPO_B/b_reg_reg[6]/Q
                         net (fo=4, routed)           0.135    -0.297    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/Q[0]
    SLICE_X8Y66          LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE2/FF_D_SIN/q_i_1__6/O
                         net (fo=1, routed)           0.000    -0.252    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/sout2
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/clk_out1
    SLICE_X8Y66          FDRE                                         r  SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.079    -0.480    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121    -0.359    SIG/CONFIG_MULTIPLIER/BIT4_MUL_PES4/PE1/FF_D_SIN/q_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_mod_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_clk_mod_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_mod_1 rise@0.000ns - clk_out1_clk_mod rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_mod rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.570    -0.594    SIG/CONFIG_MULTIPLIER/PISO_CB/clk_out1
    SLICE_X10Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SIG/CONFIG_MULTIPLIER/PISO_CB/b_reg_reg[0]/Q
                         net (fo=2, routed)           0.082    -0.348    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/b_reg_reg[0][0]
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.303 r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CA/q_i_1__31/O
                         net (fo=1, routed)           0.000    -0.303    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/fa_cout_cb
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_mod_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Uclk_mod/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Uclk_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Uclk_mod/inst/clk_in1_clk_mod
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Uclk_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Uclk_mod/inst/clk_out1_clk_mod
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Uclk_mod/inst/clkout1_buf/O
                         net (fo=203, routed)         0.839    -0.834    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/clk_out1
    SLICE_X11Y66         FDRE                                         r  SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.079    -0.502    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.091    -0.411    SIG/CONFIG_MULTIPLIER/FAs_BLOCK0/FF_D_CB/q_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.108    





