#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019e476ebd90 .scope module, "shift_resistor_tb" "shift_resistor_tb" 2 1;
 .timescale 0 0;
v0000019e47665a30_0 .var "D", 0 0;
v0000019e47665030_0 .net "Q", 0 0, L_0000019e4761abe0;  1 drivers
v0000019e476655d0_0 .var "clk", 0 0;
v0000019e47665990_0 .var "rst", 0 0;
S_0000019e476ed8f0 .scope module, "uut" "shift_resistor" 2 7, 3 2 0, S_0000019e476ebd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
L_0000019e4761abe0 .functor BUFZ 1, v0000019e476ebf20_0, C4<0>, C4<0>, C4<0>;
v0000019e476650d0_0 .net "D", 0 0, v0000019e47665a30_0;  1 drivers
v0000019e47665e90_0 .net "Q", 0 0, L_0000019e4761abe0;  alias, 1 drivers
v0000019e47665170_0 .net "clk", 0 0, v0000019e476655d0_0;  1 drivers
v0000019e47665210_0 .net "rst", 0 0, v0000019e47665990_0;  1 drivers
v0000019e476652b0_0 .net "s0", 0 0, v0000019e476ebf20_0;  1 drivers
v0000019e47665df0_0 .net "s1", 0 0, v0000019e476e6c70_0;  1 drivers
v0000019e47665850_0 .net "s2", 0 0, v0000019e476e6ef0_0;  1 drivers
v0000019e47665f30_0 .net "s3", 0 0, v0000019e476131a0_0;  1 drivers
S_0000019e476eda80 .scope module, "ff0" "d_ff" 3 11, 4 1 0, S_0000019e476ed8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000019e476e7190_0 .net "D", 0 0, v0000019e476e6c70_0;  alias, 1 drivers
v0000019e476ebf20_0 .var "Q", 0 0;
v0000019e47615a90_0 .net "clk", 0 0, v0000019e476655d0_0;  alias, 1 drivers
v0000019e476edc10_0 .net "rst", 0 0, v0000019e47665990_0;  alias, 1 drivers
E_0000019e47607e80 .event posedge, v0000019e47615a90_0;
S_0000019e476e6ae0 .scope module, "ff1" "d_ff" 3 10, 4 1 0, S_0000019e476ed8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000019e476edcb0_0 .net "D", 0 0, v0000019e476e6ef0_0;  alias, 1 drivers
v0000019e476e6c70_0 .var "Q", 0 0;
v0000019e476e6d10_0 .net "clk", 0 0, v0000019e476655d0_0;  alias, 1 drivers
v0000019e476e6db0_0 .net "rst", 0 0, v0000019e47665990_0;  alias, 1 drivers
S_0000019e47611c90 .scope module, "ff2" "d_ff" 3 9, 4 1 0, S_0000019e476ed8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000019e476e6e50_0 .net "D", 0 0, v0000019e476131a0_0;  alias, 1 drivers
v0000019e476e6ef0_0 .var "Q", 0 0;
v0000019e47612e30_0 .net "clk", 0 0, v0000019e476655d0_0;  alias, 1 drivers
v0000019e47612ed0_0 .net "rst", 0 0, v0000019e47665990_0;  alias, 1 drivers
S_0000019e47612f70 .scope module, "ff3" "d_ff" 3 8, 4 1 0, S_0000019e476ed8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000019e47613100_0 .net "D", 0 0, v0000019e47665a30_0;  alias, 1 drivers
v0000019e476131a0_0 .var "Q", 0 0;
v0000019e47613240_0 .net "clk", 0 0, v0000019e476655d0_0;  alias, 1 drivers
v0000019e47665ad0_0 .net "rst", 0 0, v0000019e47665990_0;  alias, 1 drivers
    .scope S_0000019e47612f70;
T_0 ;
    %wait E_0000019e47607e80;
    %load/vec4 v0000019e47665ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e476131a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019e47613100_0;
    %assign/vec4 v0000019e476131a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019e47611c90;
T_1 ;
    %wait E_0000019e47607e80;
    %load/vec4 v0000019e47612ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e476e6ef0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019e476e6e50_0;
    %assign/vec4 v0000019e476e6ef0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019e476e6ae0;
T_2 ;
    %wait E_0000019e47607e80;
    %load/vec4 v0000019e476e6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e476e6c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000019e476edcb0_0;
    %assign/vec4 v0000019e476e6c70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019e476eda80;
T_3 ;
    %wait E_0000019e47607e80;
    %load/vec4 v0000019e476edc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e476ebf20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019e476e7190_0;
    %assign/vec4 v0000019e476ebf20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019e476ebd90;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000019e476655d0_0;
    %inv;
    %store/vec4 v0000019e476655d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019e476ebd90;
T_5 ;
    %vpi_call 2 18 "$monitor", "Time=%t | D=%b | Q=%b", $time, v0000019e47665a30_0, v0000019e47665030_0 {0 0 0};
    %vpi_call 2 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019e476ebd90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e476655d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e47665990_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e47665990_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e47665990_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e47665a30_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "shift_resistor_tb.v";
    "shift_resistor.v";
    "./d_ff.v";
