
---------- Begin Simulation Statistics ----------
final_tick                                84628879375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    625                       # Simulator instruction rate (inst/s)
host_mem_usage                               21924456                       # Number of bytes of host memory used
host_op_rate                                      642                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                106051.47                       # Real time elapsed on the host
host_tick_rate                                 318498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    66299539                       # Number of instructions simulated
sim_ops                                      68038210                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033777                       # Number of seconds simulated
sim_ticks                                 33777216875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.275203                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  153450                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               209416                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2969                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14549                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            182080                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28819                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35324                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6505                       # Number of indirect misses.
system.cpu.branchPred.lookups                  338539                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   58159                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3864                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1892618                       # Number of instructions committed
system.cpu.committedOps                       2140013                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.099135                       # CPI: cycles per instruction
system.cpu.discardedOps                         42784                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1012610                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            519564                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           240210                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5094291                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.243954                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2970                       # number of quiesce instructions executed
system.cpu.numCycles                          7758097                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2970                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1190095     55.61%     55.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6721      0.31%     55.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 572870     26.77%     82.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                370327     17.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2140013                       # Class of committed instruction
system.cpu.quiesceCycles                     46285450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2663806                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1315289                       # Transaction distribution
system.membus.trans_dist::ReadResp            1318288                       # Transaction distribution
system.membus.trans_dist::WriteReq             669885                       # Transaction distribution
system.membus.trans_dist::WriteResp            669885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2424                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1571                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1162                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1162                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2762                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        48142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3910196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3910196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3982681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       403584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       496295                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    125124980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    125124980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               125637467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1991493                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004647                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1991450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      43      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1991493                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5063030110                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            60860250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              587390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11700500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           55496745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7993525702                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1268750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5820728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1455182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7275910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1455182                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5820728                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7275910                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7275910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7275910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14551821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1351680                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1351680                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2714659                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2714657                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        48142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7789312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7863040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3286                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3286                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8132676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41909                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        66035                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    124628940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    125808588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    129418023                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13863692750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             41.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          8872776                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          732                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11226647447                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6772001000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11641456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4365546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5820728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21827731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5820728                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4365546                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10186274                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11641456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10186274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10186274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32014005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52492                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       199948                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1643                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149099                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4365546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10186274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14551821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4365546                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1554065                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5919611                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4365546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14551821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1554065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20471432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1312290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1312274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       642816                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       642816                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3857804                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3910196                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    123449292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    125124980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2383287                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2383287    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2383287                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5468121985                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7204153000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1064184303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29103641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     34924369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1128212314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29103641                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29136681                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58240322                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1093287944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58240322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     34924369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1186452636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    118685708                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39911424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    158990348                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66256896                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     84717516                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    150974412                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29671427                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1247232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30930947                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16564224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2647425                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     19211649                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5820728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3513779967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1181607832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5820728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4707029256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1961585416                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2508126004                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4469711420                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5820728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5475365383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3689733836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5820728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9176740675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          295                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       479376                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        79580                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         558957                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       479376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       479376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       479376                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        79580                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        558957                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     83537932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        52684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         248448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84233396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       155136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39911424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41295360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1305283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       623616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             645240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11674496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2473203530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1559750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7355491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2493793266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4592918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29103641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1181607832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5820728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1455182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1222580302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4592918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40778138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3654811362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5820728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1455182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1559750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7355491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3716373568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1927908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361659750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1566                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1566                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2356726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             685383                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     645240                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1316172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   645240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    999                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             82176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             82204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             82177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             82234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            82257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            82237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            82180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            82180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            82189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            82197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40321                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43408329025                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6575835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             77931462775                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33005.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59255.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2137                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1226368                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  600119                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1316166                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               645240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1145593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   45939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6087                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.075661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.250025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.160229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3773      2.82%      2.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3345      2.50%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1770      1.32%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2386      1.78%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2547      1.90%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1686      1.26%     11.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1798      1.34%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2478      1.85%     14.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       114103     85.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133886                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     839.787356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1527.792957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           949     60.60%     60.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.19%     60.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     60.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.19%     61.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.38%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.13%     61.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          257     16.41%     77.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.13%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.06%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.19%     78.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          266     16.99%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.13%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.13%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.06%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.32%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6272-6399            2      0.13%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7039            1      0.06%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           60      3.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     412.010856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     87.327866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.723286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            900     57.47%     57.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            36      2.30%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.19%     59.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.06%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.13%     60.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.13%     60.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.13%     60.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.06%     60.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.19%     60.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.19%     60.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.06%     60.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.06%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.19%     61.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.06%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     61.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.06%     61.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.06%     61.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.06%     61.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.06%     61.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.66%     63.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          575     36.72%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1472-1503            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1566                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84170688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   63936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41293376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84234228                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41295360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2491.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1222.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2493.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1222.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33777388125                       # Total gap between requests
system.mem_ctrls.avgGap                      17220.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     83474380                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        52812                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       248384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       156288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39911424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        46016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11674496.494465840980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2471322024.810843467712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1563539.121516209794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7353595.795627551153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4627024.203278144822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29103641.180324450135                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1181607831.921172618866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5820728.236064890400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1362338.412021697965                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1305290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       623616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    643124685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  77031615620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     89777070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166945400                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  69904067305                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13274790910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 609492814475                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7768104020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1101333630                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    104267.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59014.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    107905.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43005.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28838311.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    864244.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    977352.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2528679.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1434028.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66071581.200001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46114126.799998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2391972712.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       896701443.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     323361353.699947                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     638441673.562499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     192606866.399999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4555269757.912485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        134.862199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9810287565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1827210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22140835810                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5940                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740608.627946                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2501788.860850                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2970    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        61750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     15254250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55699271750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28929607625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       714223                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           714223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       714223                       # number of overall hits
system.cpu.icache.overall_hits::total          714223                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       714476                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       714476                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       714476                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       714476                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000354                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000354                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000354                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43389.328063                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43389.328063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43389.328063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43389.328063                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10577750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10577750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10577750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10577750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41809.288538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41809.288538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41809.288538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41809.288538                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       714223                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          714223                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       714476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       714476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43389.328063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43389.328063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10577750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10577750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41809.288538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41809.288538                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.854241                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2966642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                71                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41783.690141                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.854241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.779012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.779012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1429205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1429205                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       915003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           915003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       915003                       # number of overall hits
system.cpu.dcache.overall_hits::total          915003                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4983                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4983                       # number of overall misses
system.cpu.dcache.overall_misses::total          4983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    376467250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    376467250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    376467250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    376467250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       919986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       919986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       919986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       919986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005416                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75550.321092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75550.321092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75550.321092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75550.321092                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2424                       # number of writebacks
system.cpu.dcache.writebacks::total              2424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1059                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3924                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3924                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30068                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30068                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    296197125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    296197125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    296197125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    296197125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65226000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65226000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004265                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004265                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004265                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004265                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75483.467125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75483.467125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75483.467125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75483.467125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2169.282959                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2169.282959                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3924                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       574668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          574668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    215821500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    215821500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77970.195087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77970.195087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2999                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2999                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    211242750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    211242750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65226000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65226000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76481.806662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76481.806662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21749.249750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21749.249750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       340335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         340335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    160645750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    160645750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       342550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       342550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72526.297968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72526.297968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27069                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27069                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84954375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84954375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73110.477625                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73110.477625                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              100064                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3924                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.500510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3683868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3683868                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84628879375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                84630290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    625                       # Simulator instruction rate (inst/s)
host_mem_usage                               21924456                       # Number of bytes of host memory used
host_op_rate                                      642                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                106051.57                       # Real time elapsed on the host
host_tick_rate                                 318511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    66300824                       # Number of instructions simulated
sim_ops                                      68039796                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033779                       # Number of seconds simulated
sim_ticks                                 33778627500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.257490                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  153514                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               209554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2969                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14567                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            182120                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28819                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35324                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6505                       # Number of indirect misses.
system.cpu.branchPred.lookups                  338759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   58222                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3864                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1893903                       # Number of instructions committed
system.cpu.committedOps                       2141599                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.097546                       # CPI: cycles per instruction
system.cpu.discardedOps                         42833                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1013441                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            519931                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           240335                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5094992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.244049                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2970                       # number of quiesce instructions executed
system.cpu.numCycles                          7760354                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2970                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1191011     55.61%     55.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6721      0.31%     55.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 573238     26.77%     82.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                370628     17.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2141599                       # Class of committed instruction
system.cpu.quiesceCycles                     46285450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2665362                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8184                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1315433                       # Transaction distribution
system.membus.trans_dist::ReadResp            1318435                       # Transaction distribution
system.membus.trans_dist::WriteReq             669885                       # Transaction distribution
system.membus.trans_dist::WriteResp            669885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2425                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1572                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1162                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1162                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2763                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        48142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3910484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3910484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3982977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       403712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       496423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    125134196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    125134196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               125646939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1991640                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004646                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1991597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      43      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1991640                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5063215735                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            60860250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              592390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11700500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           55502600                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7994299482                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1278750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5820485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1455121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7275606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1455121                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5820485                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7275606                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7275606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7275606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14551213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1351680                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1351680                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2714948                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2714947                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        48142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7789606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7863334                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3571                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3571                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8133255                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41909                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        66035                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    124633612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    125813260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        57068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        57068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    129427271                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13864677625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             41.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          8873355                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          732                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11227538322                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6772291000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11640970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4365364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5820485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21826819                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5820485                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4365364                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10185849                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11640970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10185849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10185849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32012668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        57068                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204524                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1786                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149242                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4365364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10185849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14551213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4365364                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1689471                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6054835                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4365364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14551213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1689471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20606047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1312434                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1312418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       642816                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       642816                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3857950                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1798                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3910484                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    123453964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        57100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    125134196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2383438                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2383438    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2383438                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5468308235                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7204873000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1064139862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29102426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     34922911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1128165199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29102426                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29135464                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58237890                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1093242288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58237890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     34922911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1186403089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    118685708                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39911424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    158990348                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66256896                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     84722188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    150979084                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29671427                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1247232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30930947                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16564224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2647571                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     19211795                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5820485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3513633229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1181558487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5820485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4706832686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1961503498                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2508159575                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4469663073                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5820485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5475136727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3689718062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5820485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9176495759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          297                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       483146                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        79577                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         562723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       483146                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       483146                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       483146                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        79577                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        562723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     83542540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        57292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         248512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84242676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       155200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39911424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41295424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1305355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       623616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             645241                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11674009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2473236664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1696102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7357078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2493963853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4594621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29102426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1181558487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5820485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1455121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1222531140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4594621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40776435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3654795151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5820485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1455121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1696102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7357078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3716494994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1927981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361659750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2356871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             685398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     645241                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1316317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   645241                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    999                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             82189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             82204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             82177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             82234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            82257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            82237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            82180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            82180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            82216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            82229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40321                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43422219805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6576560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             77949159805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33012.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59262.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2137                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1226502                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  600134                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1316311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               645241                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1145593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   45940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6087                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.067200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.232314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.172521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3774      2.82%      2.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3346      2.50%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1770      1.32%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2386      1.78%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2547      1.90%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1687      1.26%     11.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1798      1.34%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2478      1.85%     14.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       114112     85.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     839.361200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1527.398240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           949     60.56%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.26%     60.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     60.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.19%     61.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.38%     61.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.13%     61.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          257     16.40%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.13%     78.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.06%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.19%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          266     16.98%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.13%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.13%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.06%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.32%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6272-6399            2      0.13%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7039            1      0.06%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           60      3.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     411.758137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     87.233340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.669101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            901     57.50%     57.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            36      2.30%     59.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.19%     59.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.06%     60.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.13%     60.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.13%     60.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.13%     60.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.06%     60.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.19%     60.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.19%     60.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.06%     60.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.06%     61.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.19%     61.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.06%     61.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     61.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.06%     61.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.06%     61.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.06%     61.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.06%     61.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.66%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          575     36.69%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1472-1503            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84179968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   63936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41294400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84243508                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41295424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2492.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1222.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2493.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1222.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33778799125                       # Total gap between requests
system.mem_ctrls.avgGap                      17220.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     83478924                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57484                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       248448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       156288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39911424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11674008.957291116938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2471353343.175355434418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1701786.136810916942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7355183.392220421694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4626830.974704345688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29102425.786838144064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1181558486.945628643036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5820485.157367628999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1392596.546440497041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1305363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       623616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    643124685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  77040178365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     98584210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    167272545                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  69904067305                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13274790910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 609492814475                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7768104020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1134227950                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    104267.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59018.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    109174.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43078.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28826419.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    864244.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    977352.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2528679.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1476859.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66077502.300001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46118259.599998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2392236431.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       896723679.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     323361353.699947                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     638479785.862499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     192606866.399999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4555603878.862485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        134.866459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9810287565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1827210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22142246435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5940                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9740608.627946                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2501788.860850                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2970    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        61750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     15254250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55700682375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28929607625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       714640                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           714640                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       714640                       # number of overall hits
system.cpu.icache.overall_hits::total          714640                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11065000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11065000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11065000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11065000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       714895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       714895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       714895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       714895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43392.156863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43392.156863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43392.156863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43392.156863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10661875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10661875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10661875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10661875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000357                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000357                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000357                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000357                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41811.274510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41811.274510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41811.274510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41811.274510                       # average overall mshr miss latency
system.cpu.icache.replacements                     72                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       714640                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          714640                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11065000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11065000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       714895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       714895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43392.156863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43392.156863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10661875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10661875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000357                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41811.274510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41811.274510                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.854413                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15112734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31816.282105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.854413                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.779013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.779013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1430045                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1430045                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       915688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           915688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       915688                       # number of overall hits
system.cpu.dcache.overall_hits::total          915688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4984                       # number of overall misses
system.cpu.dcache.overall_misses::total          4984                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    376828500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    376828500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    376828500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    376828500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       920672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       920672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       920672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       920672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005413                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75607.644462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75607.644462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75607.644462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75607.644462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2425                       # number of writebacks
system.cpu.dcache.writebacks::total              2425                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1059                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30068                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30068                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    296556750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    296556750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    296556750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    296556750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65226000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65226000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004263                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004263                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75555.859873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75555.859873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75555.859873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75555.859873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2169.282959                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2169.282959                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       575052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          575052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2769                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2769                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    216182750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    216182750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78072.499097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78072.499097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2999                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2999                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    211602375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    211602375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65226000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65226000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76584.283388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76584.283388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21749.249750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21749.249750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       340636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         340636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    160645750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    160645750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       342851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       342851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006461                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006461                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72526.297968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72526.297968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27069                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27069                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84954375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84954375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73110.477625                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73110.477625                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              922009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            207.800090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3686613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3686613                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84630290000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
