-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_7FFC00 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111110000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv23_7FFA00 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111101000000000";
    constant ap_const_lv23_7FFE00 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111000000000";
    constant ap_const_lv23_7FF000 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111000000000000";
    constant ap_const_lv23_200 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_const_lv23_400 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_const_lv23_7FF200 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111001000000000";
    constant ap_const_lv23_7FF600 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111011000000000";
    constant ap_const_lv23_1800 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001100000000000";
    constant ap_const_lv23_E00 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000111000000000";
    constant ap_const_lv23_C00 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110000000000";
    constant ap_const_lv23_1600 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001011000000000";
    constant ap_const_lv23_7FF800 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111100000000000";
    constant ap_const_lv23_800 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal y_fu_248_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_fu_256_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_32_fu_272_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_48_fu_280_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_11_fu_296_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_49_fu_304_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_12_fu_320_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_50_fu_328_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_13_fu_344_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_51_fu_352_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_14_fu_368_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_52_fu_376_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_15_fu_392_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_53_fu_400_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_16_fu_416_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_54_fu_424_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_17_fu_440_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_55_fu_448_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_18_fu_464_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_56_fu_472_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_19_fu_488_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_57_fu_496_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_20_fu_512_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_58_fu_520_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_21_fu_536_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_59_fu_544_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_22_fu_560_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_60_fu_568_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_23_fu_584_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_61_fu_592_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_24_fu_608_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_62_fu_616_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_25_fu_632_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_63_fu_640_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_26_fu_656_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_64_fu_664_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_27_fu_680_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_65_fu_688_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_28_fu_704_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_66_fu_712_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_29_fu_728_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_67_fu_736_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_30_fu_752_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_68_fu_760_p2 : STD_LOGIC_VECTOR (22 downto 0);


begin



    add_ln54_48_fu_280_p2 <= std_logic_vector(unsigned(y_32_fu_272_p3) + unsigned(ap_const_lv23_7FFA00));
    add_ln54_49_fu_304_p2 <= std_logic_vector(unsigned(y_11_fu_296_p3) + unsigned(ap_const_lv23_7FFE00));
    add_ln54_50_fu_328_p2 <= std_logic_vector(unsigned(y_12_fu_320_p3) + unsigned(ap_const_lv23_7FF000));
    add_ln54_51_fu_352_p2 <= std_logic_vector(unsigned(y_13_fu_344_p3) + unsigned(ap_const_lv23_200));
    add_ln54_52_fu_376_p2 <= std_logic_vector(unsigned(y_14_fu_368_p3) + unsigned(ap_const_lv23_400));
    add_ln54_53_fu_400_p2 <= std_logic_vector(unsigned(y_15_fu_392_p3) + unsigned(ap_const_lv23_7FF200));
    add_ln54_54_fu_424_p2 <= std_logic_vector(unsigned(y_16_fu_416_p3) + unsigned(ap_const_lv23_7FF600));
    add_ln54_55_fu_448_p2 <= std_logic_vector(unsigned(y_17_fu_440_p3) + unsigned(ap_const_lv23_7FF600));
    add_ln54_56_fu_472_p2 <= std_logic_vector(unsigned(y_18_fu_464_p3) + unsigned(ap_const_lv23_1800));
    add_ln54_57_fu_496_p2 <= std_logic_vector(unsigned(y_19_fu_488_p3) + unsigned(ap_const_lv23_400));
    add_ln54_58_fu_520_p2 <= std_logic_vector(unsigned(y_20_fu_512_p3) + unsigned(ap_const_lv23_E00));
    add_ln54_59_fu_544_p2 <= std_logic_vector(unsigned(y_21_fu_536_p3) + unsigned(ap_const_lv23_7FFA00));
    add_ln54_60_fu_568_p2 <= std_logic_vector(unsigned(y_22_fu_560_p3) + unsigned(ap_const_lv23_E00));
    add_ln54_61_fu_592_p2 <= std_logic_vector(unsigned(y_23_fu_584_p3) + unsigned(ap_const_lv23_7FFC00));
    add_ln54_62_fu_616_p2 <= std_logic_vector(unsigned(y_24_fu_608_p3) + unsigned(ap_const_lv23_C00));
    add_ln54_63_fu_640_p2 <= std_logic_vector(unsigned(y_25_fu_632_p3) + unsigned(ap_const_lv23_1600));
    add_ln54_64_fu_664_p2 <= std_logic_vector(unsigned(y_26_fu_656_p3) + unsigned(ap_const_lv23_7FF800));
    add_ln54_65_fu_688_p2 <= std_logic_vector(unsigned(y_27_fu_680_p3) + unsigned(ap_const_lv23_200));
    add_ln54_66_fu_712_p2 <= std_logic_vector(unsigned(y_28_fu_704_p3) + unsigned(ap_const_lv23_1600));
    add_ln54_67_fu_736_p2 <= std_logic_vector(unsigned(y_29_fu_728_p3) + unsigned(ap_const_lv23_7FFE00));
    add_ln54_68_fu_760_p2 <= std_logic_vector(unsigned(y_30_fu_752_p3) + unsigned(ap_const_lv23_800));
    add_ln54_fu_256_p2 <= std_logic_vector(unsigned(y_fu_248_p3) + unsigned(ap_const_lv23_7FFC00));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln54_fu_256_p2(22 downto 8);
    ap_return_1 <= add_ln54_48_fu_280_p2(22 downto 8);
    ap_return_10 <= add_ln54_57_fu_496_p2(22 downto 8);
    ap_return_11 <= add_ln54_58_fu_520_p2(22 downto 8);
    ap_return_12 <= add_ln54_59_fu_544_p2(22 downto 8);
    ap_return_13 <= add_ln54_60_fu_568_p2(22 downto 8);
    ap_return_14 <= add_ln54_61_fu_592_p2(22 downto 8);
    ap_return_15 <= add_ln54_62_fu_616_p2(22 downto 8);
    ap_return_16 <= data_16_val;
    ap_return_17 <= add_ln54_63_fu_640_p2(22 downto 8);
    ap_return_18 <= add_ln54_64_fu_664_p2(22 downto 8);
    ap_return_19 <= add_ln54_65_fu_688_p2(22 downto 8);
    ap_return_2 <= add_ln54_49_fu_304_p2(22 downto 8);
    ap_return_20 <= add_ln54_66_fu_712_p2(22 downto 8);
    ap_return_21 <= data_21_val;
    ap_return_22 <= add_ln54_67_fu_736_p2(22 downto 8);
    ap_return_23 <= add_ln54_68_fu_760_p2(22 downto 8);
    ap_return_3 <= add_ln54_50_fu_328_p2(22 downto 8);
    ap_return_4 <= add_ln54_51_fu_352_p2(22 downto 8);
    ap_return_5 <= add_ln54_52_fu_376_p2(22 downto 8);
    ap_return_6 <= add_ln54_53_fu_400_p2(22 downto 8);
    ap_return_7 <= add_ln54_54_fu_424_p2(22 downto 8);
    ap_return_8 <= add_ln54_55_fu_448_p2(22 downto 8);
    ap_return_9 <= add_ln54_56_fu_472_p2(22 downto 8);
    y_11_fu_296_p3 <= (data_2_val & ap_const_lv8_0);
    y_12_fu_320_p3 <= (data_3_val & ap_const_lv8_0);
    y_13_fu_344_p3 <= (data_4_val & ap_const_lv8_0);
    y_14_fu_368_p3 <= (data_5_val & ap_const_lv8_0);
    y_15_fu_392_p3 <= (data_6_val & ap_const_lv8_0);
    y_16_fu_416_p3 <= (data_7_val & ap_const_lv8_0);
    y_17_fu_440_p3 <= (data_8_val & ap_const_lv8_0);
    y_18_fu_464_p3 <= (data_9_val & ap_const_lv8_0);
    y_19_fu_488_p3 <= (data_10_val & ap_const_lv8_0);
    y_20_fu_512_p3 <= (data_11_val & ap_const_lv8_0);
    y_21_fu_536_p3 <= (data_12_val & ap_const_lv8_0);
    y_22_fu_560_p3 <= (data_13_val & ap_const_lv8_0);
    y_23_fu_584_p3 <= (data_14_val & ap_const_lv8_0);
    y_24_fu_608_p3 <= (data_15_val & ap_const_lv8_0);
    y_25_fu_632_p3 <= (data_17_val & ap_const_lv8_0);
    y_26_fu_656_p3 <= (data_18_val & ap_const_lv8_0);
    y_27_fu_680_p3 <= (data_19_val & ap_const_lv8_0);
    y_28_fu_704_p3 <= (data_20_val & ap_const_lv8_0);
    y_29_fu_728_p3 <= (data_22_val & ap_const_lv8_0);
    y_30_fu_752_p3 <= (data_23_val & ap_const_lv8_0);
    y_32_fu_272_p3 <= (data_1_val & ap_const_lv8_0);
    y_fu_248_p3 <= (data_0_val & ap_const_lv8_0);
end behav;
