{
  "decision": "PENDING",
  "application_number": "15276414",
  "date_published": "20170810",
  "date_produced": "20170726",
  "title": "MEMORY STATE MANAGEMENT FOR ELECTRONIC DEVICE",
  "filing_date": "20160926",
  "inventor_list": [
    {
      "inventor_name_last": "Bahnsen",
      "inventor_name_first": "Robert B.",
      "inventor_city": "Tacoma",
      "inventor_state": "WA",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Govindaraju",
      "inventor_name_first": "Kanivenahalli",
      "inventor_city": "Federal Way",
      "inventor_state": "WA",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Swanson",
      "inventor_name_first": "Robert C.",
      "inventor_city": "Olympia",
      "inventor_state": "WA",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Bulusu",
      "inventor_name_first": "Mallik",
      "inventor_city": "Olympia",
      "inventor_state": "WA",
      "inventor_country": "US"
    }
  ],
  "ipcr_labels": [
    "G06F306",
    "G06F12128",
    "G06F12122",
    "G11C114074",
    "G06F132"
  ],
  "main_ipcr_label": "G06F306",
  "summary": "<SOH> BRIEF DESCRIPTION OF THE DRAWINGS <EOH>The detailed description is described with reference to the accompanying figures. FIGS. 1 and 2 are high-level schematic illustrations of an electronic device which may be adapted to include battery power management in accordance with some embodiments. FIGS. 3 and 4 are schematic, block diagram illustration of components of a memory system which may implement memory state management in accordance with various embodiments discussed herein. FIG. 5 is a flowchart illustrating operations in a method for battery power management in accordance with some embodiments. FIGS. 6-9 are schematic illustrations of electronic devices which may be modified to implement battery power management in accordance with some embodiments. detailed-description description=\"Detailed Description\" end=\"lead\"?",
  "patent_number": "None",
  "abstract": "In one embodiment a controller comprises logic to determine whether an electronic device is operating in a low power state and in response to a determination that the electronic device is operating in a low power state, implement a memory state management routine which reduces power to at least a section of volatile memory in the memory system. Other embodiments may be described.",
  "publication_number": "US20170228168A1-20170810",
  "_processing_info": {
    "original_size": 57344,
    "optimized_size": 2260,
    "reduction_percent": 96.06
  }
}