{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731115631549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731115631558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 08:27:11 2024 " "Processing started: Sat Nov 09 08:27:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731115631558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115631558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115631558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731115632280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731115632280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter " "Found entity 1: vga_avalon_st_adapter" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter_channel_adapter_0 " "Found entity 1: vga_avalon_st_adapter_channel_adapter_0" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_irq_mapper " "Found entity 1: vga_irq_mapper" {  } { { "vga/synthesis/submodules/vga_irq_mapper.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0 " "Found entity 1: vga_mm_interconnect_0" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "vga/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "vga/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_mux_002 " "Found entity 1: vga_mm_interconnect_0_rsp_mux_002" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642685 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_mux_001 " "Found entity 1: vga_mm_interconnect_0_rsp_mux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_mux " "Found entity 1: vga_mm_interconnect_0_rsp_mux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_demux_003 " "Found entity 1: vga_mm_interconnect_0_rsp_demux_003" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_demux_001 " "Found entity 1: vga_mm_interconnect_0_rsp_demux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_demux " "Found entity 1: vga_mm_interconnect_0_rsp_demux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_mux_003 " "Found entity 1: vga_mm_interconnect_0_cmd_mux_003" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_mux_001 " "Found entity 1: vga_mm_interconnect_0_cmd_mux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_mux " "Found entity 1: vga_mm_interconnect_0_cmd_mux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_demux_002 " "Found entity 1: vga_mm_interconnect_0_cmd_demux_002" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_demux_001 " "Found entity 1: vga_mm_interconnect_0_cmd_demux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_demux " "Found entity 1: vga_mm_interconnect_0_cmd_demux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642932 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642932 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642932 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115642948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "vga/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "vga/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115642997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "vga/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115642999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115642999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "vga/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_006_default_decode " "Found entity 1: vga_mm_interconnect_0_router_006_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643013 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_006 " "Found entity 2: vga_mm_interconnect_0_router_006" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_004_default_decode " "Found entity 1: vga_mm_interconnect_0_router_004_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643019 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_004 " "Found entity 2: vga_mm_interconnect_0_router_004" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_003_default_decode " "Found entity 1: vga_mm_interconnect_0_router_003_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643024 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_003 " "Found entity 2: vga_mm_interconnect_0_router_003" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_002_default_decode " "Found entity 1: vga_mm_interconnect_0_router_002_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643038 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_002 " "Found entity 2: vga_mm_interconnect_0_router_002" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_001_default_decode " "Found entity 1: vga_mm_interconnect_0_router_001_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643069 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_001 " "Found entity 2: vga_mm_interconnect_0_router_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115643069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_default_decode " "Found entity 1: vga_mm_interconnect_0_router_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643076 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router " "Found entity 2: vga_mm_interconnect_0_router" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "vga/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "vga/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "vga/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "vga/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "vga/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_vga_controller_0 " "Found entity 1: vga_video_vga_controller_0" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643218 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731115643229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_scaler_0 " "Found entity 1: vga_video_scaler_0" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_rgb_resampler_0 " "Found entity 1: vga_video_rgb_resampler_0" {  } { { "vga/synthesis/submodules/vga_video_rgb_resampler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_pixel_buffer_dma_0 " "Found entity 1: vga_video_pixel_buffer_dma_0" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_dual_clock_buffer_0 " "Found entity 1: vga_video_dual_clock_buffer_0" {  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timer_0 " "Found entity 1: vga_timer_0" {  } { { "vga/synthesis/submodules/vga_timer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sysid_qsys_0 " "Found entity 1: vga_sysid_qsys_0" {  } { { "vga/synthesis/submodules/vga_sysid_qsys_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_onchip_memory2_0 " "Found entity 1: vga_onchip_memory2_0" {  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0 " "Found entity 1: vga_nios2_gen2_0" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: vga_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: vga_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: vga_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: vga_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: vga_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "6 vga_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: vga_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: vga_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "8 vga_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: vga_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "9 vga_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: vga_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "10 vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "11 vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "12 vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "13 vga_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: vga_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "14 vga_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: vga_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "15 vga_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: vga_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "16 vga_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: vga_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "17 vga_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: vga_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "18 vga_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: vga_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "19 vga_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: vga_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "20 vga_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: vga_nios2_gen2_0_cpu_nios2_oci" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""} { "Info" "ISGN_ENTITY_NAME" "21 vga_nios2_gen2_0_cpu " "Found entity 21: vga_nios2_gen2_0_cpu" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_test_bench " "Found entity 1: vga_nios2_gen2_0_cpu_test_bench" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_new_sdram_controller_0_input_efifo_module " "Found entity 1: vga_new_sdram_controller_0_input_efifo_module" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643499 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_new_sdram_controller_0 " "Found entity 2: vga_new_sdram_controller_0" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file vga/synthesis/submodules/vga_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_jtag_uart_0_sim_scfifo_w " "Found entity 1: vga_jtag_uart_0_sim_scfifo_w" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643544 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_jtag_uart_0_scfifo_w " "Found entity 2: vga_jtag_uart_0_scfifo_w" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643544 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_jtag_uart_0_sim_scfifo_r " "Found entity 3: vga_jtag_uart_0_sim_scfifo_r" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643544 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_jtag_uart_0_scfifo_r " "Found entity 4: vga_jtag_uart_0_scfifo_r" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643544 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_jtag_uart_0 " "Found entity 5: vga_jtag_uart_0" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file vga/synthesis/submodules/vga_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_altpll_0_dffpipe_l2c " "Found entity 1: vga_altpll_0_dffpipe_l2c" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643571 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_altpll_0_stdsync_sv6 " "Found entity 2: vga_altpll_0_stdsync_sv6" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643571 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_altpll_0_altpll_lah2 " "Found entity 3: vga_altpll_0_altpll_lah2" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643571 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_altpll_0 " "Found entity 4: vga_altpll_0" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115643571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115643571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644314 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644361 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115644361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115644361 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115644369 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115644369 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115644369 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115644378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731115644629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\"" {  } { { "vga/synthesis/vga.v" "altera_up_sd_card_avalon_interface_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115644938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645149 ""}  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115645149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_pr92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115645229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115645229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645231 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/initial_data.mif -- setting all initial values to 0" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1731115645248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0 vga_altpll_0:altpll_0 " "Elaborating entity \"vga_altpll_0\" for hierarchy \"vga_altpll_0:altpll_0\"" {  } { { "vga/synthesis/vga.v" "altpll_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0_stdsync_sv6 vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"vga_altpll_0_stdsync_sv6\" for hierarchy \"vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "stdsync2" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0_dffpipe_l2c vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2\|vga_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"vga_altpll_0_dffpipe_l2c\" for hierarchy \"vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2\|vga_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "dffpipe3" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0_altpll_lah2 vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1 " "Elaborating entity \"vga_altpll_0_altpll_lah2\" for hierarchy \"vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\"" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "sd1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_jtag_uart_0 vga_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"vga_jtag_uart_0\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\"" {  } { { "vga/synthesis/vga.v" "jtag_uart_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_jtag_uart_0_scfifo_w vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w " "Elaborating entity \"vga_jtag_uart_0_scfifo_w\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "the_vga_jtag_uart_0_scfifo_w" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "wfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115645618 ""}  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115645618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115645673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115645673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115645698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115645698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115645728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115645728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115645793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115645793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115645869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115645869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115645929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115645929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_jtag_uart_0_scfifo_r vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r " "Elaborating entity \"vga_jtag_uart_0_scfifo_r\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "the_vga_jtag_uart_0_scfifo_r" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115645949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "vga_jtag_uart_0_alt_jtag_atlantic" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646268 ""}  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115646268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_new_sdram_controller_0 vga_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"vga_new_sdram_controller_0\" for hierarchy \"vga_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "vga/synthesis/vga.v" "new_sdram_controller_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_new_sdram_controller_0_input_efifo_module vga_new_sdram_controller_0:new_sdram_controller_0\|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"vga_new_sdram_controller_0_input_efifo_module\" for hierarchy \"vga_new_sdram_controller_0:new_sdram_controller_0\|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module\"" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "the_vga_new_sdram_controller_0_input_efifo_module" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0 vga_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"vga_nios2_gen2_0\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\"" {  } { { "vga/synthesis/vga.v" "nios2_gen2_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu " "Elaborating entity \"vga_nios2_gen2_0_cpu\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_test_bench vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_test_bench:the_vga_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"vga_nios2_gen2_0_cpu_test_bench\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_test_bench:the_vga_nios2_gen2_0_cpu_test_bench\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_test_bench" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_register_bank_a_module vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"vga_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_register_bank_a" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646658 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115646658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115646709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_register_bank_b_module vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"vga_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_register_bank_b" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_debug vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115646833 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115646833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_break vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_xbrk vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_dbrk vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_itrace vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_dtrace vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_td_mode vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_fifo vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115646978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_pib vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_im vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_im:the_vga_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_im:the_vga_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_avalon_reg vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_ocimem vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_ociram_sp_ram_module vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"vga_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647139 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115647139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115647182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115647182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_debug_slave_wrapper vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"vga_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_debug_slave_tck vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"vga_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_debug_slave_sysclk vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"vga_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "vga_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647328 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115647328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_onchip_memory2_0 vga_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"vga_onchip_memory2_0\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\"" {  } { { "vga/synthesis/vga.v" "onchip_memory2_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vga_onchip_memory2_0.hex " "Parameter \"init_file\" = \"vga_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115647708 ""}  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115647708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9qg1 " "Found entity 1: altsyncram_9qg1" {  } { { "db/altsyncram_9qg1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115647759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115647759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9qg1 vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated " "Elaborating entity \"altsyncram_9qg1\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115647759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115648318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115648318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_9qg1.tdf" "decode3" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115648318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115648378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115648378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_9qg1.tdf" "mux2" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115648378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sysid_qsys_0 vga_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"vga_sysid_qsys_0\" for hierarchy \"vga_sysid_qsys_0:sysid_qsys_0\"" {  } { { "vga/synthesis/vga.v" "sysid_qsys_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115648539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timer_0 vga_timer_0:timer_0 " "Elaborating entity \"vga_timer_0\" for hierarchy \"vga_timer_0:timer_0\"" {  } { { "vga/synthesis/vga.v" "timer_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115648549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_dual_clock_buffer_0 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"vga_video_dual_clock_buffer_0\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "vga/synthesis/vga.v" "video_dual_clock_buffer_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115648569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115648988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115648994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115648994 ""}  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115648994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_pixel_buffer_dma_0 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"vga_video_pixel_buffer_dma_0\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "vga/synthesis/vga.v" "video_pixel_buffer_dma_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_video_pixel_buffer_dma_0.v(237) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115649605 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_video_pixel_buffer_dma_0.v(238) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115649605 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_video_pixel_buffer_dma_0.v(243) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115649605 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_video_pixel_buffer_dma_0.v(244) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115649605 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_video_pixel_buffer_dma_0.v(324) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115649605 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_video_pixel_buffer_dma_0.v(338) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115649608 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115649788 ""}  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115649788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ftb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115649938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115649938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115649949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_rgb_resampler_0 vga_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"vga_video_rgb_resampler_0\" for hierarchy \"vga_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "vga/synthesis/vga.v" "video_rgb_resampler_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a vga_video_rgb_resampler_0.v(106) " "Verilog HDL or VHDL warning at vga_video_rgb_resampler_0.v(106): object \"a\" assigned a value but never read" {  } { { "vga/synthesis/submodules/vga_video_rgb_resampler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_rgb_resampler_0.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115650208 "|vga|vga_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_scaler_0 vga_video_scaler_0:video_scaler_0 " "Elaborating entity \"vga_video_scaler_0\" for hierarchy \"vga_video_scaler_0:video_scaler_0\"" {  } { { "vga/synthesis/vga.v" "video_scaler_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "Multiply_Height" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(206) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115650230 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(218) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115650230 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(229) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115650230 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115650399 ""}  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115650399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115650801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115650801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "Multiply_Width" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115650818 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115650818 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_vga_controller_0 vga_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"vga_video_vga_controller_0\" for hierarchy \"vga_video_vga_controller_0:video_vga_controller_0\"" {  } { { "vga/synthesis/vga.v" "video_vga_controller_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "VGA_Timing" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115650839 "|vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115650839 "|vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0 vga_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"vga_mm_interconnect_0\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\"" {  } { { "vga/synthesis/vga.v" "mm_interconnect_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115650853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "vga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "vga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router " "Elaborating entity \"vga_mm_interconnect_0_router\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router\|vga_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router\|vga_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"vga_mm_interconnect_0_router_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_001_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001\|vga_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_001_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001\|vga_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_002 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"vga_mm_interconnect_0_router_002\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_002_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002\|vga_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_002_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002\|vga_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_003 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"vga_mm_interconnect_0_router_003\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_003_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003\|vga_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_003_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003\|vga_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_004 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"vga_mm_interconnect_0_router_004\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_004" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_004_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004\|vga_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_004_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004\|vga_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_006 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"vga_mm_interconnect_0_router_006\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_006" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_006_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006\|vga_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_006_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006\|vga_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_demux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"vga_mm_interconnect_0_cmd_demux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_demux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"vga_mm_interconnect_0_cmd_demux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_demux_002 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"vga_mm_interconnect_0_cmd_demux_002\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115651989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_mux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"vga_mm_interconnect_0_cmd_mux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_mux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"vga_mm_interconnect_0_cmd_mux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_mux_003 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"vga_mm_interconnect_0_cmd_mux_003\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_demux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"vga_mm_interconnect_0_rsp_demux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_demux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"vga_mm_interconnect_0_rsp_demux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_demux_003 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"vga_mm_interconnect_0_rsp_demux_003\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_mux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"vga_mm_interconnect_0_rsp_mux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_mux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"vga_mm_interconnect_0_rsp_mux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_mux_002 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"vga_mm_interconnect_0_rsp_mux_002\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115652343 "|vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115652351 "|vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115652351 "|vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "crosser" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 4024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 4053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_irq_mapper vga_irq_mapper:irq_mapper " "Elaborating entity \"vga_irq_mapper\" for hierarchy \"vga_irq_mapper:irq_mapper\"" {  } { { "vga/synthesis/vga.v" "irq_mapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_st_adapter vga_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_avalon_st_adapter\" for hierarchy \"vga_avalon_st_adapter:avalon_st_adapter\"" {  } { { "vga/synthesis/vga.v" "avalon_st_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_st_adapter_channel_adapter_0 vga_avalon_st_adapter:avalon_st_adapter\|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"vga_avalon_st_adapter_channel_adapter_0\" for hierarchy \"vga_avalon_st_adapter:avalon_st_adapter\|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "channel_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel vga_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at vga_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115652571 "|vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 vga_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at vga_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115652571 "|vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "vga/synthesis/vga.v" "rst_controller" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "vga/synthesis/vga.v" "rst_controller_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115652619 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653858 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653858 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653858 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653858 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653863 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653863 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653863 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653863 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653868 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653868 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653868 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653868 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653868 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653868 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653895 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653895 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653895 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653895 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653899 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653899 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653899 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653899 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115653911 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115653911 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731115654384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.09.08:27:37 Progress: Loading sld58d5a48e/alt_sld_fab_wrapper_hw.tcl " "2024.11.09.08:27:37 Progress: Loading sld58d5a48e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115658011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115660371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115660521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115663079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115663218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115663378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115663536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115663561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115663563 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731115664292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld58d5a48e/alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115664608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115664608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115664732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115664732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115664764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115664764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115664863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115664863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115664991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115664991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115664991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115665062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115665062 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667001 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667001 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667001 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667001 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667001 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667001 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667001 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731115667001 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731115667001 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 37 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 67 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 337 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 367 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 637 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 667 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 967 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\] " "Synthesized away node \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ftb1.tdf" 547 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 45 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 320 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115667012 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731115667012 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731115667012 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "vga/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1731115670279 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731115670279 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731115675289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 442 -1 0 } } { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 356 -1 0 } } { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "vga/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 352 -1 0 } } { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 398 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "vga/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "vga/synthesis/submodules/vga_timer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_timer_0.v" 167 -1 0 } } { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731115675594 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731115675595 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731115678469 "|vga|sdram_wire_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_SYNC GND " "Pin \"vga_out_SYNC\" is stuck at GND" {  } { { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731115678469 "|vga|vga_out_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731115678469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115679017 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "372 " "372 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731115683706 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731115684032 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731115684032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115684232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115685510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731115689631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115689631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6063 " "Implemented 6063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731115690555 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731115690555 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731115690555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5675 " "Implemented 5675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731115690555 ""} { "Info" "ICUT_CUT_TM_RAMS" "308 " "Implemented 308 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731115690555 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731115690555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731115690555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731115690690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 08:28:10 2024 " "Processing ended: Sat Nov 09 08:28:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731115690690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731115690690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731115690690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115690690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731115692643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731115692655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 08:28:11 2024 " "Processing started: Sat Nov 09 08:28:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731115692655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731115692655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731115692655 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1731115694138 ""}
{ "Info" "0" "" "Project  = vga" {  } {  } 0 0 "Project  = vga" 0 0 "Fitter" 0 0 1731115694138 ""}
{ "Info" "0" "" "Revision = vga" {  } {  } 0 0 "Revision = vga" 0 0 "Fitter" 0 0 1731115694138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731115694293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731115694294 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731115694336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731115694381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731115694381 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[0\] port" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1731115694550 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[1\] 1 1 -3 -192 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-192 ps) for vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[1\] port" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1731115694550 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[2\] port" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1731115694550 ""}  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1731115694550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731115694929 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731115694939 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731115695588 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731115695588 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 16060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731115695630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 16062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731115695630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 16064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731115695630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 16066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731115695630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 16068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731115695630 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731115695630 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731115695639 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731115696299 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 74 " "No exact pin location assignment(s) for 4 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1731115696998 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115697752 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731115697752 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'vga/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731115697804 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731115697813 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'vga/synthesis/submodules/vga_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731115697819 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] clk_clk " "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731115697850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731115697850 "|vga|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115697922 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115697922 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115697922 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1731115697922 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115697925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115697925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115697925 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1731115697925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731115697925 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731115697925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731115697925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731115697925 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731115697925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731115698351 ""}  } { { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 16043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731115698351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731115698352 ""}  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731115698352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731115698352 ""}  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731115698352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731115698352 ""}  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731115698352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731115698352 ""}  } { { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 15527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731115698352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\] " "Destination node vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_ea7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ea7.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1731115698352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731115698352 ""}  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731115698352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node vga_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731115698352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node vga_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 10021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731115698352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731115698352 ""}  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 4056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731115698352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731115699136 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731115699144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731115699144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731115699155 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1731115699179 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1731115699179 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1731115699179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731115699180 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731115699193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731115699193 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731115699200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731115699945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1731115699957 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1731115699957 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1731115699957 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1731115699957 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731115699957 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 1 3 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1731115700014 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1731115700014 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731115700014 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 9 51 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 38 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 38 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731115700015 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1731115700015 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731115700015 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|pll7 clk\[2\] vga_out_CLK~output " "PLL \"vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\|pll7\" output port clk\[2\] feeds output pin \"vga_out_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 150 -1 0 } } { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 294 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 184 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1731115700095 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731115701226 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1731115701277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731115704489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731115705996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731115706105 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731115711936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731115711936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731115712804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731115716409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731115716409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731115717232 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1731115717232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731115717232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731115717234 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731115717454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731115717496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731115718067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731115718069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731115718607 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731115719636 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1731115720627 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdcard_b_SD_dat3 a permanently disabled " "Pin sdcard_b_SD_dat3 has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { sdcard_b_SD_dat3 } } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1731115720660 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1731115720660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.fit.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731115720989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5790 " "Peak virtual memory: 5790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731115722342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 08:28:42 2024 " "Processing ended: Sat Nov 09 08:28:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731115722342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731115722342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731115722342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731115722342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731115723637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731115723648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 08:28:43 2024 " "Processing started: Sat Nov 09 08:28:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731115723648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731115723648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731115723648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731115724027 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731115726593 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731115726677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731115727014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 08:28:47 2024 " "Processing ended: Sat Nov 09 08:28:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731115727014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731115727014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731115727014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731115727014 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731115727819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731115728504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731115728519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 08:28:48 2024 " "Processing started: Sat Nov 09 08:28:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731115728519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115728519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115728519 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1731115728619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115728987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115728987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729031 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1731115729636 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729636 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'vga/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729676 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729688 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'vga/synthesis/submodules/vga_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729694 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] clk_clk " "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731115729720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729720 "|vga|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115729761 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115729761 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115729761 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729761 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115729761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115729761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115729761 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729761 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1731115729762 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1731115729799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.861 " "Worst-case setup slack is 45.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.861               0.000 altera_reserved_tck  " "   45.861               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.376 " "Worst-case recovery slack is 47.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.376               0.000 altera_reserved_tck  " "   47.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.003 " "Worst-case removal slack is 1.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 altera_reserved_tck  " "    1.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115729828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729828 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.406 ns " "Worst Case Available Settling Time: 197.406 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115729887 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729887 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1731115729893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115729926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730503 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] clk_clk " "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731115730716 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730716 "|vga|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115730722 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115730722 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115730722 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730722 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115730722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115730722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115730722 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.301 " "Worst-case setup slack is 46.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.301               0.000 altera_reserved_tck  " "   46.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.677 " "Worst-case recovery slack is 47.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.677               0.000 altera_reserved_tck  " "   47.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.908 " "Worst-case removal slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 altera_reserved_tck  " "    0.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730751 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.661 ns " "Worst Case Available Settling Time: 197.661 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115730799 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730799 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1731115730805 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] clk_clk " "Register Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\|counter\[1\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1731115730964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730964 "|vga|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115730969 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115730969 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1731115730969 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730969 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115730969 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115730969 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1731115730969 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.141 " "Worst-case setup slack is 48.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.141               0.000 altera_reserved_tck  " "   48.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.854 " "Worst-case recovery slack is 48.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.854               0.000 altera_reserved_tck  " "   48.854               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.475 " "Worst-case minimum pulse width slack is 49.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475               0.000 altera_reserved_tck  " "   49.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731115730996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115730996 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.764 ns " "Worst Case Available Settling Time: 198.764 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731115731045 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115731045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115731367 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115731370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731115731478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 08:28:51 2024 " "Processing ended: Sat Nov 09 08:28:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731115731478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731115731478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731115731478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115731478 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1731115732262 ""}
