// Seed: 1130508379
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    output uwire id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6
);
  initial id_3 += !(-1);
  assign id_3 = id_2;
  wire  id_8;
  logic id_9;
  assign id_5 = id_9;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4
);
  assign id_1 = 1;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
