#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 18 14:32:24 2025
# Process ID: 25412
# Current directory: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10792 C:\FPGA_DEMO\Artix 7\Helix 7\HELIX_A7_TEST\project_1.xpr
# Log file: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/vivado.log
# Journal file: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.xpr}
update_compile_order -fileset sources_1
upgrade_ip -srcset design_1_clk_wiz_0_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  design_1_clk_wiz_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_clk_wiz_0_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
