<profile>

<section name = "Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3'" level="0">
<item name = "Date">Thu Oct 19 11:50:54 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_kernel_attention</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15698, 15698, 0.785 ms, 0.785 ms, 15698, 15698, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_80_2_VITIS_LOOP_82_3">15696, 15696, 45, 28, 1, 560, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 2815, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 425, -</column>
<column name="Register">-, -, 1989, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_7ns_6ns_7s_13_4_1_U26">mac_muladd_7ns_6ns_7s_13_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_7ns_8ns_9s_15_4_1_U25">mac_muladd_7ns_8ns_9s_15_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln80_1_fu_724_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln80_fu_698_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln82_fu_742_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln84_1_fu_843_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_2_fu_833_p2">+, 0, 0, 25, 18, 6</column>
<column name="add_ln90_10_fu_1075_p2">+, 0, 0, 20, 13, 12</column>
<column name="add_ln90_11_fu_1092_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_12_fu_1117_p2">+, 0, 0, 20, 13, 2</column>
<column name="add_ln90_13_fu_1134_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_14_fu_1159_p2">+, 0, 0, 20, 13, 12</column>
<column name="add_ln90_15_fu_1176_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_16_fu_1201_p2">+, 0, 0, 20, 13, 3</column>
<column name="add_ln90_17_fu_1218_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_18_fu_1243_p2">+, 0, 0, 20, 13, 12</column>
<column name="add_ln90_19_fu_1260_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_1_fu_882_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_20_fu_1285_p2">+, 0, 0, 20, 13, 3</column>
<column name="add_ln90_21_fu_1302_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_22_fu_1327_p2">+, 0, 0, 20, 13, 12</column>
<column name="add_ln90_23_fu_1344_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_24_fu_1369_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln90_25_fu_1386_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_26_fu_1411_p2">+, 0, 0, 20, 13, 12</column>
<column name="add_ln90_27_fu_1428_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_28_fu_1456_p2">+, 0, 0, 21, 14, 13</column>
<column name="add_ln90_29_fu_1474_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_2_fu_907_p2">+, 0, 0, 20, 13, 12</column>
<column name="add_ln90_30_fu_1499_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln90_31_fu_1516_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_32_fu_1541_p2">+, 0, 0, 21, 14, 13</column>
<column name="add_ln90_33_fu_1558_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_34_fu_1583_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln90_35_fu_1600_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_36_fu_1625_p2">+, 0, 0, 21, 14, 13</column>
<column name="add_ln90_37_fu_1642_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_38_fu_1667_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln90_39_fu_1684_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_3_fu_924_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_40_fu_1709_p2">+, 0, 0, 21, 14, 13</column>
<column name="add_ln90_41_fu_1726_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_42_fu_1751_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln90_43_fu_1768_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_44_fu_1793_p2">+, 0, 0, 21, 14, 13</column>
<column name="add_ln90_45_fu_1810_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_46_fu_1835_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln90_47_fu_1852_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_48_fu_1877_p2">+, 0, 0, 21, 14, 13</column>
<column name="add_ln90_49_fu_1894_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_4_fu_949_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln90_50_fu_1919_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln90_51_fu_1936_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_52_fu_1961_p2">+, 0, 0, 21, 14, 13</column>
<column name="add_ln90_53_fu_1978_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_54_fu_2003_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln90_55_fu_2020_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_5_fu_966_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_6_fu_991_p2">+, 0, 0, 20, 13, 12</column>
<column name="add_ln90_7_fu_1008_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln90_8_fu_1033_p2">+, 0, 0, 20, 13, 2</column>
<column name="add_ln90_9_fu_1050_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_92_fu_788_p2">-, 0, 0, 16, 9, 9</column>
<column name="empty_93_fu_812_p2">-, 0, 0, 14, 7, 7</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage11_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln80_fu_692_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln82_fu_710_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="ap_block_pp0_stage11_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage17_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln80_1_fu_730_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln80_fu_716_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">145, 29, 1, 29</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten2252_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_k_load">9, 2, 3, 6</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten2252_fu_166">9, 2, 10, 20</column>
<column name="j_fu_162">9, 2, 7, 14</column>
<column name="k_fu_158">9, 2, 3, 6</column>
<column name="m_axi_gmem_AWADDR">145, 29, 64, 1856</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln90_reg_2164">13, 0, 13, 0</column>
<column name="ap_CS_fsm">28, 0, 28, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="gmem_addr_10_reg_2241">64, 0, 64, 0</column>
<column name="gmem_addr_11_reg_2247">64, 0, 64, 0</column>
<column name="gmem_addr_12_reg_2253">64, 0, 64, 0</column>
<column name="gmem_addr_13_reg_2259">64, 0, 64, 0</column>
<column name="gmem_addr_14_reg_2265">64, 0, 64, 0</column>
<column name="gmem_addr_15_reg_2288">64, 0, 64, 0</column>
<column name="gmem_addr_16_reg_2294">64, 0, 64, 0</column>
<column name="gmem_addr_17_reg_2300">64, 0, 64, 0</column>
<column name="gmem_addr_18_reg_2306">64, 0, 64, 0</column>
<column name="gmem_addr_19_reg_2312">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_2187">64, 0, 64, 0</column>
<column name="gmem_addr_20_reg_2318">64, 0, 64, 0</column>
<column name="gmem_addr_21_reg_2324">64, 0, 64, 0</column>
<column name="gmem_addr_22_reg_2330">64, 0, 64, 0</column>
<column name="gmem_addr_23_reg_2336">64, 0, 64, 0</column>
<column name="gmem_addr_24_reg_2342">64, 0, 64, 0</column>
<column name="gmem_addr_25_reg_2348">64, 0, 64, 0</column>
<column name="gmem_addr_26_reg_2354">64, 0, 64, 0</column>
<column name="gmem_addr_27_reg_2360">64, 0, 64, 0</column>
<column name="gmem_addr_28_reg_2366">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_2193">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_2199">64, 0, 64, 0</column>
<column name="gmem_addr_4_reg_2205">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_2211">64, 0, 64, 0</column>
<column name="gmem_addr_6_reg_2217">64, 0, 64, 0</column>
<column name="gmem_addr_7_reg_2223">64, 0, 64, 0</column>
<column name="gmem_addr_8_reg_2229">64, 0, 64, 0</column>
<column name="gmem_addr_9_reg_2235">64, 0, 64, 0</column>
<column name="gmem_addr_reg_2158">64, 0, 64, 0</column>
<column name="icmp_ln80_reg_2121">1, 0, 1, 0</column>
<column name="indvar_flatten2252_fu_166">10, 0, 10, 0</column>
<column name="j_fu_162">7, 0, 7, 0</column>
<column name="k_fu_158">3, 0, 3, 0</column>
<column name="reg_642">32, 0, 32, 0</column>
<column name="select_ln80_1_reg_2133">7, 0, 7, 0</column>
<column name="select_ln80_reg_2125">3, 0, 3, 0</column>
<column name="sext_ln90_28_reg_2271">14, 0, 14, 0</column>
<column name="trunc_ln90_reg_2182">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="afterPad">in, 64, ap_none, afterPad, scalar</column>
<column name="afterRearrangeX">in, 64, ap_none, afterRearrangeX, scalar</column>
</table>
</item>
</section>
</profile>
