// Copyright Epic Games, Inc. All Rights Reserved.

#include "../Common.ush"
#include "../Matrices.ush"
#include "HairStrandsVoxelPageCommon.ush"
#include "HairStrandsAABBCommon.ush"
#include "HairStrandsVisibilityCommon.ush"

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_ALLOCATEPAGEINDEX 

float				CPUPageWorldSize;
float				CPUVoxelWorldSize;
uint				bUseCPUVoxelWorldSize;	// When adaptive voxel size is disabled, we use CPU voxel size value
uint				TotalPageIndexCount; 	// This is the max page index count;
uint				PageResolution; 		// Resolution of a page
uint				MacroGroupCount;
uint				IndirectDispatchGroupSize;
uint				bDoesMacroGroupSupportVoxelization;

// For testing parity with CPU version
float3				CPU_TranslatedWorldMinAABB;
float3				CPU_TranslatedWorldMaxAABB;
int3				CPU_PageIndexResolution;
uint				CPU_bUseCPUData;

Buffer<float>								GPUVoxelWorldSize;
Buffer<float>								MacroGroupVoxelSizeBuffer;
Buffer<int>									MacroGroupAABBBuffer;
RWBuffer<int>								MacroGroupVoxelAlignedAABBBuffer;
RWBuffer<uint4>								OutPageIndexResolutionAndOffsetBuffer;
RWBuffer<uint>								OutPageIndexAllocationIndirectBufferArgs;
RWStructuredBuffer<FVoxelizationViewInfo>	OutVoxelizationViewInfoBuffer;

#ifndef MAX_HAIR_MACROGROUP_COUNT
#error MAX_HAIR_MACROGROUP_COUNT needs to be defined
#endif

#define INVALID_OFFSET 0xFFFFFFFF

groupshared uint PageIndexOffsets[MAX_HAIR_MACROGROUP_COUNT];

// This code assume we have less than 32 macro group (which fit into a single CU/SM)
[numthreads(MAX_HAIR_MACROGROUP_COUNT, 1, 1)]
void AllocatePageIndex(uint2 DispatchThreadId : SV_DispatchThreadID)
{
	const uint MacroGroupId = DispatchThreadId.x;

	FHairAABB Bound = InitHairAABB();
	float PageWorldSize = CPUPageWorldSize;
	bool bIsValid = MacroGroupId < MacroGroupCount;
	if (bIsValid)
	{
		const bool bSupportVoxelization = (bDoesMacroGroupSupportVoxelization >> MacroGroupId) & 0x1;
		Bound = ReadHairAABB(MacroGroupId, MacroGroupAABBBuffer);
		const float VoxelWorldSize = bUseCPUVoxelWorldSize ? CPUVoxelWorldSize : max(GPUVoxelWorldSize[0], MacroGroupVoxelSizeBuffer[MacroGroupId]);
		PageWorldSize = VoxelWorldSize * PageResolution;

		if (any(Bound.Min > Bound.Max) || !bSupportVoxelization)
		{
			Bound.Min = 0;
			Bound.Max = 0;
			bIsValid = false;
		}
	}

	// Page index allocation
	int3 PageIndexResolution = 0;
	{
		// Snap the max AABB to the voxel size.
		
		// The contents of MacroGroupAABBBuffer (tight fitting AABBs) and MacroGroupVoxelAlignedAABBBuffer diverge here
		// because the macro group AABBs for voxelization need to be snapped to the voxel page boundary.
		
		// Allocate enough pages to cover the AABB, where page (0,0,0) origin sit on MinAABB.
		float3 MacroGroupSize = 0;
		if (bIsValid)
		{
			MacroGroupSize = Bound.Max - Bound.Min;
			PageIndexResolution = ceil(MacroGroupSize / PageWorldSize);
			MacroGroupSize = PageIndexResolution * PageWorldSize;
			Bound.Max = MacroGroupSize + Bound.Min;
		}

		const uint TotalPageIndex = PageIndexResolution.x * PageIndexResolution.y * PageIndexResolution.z;		
		PageIndexOffsets[MacroGroupId] = TotalPageIndex;
		GroupMemoryBarrierWithGroupSync();

		// Postfix sum to instance group are always ordered by index
		if (DispatchThreadId.x == 0)
		{
			bool bValidAllocation = true;
			uint PageIndexOffset = 0;
			for (uint LocalMacroGroupId = 0; LocalMacroGroupId < MacroGroupCount; ++LocalMacroGroupId)
			{
				const uint PageCount = PageIndexOffsets[LocalMacroGroupId];
				bValidAllocation = bValidAllocation && (PageIndexOffset + PageCount <= TotalPageIndexCount);
				PageIndexOffsets[LocalMacroGroupId] = bValidAllocation ? PageIndexOffset : INVALID_OFFSET;
				PageIndexOffset += PageCount;
			}
		}
		GroupMemoryBarrierWithGroupSync();

		const uint PageIndexOffset = PageIndexOffsets[MacroGroupId];
		bIsValid = bIsValid && (PageIndexOffset != INVALID_OFFSET);
		if (bIsValid)
		{
			OutPageIndexResolutionAndOffsetBuffer[MacroGroupId] = uint4(PageIndexResolution, PageIndexOffset);
			WriteHairAABB(MacroGroupId, Bound, MacroGroupVoxelAlignedAABBBuffer);
		}
		else
		{
			// Clear all output if the allocation is not valid
			OutPageIndexResolutionAndOffsetBuffer[MacroGroupId] = uint4(0, 0, 0, 0);
			WriteDispatchIndirectArgs(OutPageIndexAllocationIndirectBufferArgs, MacroGroupId, 0, 1, 1);

			FVoxelizationViewInfo ViewInfo;
			ViewInfo.TranslatedWorldToClip = 0;
			ViewInfo.ViewForward = 0;
			ViewInfo.RasterResolution = 0;
			ViewInfo.Pad0 = 0;
			ViewInfo.Pad1 = 0;
			OutVoxelizationViewInfoBuffer[MacroGroupId] = ViewInfo;
		}
	}

	if (!bIsValid)
	{
		return;
	}

	// Use CPU data, which allow to compare the GPU driven part with CPU data
	// This code path is only for debug purpose and work only when there is a single instance group
	if (CPU_bUseCPUData > 0)
	{
		Bound.Min = CPU_TranslatedWorldMinAABB;
		Bound.Max = CPU_TranslatedWorldMaxAABB;
		PageIndexResolution = CPU_PageIndexResolution;
		WriteHairAABB(MacroGroupId, Bound, MacroGroupVoxelAlignedAABBBuffer);
	}

	// Prepare indirect buffer for doing the actual page index allocation and filling the page index
	{
		const uint AllocatedPageIndexCount = PageIndexResolution.x * PageIndexResolution.y * PageIndexResolution.z;
		WriteDispatchIndirectArgs(OutPageIndexAllocationIndirectBufferArgs, MacroGroupId, ceil(AllocatedPageIndexCount / float(IndirectDispatchGroupSize)), 1, 1);
	}

	// Matrix generation
	if (bIsValid)
	{
		// Find the largest resolution and its dominant axis
		uint2 RasterResolution = uint2(0, 0);
		float3 RasterProjectionSize = float3(0,0,0);
		float3 RasterDirection = float3(0, 0, 0);
		float3 RasterUp = float3(0, 0, 0);
		const int3 TotalVoxelResolution = PageIndexResolution * PageResolution;
		{
			const uint ResolutionXY = TotalVoxelResolution.x * TotalVoxelResolution.y;
			const uint ResolutionXZ = TotalVoxelResolution.x * TotalVoxelResolution.z;
			const uint ResolutionYZ = TotalVoxelResolution.y * TotalVoxelResolution.y;
			if (ResolutionXY >= ResolutionXZ && ResolutionXY >= ResolutionYZ)
			{
				RasterResolution = int2(TotalVoxelResolution.x, TotalVoxelResolution.y);
				RasterDirection = float3(0, 0, 1);
				RasterUp = float3(0, 1, 0);

				FHairAABB ProjRasterAABB;
				ProjRasterAABB.Min = float3(Bound.Min.x, Bound.Min.y, Bound.Min.z);
				ProjRasterAABB.Max = float3(Bound.Max.x, Bound.Max.y, Bound.Max.z);
				RasterProjectionSize = ProjRasterAABB.Max - ProjRasterAABB.Min;
			}
			else if (ResolutionXZ >= ResolutionXY && ResolutionXZ >= ResolutionYZ)
			{
				RasterResolution = int2(TotalVoxelResolution.x, TotalVoxelResolution.z);
				RasterDirection = float3(0, -1, 0);
				RasterUp = float3(0, 0, 1);

				FHairAABB ProjRasterAABB;
				ProjRasterAABB.Min = float3(Bound.Min.x, Bound.Min.z, Bound.Min.y);
				ProjRasterAABB.Max = float3(Bound.Max.x, Bound.Max.z, Bound.Max.y);
				RasterProjectionSize = ProjRasterAABB.Max - ProjRasterAABB.Min;
			}
			else
			{
				RasterResolution = int2(TotalVoxelResolution.y, TotalVoxelResolution.z);
				RasterDirection = float3(1, 0, 0);
				RasterUp = float3(0, 0, 1);

				FHairAABB ProjRasterAABB;
				ProjRasterAABB.Min = float3(Bound.Min.y, Bound.Min.z, Bound.Min.x);
				ProjRasterAABB.Max = float3(Bound.Max.y, Bound.Max.z, Bound.Max.x);
				RasterProjectionSize = ProjRasterAABB.Max - ProjRasterAABB.Min;
			}
		}

		const float3 RasterAABBSize = Bound.Max - Bound.Min;
		const float3 RasterAABBCenter = (Bound.Max + Bound.Min) * 0.5f;

		const float4x4 ProjMatrix = ReversedZOrthoMatrix(0.5f * RasterProjectionSize.x, 0.5f * RasterProjectionSize.y, 1.0f / RasterProjectionSize.z, 0);
		const float4x4 TranslatedViewMatrix = LookAtMatrix(RasterAABBCenter - RasterDirection * RasterProjectionSize.z * 0.5f, RasterAABBCenter, RasterUp);

		FVoxelizationViewInfo ViewInfo;
		ViewInfo.TranslatedWorldToClip = mul(TranslatedViewMatrix, ProjMatrix);
		ViewInfo.ViewForward = RasterDirection;
		ViewInfo.RasterResolution = RasterResolution;
		ViewInfo.Pad0 = 0;
		ViewInfo.Pad1 = 0;
		OutVoxelizationViewInfoBuffer[MacroGroupId] = ViewInfo;
	}
}
#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_MARKVALID_PREPARE || SHADER_MARKVALID_INDIRECTARG || SHADER_MARKVALID_SCATTER
struct FScatterCoord
{
	uint3 MinCoord;
	uint  PartIndex;
	uint3 Resolution;
	uint  MacroGroupId;
};

uint2 PackScatterCoord(FScatterCoord In)
{
	uint2 Out;
	Out.x =
		((In.MinCoord.x & 0xFF))    |
		((In.MinCoord.y & 0xFF)<<8) |
		((In.MinCoord.z & 0xFF)<<16)|
		((In.PartIndex  & 0xFF)<<24);

	Out.y =
		((In.Resolution.x & 0xFF))	  |
		((In.Resolution.y & 0xFF)<<8) |
		((In.Resolution.z & 0xFF)<<16)|
		((In.MacroGroupId & 0xFF)<<24);

	return Out;
}

FScatterCoord UnpackScatterCoord(uint2 In)
{
	FScatterCoord Out;
	Out.MinCoord = uint3(
		 In.x        & 0xFF,
		(In.x >> 8)  & 0xFF,
		(In.x >> 16) & 0xFF);
	Out.PartIndex = (In.x>>24) & 0xFF;

	Out.Resolution = uint3(
		 In.y        & 0xFF,
		(In.y >> 8)  & 0xFF,
		(In.y >> 16) & 0xFF);
	Out.MacroGroupId = (In.y >> 24) & 0xFF;

	return Out;
}

void UpdatePackScatterCoord(inout uint2 Out, uint PartIndex)
{
	Out.x = (Out.x & 0x00FFFFFF) | ((PartIndex & 0xFF) << 24);
}

#define SCATTER_WORK_ITEM_COUNT 8
#define SCATTER_GROUP_SIZE 32
#define SCATTER_GROUP_LINE 4

#endif // SHADER_MARKVALID_PREPARE || SHADER_MARKVALID_INDIRECTARG || SHADER_MARKVALID_SCATTER

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_MARKVALID_PREPARE
uint			MaxClusterCount;
uint			MacroGroupId;
uint			MaxScatterAllocationCount;
uint			bForceDirectPageAllocation;

Buffer<int>		GroupAABBsBuffer;
Buffer<int>		ClusterAABBsBuffer;
Buffer<int>		MacroGroupVoxelAlignedAABBBuffer;
Buffer<uint4>	PageIndexResolutionAndOffsetBuffer;

RWBuffer<uint>	OutValidPageIndexBuffer;
RWBuffer<uint>  OutDeferredScatterCounter;
RWBuffer<uint2> OutDeferredScatterBuffer;


// PageIndexBuffer      is sampled with linear coordinate computed from the 3d page coordinate. VALID NODE ARE NOT COMPACTED. It contains the LINEAR PAGE INDEX (to map to the 3d volume).
// PageIndexCoordBuffer is sampled with linear coordinate for allocated nodes. VALID NODE ARE COMPACTED. It contains the 3d page coordinate and ClustedId. Only used for opaque voxel injection.

#if PERMUTATION_USE_CLUSTER
[numthreads(SCATTER_GROUP_SIZE, 1, 1)]
void MarkValid_PrepareCS(uint2 DispatchThreadId : SV_DispatchThreadID)
{
	const uint ClusterIndex = DispatchThreadId.x;
	if (ClusterIndex >= MaxClusterCount)
		return;

	const uint BaseClusterIndex = 6 * ClusterIndex;

	FHairAABB ClusterBound;
	ClusterBound.Min.x = float(ClusterAABBsBuffer[BaseClusterIndex + 0]);
	ClusterBound.Min.y = float(ClusterAABBsBuffer[BaseClusterIndex + 1]);
	ClusterBound.Min.z = float(ClusterAABBsBuffer[BaseClusterIndex + 2]);

	ClusterBound.Max.x = float(ClusterAABBsBuffer[BaseClusterIndex + 3]);
	ClusterBound.Max.y = float(ClusterAABBsBuffer[BaseClusterIndex + 4]);
	ClusterBound.Max.z = float(ClusterAABBsBuffer[BaseClusterIndex + 5]);

	if (any(ClusterBound.Min >= ClusterBound.Max))
		return;

	if (any(!IsFinite(ClusterBound.Min)) || any(!IsFinite(ClusterBound.Max)))
		return;

	const uint4 PageIndexResolutionAndOffset = PageIndexResolutionAndOffsetBuffer.Load(MacroGroupId);
	FHairAABB MacroGroupBound				 = ReadHairAABB(MacroGroupId, MacroGroupVoxelAlignedAABBBuffer);
	const int3 PageIndexResolution			 = PageIndexResolutionAndOffset.xyz;
	const uint PageIndexOffset				 = PageIndexResolutionAndOffset.w;


	if (any(MacroGroupBound.Min >= MacroGroupBound.Max))
		return;

	if (any(!IsFinite(MacroGroupBound.Min)) || any(!IsFinite(MacroGroupBound.Max)))
		return;

	uint3 MinCoord = PositionToCoord(ClusterBound.Min, MacroGroupBound.Min, MacroGroupBound.Max, PageIndexResolution);
	uint3 MaxCoord = PositionToCoord(ClusterBound.Max, MacroGroupBound.Min, MacroGroupBound.Max, PageIndexResolution);

	uint3 PageIndexResolutionMinusOne = uint3(PageIndexResolution - 1);
	MinCoord = clamp(MinCoord, uint3(0,0,0), PageIndexResolutionMinusOne);
	MaxCoord = clamp(MaxCoord, uint3(0,0,0), PageIndexResolutionMinusOne);

	FScatterCoord Coord;
	Coord.MacroGroupId = MacroGroupId;
	Coord.PartIndex = 0;
	Coord.MinCoord = MinCoord;
	Coord.Resolution = (MaxCoord - MinCoord) + 1;

	const uint ScatterCount = Coord.Resolution.x * Coord.Resolution.y * Coord.Resolution.z;

	// Arbitrary large number (e.g., 100x10x10 pages covered)
	// This acts as guards against degenerated case, where the sim would deformed strands large position making the cluster arbitratry large.
	if (ScatterCount > 10000)
		return;

	if (any(!IsFinite(float3(MinCoord))))
		return;

	if (any(!IsFinite(float3(MaxCoord))))
		return;

	// Find a good sweet spot
	if (ScatterCount <= 4 || bForceDirectPageAllocation>0)
	{
		for (uint z = MinCoord.z; z <= MaxCoord.z; ++z)
		for (uint y = MinCoord.y; y <= MaxCoord.y; ++y)
		for (uint x = MinCoord.x; x <= MaxCoord.x; ++x)
		{
			const uint3 PageIndexCoord = uint3(x, y, z);
			const uint LinearPageIndexCoord = CoordToIndex(PageIndexCoord, PageIndexResolution, PageIndexOffset);
			InterlockedOr(OutValidPageIndexBuffer[LinearPageIndexCoord], 1u);
		}
	}
	else
	{
		const uint WorkItemCount = (ScatterCount + SCATTER_WORK_ITEM_COUNT - 1) / SCATTER_WORK_ITEM_COUNT;
	
		uint AllocationOffset = 0;
		InterlockedAdd(OutDeferredScatterCounter[0], WorkItemCount, AllocationOffset);
		if (WorkItemCount + AllocationOffset < MaxScatterAllocationCount)
		{
			uint2 PackedCoord = PackScatterCoord(Coord);
			for (uint Item = 0; Item < WorkItemCount; ++Item)
			{
				UpdatePackScatterCoord(PackedCoord, Item);
				OutDeferredScatterBuffer[AllocationOffset + Item] = PackedCoord;
			}
		}
	}
}
#else // PERMUTATION_USE_CLUSTER
[numthreads(8, 8, 8)]
void MarkValid_PrepareCS(uint3 DispatchThreadId : SV_DispatchThreadID)
{
	const uint4 PageIndexResolutionAndOffset = PageIndexResolutionAndOffsetBuffer.Load(MacroGroupId);
	const FHairAABB MacroGroupBound = ReadHairAABB(MacroGroupId, MacroGroupVoxelAlignedAABBBuffer);
	const int3 PageIndexResolution = PageIndexResolutionAndOffset.xyz;
	const uint PageIndexOffset = PageIndexResolutionAndOffset.w;

	const uint3 Coord = DispatchThreadId;
	if (any(Coord >= PageIndexResolution))
		return;

	const FHairAABB GroupBound = ReadHairAABB(0, GroupAABBsBuffer);
	const uint3 MinCoord = PositionToCoord(GroupBound.Min, MacroGroupBound.Min, MacroGroupBound.Max, PageIndexResolution);
	const uint3 MaxCoord = PositionToCoord(GroupBound.Max, MacroGroupBound.Min, MacroGroupBound.Max, PageIndexResolution);

	if (any(!IsFinite(float3(MinCoord))))
		return;

	if (any(!IsFinite(float3(MaxCoord))))
		return;

	if (all(Coord >= MinCoord) && all(Coord <=MaxCoord))
	{
		const uint3 PageIndexCoord = uint3(Coord.x, Coord.y, Coord.z);
		const uint LinearPageIndexCoord = CoordToIndex(PageIndexCoord, PageIndexResolution, PageIndexOffset);
		InterlockedOr(OutValidPageIndexBuffer[LinearPageIndexCoord], 1u);
	}

	// Fake writting to insure RDG allocate buffers even there is only Group-based allocated elements (vs. cluster-based allocated elements)
	if (Coord.x > 65000)
	{
		OutDeferredScatterCounter[0] = 0;
		OutDeferredScatterBuffer[0] = uint2(0,0);
	}
}
#endif // PERMUTATION_USE_CLUSTER
#endif // SHADER_MARKVALID_PREPARE

#if SHADER_MARKVALID_INDIRECTARG
Buffer<uint> DeferredScatterCounter;
RWBuffer<uint> OutIndirectArgsBuffer;

[numthreads(1, 1, 1)]
void MarkValid_BuildIndirectArgCS(uint2 DispatchThreadId : SV_DispatchThreadID)
{
	const uint ScatterItemCount = DeferredScatterCounter[0] * SCATTER_WORK_ITEM_COUNT;
	const uint DispatchCount = (ScatterItemCount + SCATTER_GROUP_SIZE - 1) / SCATTER_GROUP_SIZE;
	const uint DispatchX = min(DispatchCount, uint(SCATTER_GROUP_LINE));
	const uint DispatchY = (DispatchCount + SCATTER_GROUP_LINE - 1) / SCATTER_GROUP_LINE;

	WriteDispatchIndirectArgs(OutIndirectArgsBuffer, 0, DispatchX, DispatchY, 1);
}
#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_MARKVALID_SCATTER
Buffer<int>		IndirectBufferArgs;
Buffer<uint4>	PageIndexResolutionAndOffsetBuffer;
Buffer<uint>	DeferredScatterCounter;
Buffer<uint2>	DeferredScatterBuffer;
RWBuffer<uint>	OutValidPageIndexBuffer;

[numthreads(SCATTER_GROUP_SIZE, 1, 1)]
void MarkValid_ScatterCS(uint2 DispatchThreadId : SV_DispatchThreadID)
{
	const uint LinearThreadId = DispatchThreadId.x + DispatchThreadId.y * SCATTER_GROUP_SIZE * SCATTER_GROUP_LINE;
	const uint ScatterItem	 = LinearThreadId;
	const uint WorkItemIndex = LinearThreadId / SCATTER_WORK_ITEM_COUNT;
	const uint ItemIndex	 = LinearThreadId % SCATTER_WORK_ITEM_COUNT;
	const uint MaxScatterItemCount = DeferredScatterCounter[0] * SCATTER_WORK_ITEM_COUNT;
	if (ScatterItem < MaxScatterItemCount)
	{
		const FScatterCoord Coord = UnpackScatterCoord(DeferredScatterBuffer[WorkItemIndex]);

		const uint4 PageIndexResolutionAndOffset = PageIndexResolutionAndOffsetBuffer.Load(Coord.MacroGroupId);
		const int3  PageIndexResolution			 = PageIndexResolutionAndOffset.xyz;
		const uint  PageIndexOffset				 = PageIndexResolutionAndOffset.w;

		const uint  ClusterPageCount = Coord.Resolution.x * Coord.Resolution.y * Coord.Resolution.z;
		const uint  LinearVoxelIt = (Coord.PartIndex * SCATTER_WORK_ITEM_COUNT) + ItemIndex;
		if (LinearVoxelIt < ClusterPageCount)
		{
			const uint3 PageIndexCoord = IndexToCoord(LinearVoxelIt, Coord.Resolution) + Coord.MinCoord;
			const uint LinearPageIndexCoord = CoordToIndex(PageIndexCoord, PageIndexResolution, PageIndexOffset);
			InterlockedOr(OutValidPageIndexBuffer[LinearPageIndexCoord], 1u);
		}
	}
}
#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_MARKVALID
uint			MaxClusterCount;
int3			CPU_PageIndexResolution;
float3			CPU_TranslatedWorldMinAABB;
uint			CPU_PageIndexOffset;
float3			CPU_TranslatedWorldMaxAABB;
uint			MacroGroupId;

Buffer<int>		ClusterAABBsBuffer;
Buffer<int>		MacroGroupVoxelAlignedAABBBuffer;
Buffer<uint4>	PageIndexResolutionAndOffsetBuffer;
RWBuffer<uint>	OutValidPageIndexBuffer;

#define GROUP_SIZE 32

// PageIndexBuffer      is sampled with linear coordinate computed from the 3d page coordinate. VALID NODE ARE NOT COMPACTED. It contains the LINEAR PAGE INDEX (to map to the 3d volume).
// PageIndexCoordBuffer is sampled with linear coordinate for allocated nodes. VALID NODE ARE COMPACTED. It contains the 3d page coordinate and ClustedId. Only used for opaque voxel injection.

[numthreads(GROUP_SIZE, 1, 1)]
void MarkValidCS(uint2 DispatchThreadId : SV_DispatchThreadID)
{
	const uint ClusterIndex = DispatchThreadId.x;
	if (ClusterIndex >= MaxClusterCount)
		return;

	const uint BaseClusterIndex = 6 * ClusterIndex;

	FHairAABB ClusterBound;
	ClusterBound.Min.x = float(ClusterAABBsBuffer[BaseClusterIndex + 0]);
	ClusterBound.Min.y = float(ClusterAABBsBuffer[BaseClusterIndex + 1]);
	ClusterBound.Min.z = float(ClusterAABBsBuffer[BaseClusterIndex + 2]);

	ClusterBound.Max.x = float(ClusterAABBsBuffer[BaseClusterIndex + 3]);
	ClusterBound.Max.y = float(ClusterAABBsBuffer[BaseClusterIndex + 4]);
	ClusterBound.Max.z = float(ClusterAABBsBuffer[BaseClusterIndex + 5]);

	FHairAABB MacroGroupBound;
	int3 PageIndexResolution;
	uint PageIndexOffset;

#if PERMUTATION_GPU_DRIVEN == 1
	const uint4 PageIndexResolutionAndOffset = PageIndexResolutionAndOffsetBuffer.Load(MacroGroupId);

	MacroGroupBound			= ReadHairAABB(MacroGroupId, MacroGroupVoxelAlignedAABBBuffer);
	PageIndexResolution		= PageIndexResolutionAndOffset.xyz;
	PageIndexOffset			= PageIndexResolutionAndOffset.w;
#else
	MacroGroupBound.Min		= CPU_TranslatedWorldMinAABB;
	MacroGroupBound.Max		= CPU_TranslatedWorldMaxAABB;
	PageIndexResolution		= CPU_PageIndexResolution;
	PageIndexOffset			= CPU_PageIndexOffset;
#endif

	uint3 MinCoord = PositionToCoord(ClusterBound.Min, MacroGroupBound.Min, MacroGroupBound.Max, PageIndexResolution);
	uint3 MaxCoord = PositionToCoord(ClusterBound.Max, MacroGroupBound.Min, MacroGroupBound.Max, PageIndexResolution);

	uint3 PageIndexResolutionMinusOne = PageIndexResolution - 1;
	MinCoord = clamp(MinCoord, uint3(0,0,0), PageIndexResolutionMinusOne);
	MaxCoord = clamp(MaxCoord, uint3(0,0,0), PageIndexResolutionMinusOne);	

	// Splat cluster contribution
	// Change this to be a bit smarter (use graphics pipe?)
	for (uint z = MinCoord.z; z <= MaxCoord.z; ++z)
	for (uint y = MinCoord.y; y <= MaxCoord.y; ++y)
	for (uint x = MinCoord.x; x <= MaxCoord.x; ++x)
	{
		const uint3 PageIndexCoord = uint3(x, y, z);
		const uint LinearPageIndexCoord = CoordToIndex(PageIndexCoord, PageIndexResolution, PageIndexOffset);
		InterlockedOr(OutValidPageIndexBuffer[LinearPageIndexCoord], 1u);
	}
}
#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_ALLOCATE
uint MacroGroupId;
uint PageCount;
uint CPU_PageIndexCount;
uint CPU_PageIndexOffset;
uint3 CPU_PageIndexResolution;

Buffer<uint4> PageIndexResolutionAndOffsetBuffer;
Buffer<int> IndirectBufferArgs;

RWBuffer<uint> PageIndexGlobalCounter;
RWBuffer<uint> PageIndexBuffer;
RWBuffer<uint> PageToPageIndexBuffer;
RWBuffer<uint4> PageIndexCoordBuffer;

groupshared uint LocalCounter;
groupshared uint GroupBase;

#define GROUP_SIZE 32

[numthreads(GROUP_SIZE, 1, 1)]
void AllocateCS(uint GroupIndex : SV_GroupIndex, uint3 DispatchThreadId : SV_DispatchThreadID)
{
	if (GroupIndex==0)
	{
		GroupBase = 0;
		LocalCounter = 0;
	}
	GroupMemoryBarrierWithGroupSync();

#if PERMUTATION_GPU_DRIVEN == 1
	const uint4 PageIndexResolutionAndOffset = PageIndexResolutionAndOffsetBuffer.Load(MacroGroupId);
	const uint3 PageIndexResolution			 = PageIndexResolutionAndOffset.xyz;
	const uint  PageIndexOffset				 = PageIndexResolutionAndOffset.w;
	const uint  PageIndexCount				 = PageIndexResolution.x*PageIndexResolution.y*PageIndexResolution.z;
#else
	const uint3 PageIndexResolution	= CPU_PageIndexResolution;
	const uint  PageIndexOffset		= CPU_PageIndexOffset;
	const uint  PageIndexCount		= CPU_PageIndexCount;
#endif

	const uint GridIndex = DispatchThreadId.x + PageIndexOffset;
	bool bIsValid = false;
	if (DispatchThreadId.x < PageIndexCount)
	{
		bIsValid = PageIndexBuffer[GridIndex] > 0;
	}

	uint Offset = 0;
	if (bIsValid)
	{
		InterlockedAdd(LocalCounter, 1u, Offset);
	}
	GroupMemoryBarrierWithGroupSync();

	if (GroupIndex==0)
	{
		InterlockedAdd(PageIndexGlobalCounter[0], LocalCounter, GroupBase);
	}
	GroupMemoryBarrierWithGroupSync();

	if (bIsValid)
	{
		const uint PageIndex = GroupBase + Offset;
		const bool bIsAllocationValid = PageIndex < PageCount;

		PageIndexBuffer[GridIndex] = bIsAllocationValid ? PageIndex : INVALID_VOXEL_PAGE_INDEX;
		if (bIsAllocationValid)
		{
			PageToPageIndexBuffer[PageIndex] = GridIndex;
		}

		// Output the coordinates of the allocated page for indirect dispatch usage
		// If the allocated failed (run out of page), then we mark the IndexCoord with a invalid GroupID
		const uint LinearIndex = DispatchThreadId.x;
		const uint3 PageIndexCoord = IndexToCoord(LinearIndex, PageIndexResolution);
		const uint IndexRelativeToMacroGroupIndexOffset = PageIndex - PageIndexGlobalCounter[1];
		PageIndexCoordBuffer[PageIndexOffset + IndexRelativeToMacroGroupIndexOffset] = uint4(PageIndexCoord, bIsAllocationValid ? MacroGroupId : INVALID_MACRO_GROUP_ID);
	}
	// Mark page index as invalid
	// Insure that even if write more (due to larger dispatch count that needed), we do not stomp other instance group page index
	else if (DispatchThreadId.x < PageIndexCount)
	{
		PageIndexBuffer[GridIndex] = INVALID_VOXEL_PAGE_INDEX;
	}
}
#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_ADDDESC

float3 CPU_TranslatedWorldMinAABB;
uint MacroGroupId;
float3 CPU_TranslatedWorldMaxAABB;
uint CPU_PageIndexOffset;
int3 CPU_PageIndexResolution;
float CPU_VoxelWorldSize;
uint bUseCPUVoxelWorldSize; // When adaptive voxel size is disabled, we use CPU voxel size value

Buffer<float> GPU_VoxelWorldSize;
Buffer<int> MacroGroupVoxelAlignedAABBBuffer;
Buffer<float> MacroGroupVoxelSizeBuffer;
Buffer<uint4> PageIndexResolutionAndOffsetBuffer;
RWStructuredBuffer<FPackedVirtualVoxelNodeDesc> OutNodeDescBuffer;

[numthreads(1, 1, 1)]
void AddDescCS(uint GroupIndex : SV_GroupIndex, uint3 DispatchThreadId : SV_DispatchThreadID)
{
	FVirtualVoxelNodeDesc Node;

#if PERMUTATION_GPU_DRIVEN == 1
	const uint4 PageIndexResolutionAndOffset = PageIndexResolutionAndOffsetBuffer.Load(MacroGroupId);
	const FHairAABB TranslatedWorldBound = ReadHairAABB(MacroGroupId, MacroGroupVoxelAlignedAABBBuffer);
	const float VoxelWorldSize = MacroGroupVoxelSizeBuffer[MacroGroupId];

	Node.TranslatedWorldMinAABB = TranslatedWorldBound.Min;
	Node.TranslatedWorldMaxAABB = TranslatedWorldBound.Max;
	Node.PageIndexResolution = PageIndexResolutionAndOffset.xyz;
	Node.PageIndexOffset = PageIndexResolutionAndOffset.w;
	Node.VoxelWorldSize = bUseCPUVoxelWorldSize ? CPU_VoxelWorldSize : max(GPU_VoxelWorldSize[0], VoxelWorldSize);
#else
	Node.TranslatedWorldMinAABB = CPU_TranslatedWorldMinAABB;
	Node.TranslatedWorldMaxAABB = CPU_TranslatedWorldMaxAABB;
	Node.PageIndexResolution = CPU_PageIndexResolution;
	Node.PageIndexOffset = CPU_PageIndexOffset;
	Node.VoxelWorldSize = CPU_VoxelWorldSize;
#endif

	FPackedVirtualVoxelNodeDesc PackedNode = PackVoxelNode(Node);
	OutNodeDescBuffer[MacroGroupId] = PackedNode;
}
#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_ADDINDIRECTBUFFER

uint PageResolution;
uint MacroGroupId;
uint IndirectGroupSize;

RWBuffer<uint> OutPageIndexGlobalCounter;
RWBuffer<uint> OutIndirectArgsBuffer;
RWBuffer<uint> OutTotalRequestedPageAllocationBuffer; 

[numthreads(1, 1, 1)]
void AddIndirectBufferCS(uint GroupIndex : SV_GroupIndex, uint3 DispatchThreadId : SV_DispatchThreadID)
{
	const uint TotalAllocatedPageCount = OutPageIndexGlobalCounter[0];
	const uint PrevTotalAllocatedPageCount = OutPageIndexGlobalCounter[1];
	const uint AllocatedPageCount = TotalAllocatedPageCount - PrevTotalAllocatedPageCount;
	const uint VoxelCountPerPage = PageResolution * PageResolution * PageResolution;

	const uint MaxGroupCountPerDim = 65535;
	const uint DispatchX = AllocatedPageCount % MaxGroupCountPerDim;
	const uint DispatchY = ceil(AllocatedPageCount / float(MaxGroupCountPerDim));
	WriteDispatchIndirectArgs(OutIndirectArgsBuffer, MacroGroupId, DispatchX, DispatchY, ceil(VoxelCountPerPage / float(IndirectGroupSize)));

	// Copy current total to previous total
	OutPageIndexGlobalCounter[1] = TotalAllocatedPageCount;

	// The value will be written several times, but only the value written during the last macro group will give the final page count allocated/requested
	OutTotalRequestedPageAllocationBuffer[0] = TotalAllocatedPageCount;
}

#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#define IND_CLEAR_GROUP_SIZE_Z 64

#if SHADER_INDPAGECLEARBUFFERGEN

uint PageResolution;
Buffer<uint> PageIndexGlobalCounter;
RWBuffer<uint> OutIndirectArgsBuffer;

[numthreads(1, 1, 1)]
void VoxelIndPageClearBufferGenCS(uint GroupIndex : SV_GroupIndex, uint3 DispatchThreadId : SV_DispatchThreadID)
{
	const uint TotalAllocatedPageCount = PageIndexGlobalCounter[0];
	const uint VoxelCountPerPage = PageResolution * PageResolution * PageResolution;

	const uint MaxGroupCountPerDim = 65535;
	const uint DispatchX = TotalAllocatedPageCount % MaxGroupCountPerDim;
	const uint DispatchY = ceil(TotalAllocatedPageCount / float(MaxGroupCountPerDim));

	WriteDispatchIndirectArgs(OutIndirectArgsBuffer, 0, DispatchX, DispatchY, ceil(VoxelCountPerPage / float(IND_CLEAR_GROUP_SIZE_Z)));
}

#endif

///////////////////////////////////////////////////////////////////////////////////////////////////

#if SHADER_INDPAGECLEAR

uint				VirtualVoxelParams_PageResolution;
int3				VirtualVoxelParams_PageCountResolution;
Buffer<uint4>		VirtualVoxelParams_PageIndexCoordBuffer;

RWTexture3D<uint>	OutPageTexture;

[numthreads(1, 1, IND_CLEAR_GROUP_SIZE_Z)]
void VoxelIndPageClearCS(uint3 DispatchThreadId : SV_DispatchThreadID, uint3 GroupId : SV_GroupID, uint3 GroupThreadId : SV_GroupThreadID)
{
	const uint  LinearVoxelCoord = DispatchThreadId.z;

	const uint VoxelCountPerPage = VirtualVoxelParams_PageResolution * VirtualVoxelParams_PageResolution * VirtualVoxelParams_PageResolution;
	//	if (AllocatedPageIndex < TotalAllocatedPageCount)		// Not needed today because the XY size exactly matches the range (page count) we need to clear.
	if(LinearVoxelCoord < VoxelCountPerPage)
	{
		const uint  MaxDispatchCountPerDim = 65535u;
		const uint  AllocatedPageIndex = DispatchThreadId.x + DispatchThreadId.y * MaxDispatchCountPerDim;
		const uint3 VoxelCoordOffset = IndexToCoord(LinearVoxelCoord, VirtualVoxelParams_PageResolution.xxx);

		const uint PageIndex = AllocatedPageIndex; // PageIndexBuffer is not needed, we already know those tiles are allocated linearly in 3D within OutPageTexture.

		const uint3 PageCoord = IndexToCoord(PageIndex, VirtualVoxelParams_PageCountResolution);
		const int3 VoxelPageBase = PageCoord * VirtualVoxelParams_PageResolution;
		const int3 VoxelCoord = VoxelPageBase + VoxelCoordOffset;

		OutPageTexture[VoxelCoord] = 0;
	}
}

#endif

#if SHADER_ADAPTIVE_FEEDBACK

#define DEBUG_ENABLE 0

#if DEBUG_ENABLE
#include "../ShaderPrint.ush"
#endif

uint  CPUAllocatedPageCount;
float CPUMinVoxelWorldSize;
float AdaptiveCorrectionThreshold;
float AdaptiveCorrectionSpeed;

Buffer<uint> TotalRequestedPageAllocationBuffer;
Buffer<float> CurrGPUMinVoxelWorldSize;
RWBuffer<float> NextGPUMinVoxelWorldSize;

float RoundHairVoxelSize(float In)
{
	// Round voxel size to 0.01f to avoid oscillation issue
	return floor(In * 1000.f + 0.5f) * 0.001f;
}

[numthreads(1, 1, 1)]
void FeedbackCS(uint3 DispatchThreadId : SV_DispatchThreadID)
{
	const float CurrVoxelWorldSize = RoundHairVoxelSize(CurrGPUMinVoxelWorldSize[0]);
	
	// Voxel pages are represent a volume. To derive a better estimate of the ratio by which voxel size needs to be scale, 
	// compute the cubic root of this ratio.
	//
	// AllocatedPage   AllocatedRes^3
	// ------------- = --------------  = VolumeRatio = LinearRatio^3
	//    MaxPage          MaxRes^3

	// Ratio used for predicting voxel size increase
	const uint GPUAllocatedPageCount = TotalRequestedPageAllocationBuffer[0];
	const float VolumeRatio = float(GPUAllocatedPageCount) / float(CPUAllocatedPageCount);
	const float LinearRatio = pow(VolumeRatio, 1.f / 3.f);

	// Ratio used for predicting voxel size decrease (i.e. when requested allocation fit, 
	// but the voxel size does not match the (more precise) target).
	// In this case, we add a threshold/margin to to the target, so that there is no oscillation.
	const float VolumeRatio_Thres = float(GPUAllocatedPageCount) / float(CPUAllocatedPageCount * AdaptiveCorrectionThreshold);
	const float LinearRatio_Thres = pow(VolumeRatio_Thres, 1.f / 3.f);

	// If the page pool is not large enough increase voxel size
	float NextVoxelWorldSize = CPUMinVoxelWorldSize;
	if (GPUAllocatedPageCount > CPUAllocatedPageCount)
	{
		//NextVoxelWorldSize = CurrVoxelWorldSize * LinearRatio;
		NextVoxelWorldSize = CurrVoxelWorldSize * LinearRatio_Thres;
	}
	// If the page pool is large enough but the voxel are larger than the requested size decrease voxel size
	else if (GPUAllocatedPageCount < CPUAllocatedPageCount && CurrVoxelWorldSize > CPUMinVoxelWorldSize)
	{
		const float TargetVoxelWorldSize = CurrVoxelWorldSize * LinearRatio_Thres;
		NextVoxelWorldSize = max(CPUMinVoxelWorldSize, lerp(CurrVoxelWorldSize, TargetVoxelWorldSize, AdaptiveCorrectionSpeed));
	}
	//else if (GPUAllocatedPageCount > CPUAllocatedPageCount * AdaptiveCorrectionThreshold)
	//{
	//	const float TargetVoxelWorldSize = CurrVoxelWorldSize * LinearRatio_Thres;
	//	NextVoxelWorldSize = max(CPUMinVoxelWorldSize, lerp(CurrVoxelWorldSize, TargetVoxelWorldSize, AdaptiveCorrectionSpeed));
	//}
	else
	{
		NextVoxelWorldSize = CPUMinVoxelWorldSize;
	}

	// Clamp voxel size into a reasonable amount (e.g. 0.1mm - 100mm)
	const float ClampMinVoxelWorldSize = 0.01f;
	const float ClampMaxVoxelWorldSize = 10.0f;
	NextVoxelWorldSize = clamp(RoundHairVoxelSize(NextVoxelWorldSize), ClampMinVoxelWorldSize, ClampMaxVoxelWorldSize);

	// Debug
#if DEBUG_ENABLE
	FFontColor CPUColor = FontEmerald;
	FFontColor GPUColor = FontOrange;
	FFontColor CstColor = FontSilver;

	FShaderPrintContext Context = InitShaderPrintContext(true, uint2(700, 50));

	Print(Context, TEXT(" ------------------------------- "), FontSilver); Newline(Context);
	Print(Context, TEXT("|          Allocations          |"), FontSilver); Newline(Context);
	Print(Context, TEXT(" ------------------------------- "), FontSilver); Newline(Context);

	Print(Context, TEXT("GPU Allocated      "), GPUColor);
	Print(Context, GPUAllocatedPageCount, GPUColor);
	Newline(Context);

	Print(Context, TEXT("CPU Allocated      "), CPUColor);
	Print(Context, CPUAllocatedPageCount, CPUColor);
	Newline(Context);

	Print(Context, TEXT("GPU Curr Min. Size "), GPUColor);
	Print(Context, CurrVoxelWorldSize, GPUColor);
	Newline(Context);

	Print(Context, TEXT("GPU Next Min. Size "), GPUColor);
	Print(Context, NextVoxelWorldSize, GPUColor);
	Newline(Context);

	Print(Context, TEXT("CPU Min. Size      "), CPUColor);
	Print(Context, CPUMinVoxelWorldSize, CPUColor);
	Newline(Context);

	Print(Context, TEXT("Correction Thres.  "), CstColor);
	Print(Context, AdaptiveCorrectionThreshold, CstColor);
	Newline(Context);

	Print(Context, TEXT("Correction Speed   "), CstColor);
	Print(Context, AdaptiveCorrectionSpeed, CstColor);
	Newline(Context);
#endif

	// Update state data
	NextGPUMinVoxelWorldSize[0] = RoundHairVoxelSize(NextVoxelWorldSize);
}

#endif // SHADER_ADAPTIVE_FEEDBACK
