/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] _00_;
  reg [11:0] _01_;
  wire [20:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  reg [6:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire [15:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [19:0] _03_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 20'h00000;
    else _03_ <= { in_data[41:33], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _02_[20:3], _02_[1:0] } = _03_;
  assign celloutsig_1_18z = ~(celloutsig_1_2z & celloutsig_1_9z[8]);
  assign celloutsig_0_16z = ~(celloutsig_0_12z & celloutsig_0_12z);
  assign celloutsig_0_28z = ~(celloutsig_0_23z & celloutsig_0_4z);
  assign celloutsig_0_3z = !(celloutsig_0_2z[5] ? in_data[24] : celloutsig_0_0z[0]);
  assign celloutsig_0_44z = !(in_data[6] ? celloutsig_0_0z[2] : celloutsig_0_4z);
  assign celloutsig_0_18z = !(celloutsig_0_2z[5] ? 1'h0 : celloutsig_0_17z);
  assign celloutsig_0_7z = ~celloutsig_0_3z;
  assign celloutsig_0_20z = ~celloutsig_0_44z;
  assign celloutsig_0_10z = in_data[54] | ~(celloutsig_0_1z);
  assign celloutsig_0_17z = celloutsig_0_16z | ~(celloutsig_0_14z);
  assign celloutsig_0_23z = celloutsig_0_18z | ~(celloutsig_0_19z[1]);
  reg [7:0] _15_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 8'h00;
    else _15_ <= { celloutsig_0_0z, celloutsig_0_12z };
  assign _00_[9:2] = _15_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= in_data[149:138];
  assign celloutsig_0_41z = celloutsig_0_30z[13:1] & { _02_[19:8], celloutsig_0_44z };
  assign celloutsig_0_46z = { celloutsig_0_40z[2:1], celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_39z, celloutsig_0_17z, celloutsig_0_10z } & { celloutsig_0_41z[11:7], celloutsig_0_4z, celloutsig_0_39z };
  assign celloutsig_0_13z = { 1'h0, celloutsig_0_12z, celloutsig_0_8z } == { in_data[88:82], celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_2z[3], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_10z } === { celloutsig_0_8z[6:4], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[114:109] > in_data[184:179];
  assign celloutsig_1_5z = { celloutsig_1_3z[8:1], 1'h1 } > { _01_[8:1], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[5:1], celloutsig_0_2z } < { celloutsig_0_0z[3:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_33z = celloutsig_0_44z & ~(celloutsig_0_21z);
  assign celloutsig_0_34z = celloutsig_0_33z & ~(in_data[93]);
  assign celloutsig_0_12z = celloutsig_0_5z & ~(celloutsig_0_8z[3]);
  assign celloutsig_0_0z = in_data[30:24] % { 1'h1, in_data[76:71] };
  assign celloutsig_0_40z = { celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_9z } % { 1'h1, celloutsig_0_18z, celloutsig_0_36z };
  assign celloutsig_0_1z = in_data[85:80] != in_data[35:30];
  assign celloutsig_0_39z = - { _02_[5:3], 1'h0, _02_[1:0], celloutsig_0_7z };
  assign celloutsig_0_36z = | { celloutsig_0_30z[4:2], celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_4z = | { celloutsig_0_0z[6:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = | { in_data[174:166], celloutsig_1_0z };
  assign celloutsig_0_32z = | { celloutsig_0_44z, celloutsig_0_13z };
  assign celloutsig_0_42z = celloutsig_0_10z & celloutsig_0_41z[2];
  assign celloutsig_1_10z = celloutsig_1_5z & celloutsig_1_2z;
  assign celloutsig_0_9z = celloutsig_0_44z & celloutsig_0_5z;
  assign celloutsig_0_14z = ~^ { celloutsig_0_44z, celloutsig_0_44z, celloutsig_0_5z };
  assign celloutsig_0_30z = { _02_[15:5], celloutsig_0_13z, 1'h0, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_13z } >> { _02_[19:15], celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_22z };
  assign celloutsig_0_53z = { _02_[15:13], celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_9z, _00_[9:2], celloutsig_0_32z } >> { celloutsig_0_30z[15:11], celloutsig_0_39z, celloutsig_0_19z };
  assign celloutsig_0_8z = { in_data[13:3], celloutsig_0_44z } >>> { in_data[94], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_44z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_22z = _02_[20:12] >>> { celloutsig_0_44z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_52z = celloutsig_0_30z[13:10] - celloutsig_0_46z[3:0];
  assign celloutsig_1_19z = { celloutsig_1_3z[12:1], 1'h1, celloutsig_1_2z } - { in_data[178:166], celloutsig_1_10z };
  assign celloutsig_1_9z = { _01_[7:1], celloutsig_1_0z, celloutsig_1_2z } ~^ celloutsig_1_3z[15:7];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[60:54];
  assign celloutsig_0_19z[3] = ~ celloutsig_0_44z;
  assign { celloutsig_1_3z[1], celloutsig_1_3z[3:2], celloutsig_1_3z[24:4] } = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, in_data[158:138] } ~^ { in_data[121], in_data[123:122], in_data[144:124] };
  assign celloutsig_0_19z[2:0] = { _02_[1:0], celloutsig_0_14z } ~^ { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_44z };
  assign { _00_[15:10], _00_[1:0] } = { in_data[42:38], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_3z };
  assign _02_[2] = 1'h0;
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[128], out_data[109:96], out_data[35:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
