// Seed: 177579560
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    input supply0 id_5
);
  wire id_7;
  wire id_8;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9 = 1;
  assign id_5 = id_1;
  wire id_10;
  module_0();
  assign id_9 = 1;
  pmos (1'b0, 1);
  always begin
    id_6 = 1;
  end
  assign id_1[1] = id_6;
  wire id_11;
  wire id_12;
  assign id_8 = id_4[1];
endmodule
