<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a41451afb55d196a026a66935db5647c4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aec0bcfe58f31efd98cd24d0ba35212eb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab115564acbcc06b944d20137038b16d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ab115564acbcc06b944d20137038b16d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0bcfe58f31efd98cd24d0ba35212eb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aec0bcfe58f31efd98cd24d0ba35212eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f4ca53ae686c01738be49b4faf00f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac5f4ca53ae686c01738be49b4faf00f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41451afb55d196a026a66935db5647c4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41451afb55d196a026a66935db5647c4">EAX</a></td></tr>
<tr class="separator:a41451afb55d196a026a66935db5647c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83591844e7d1100ef576a0d16cbaaa8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af21b184b75d35fcb93c0aaaa33cf09b4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aef05696d8a7e4f4c54e8a64098a551aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:aef05696d8a7e4f4c54e8a64098a551aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#aef05696d8a7e4f4c54e8a64098a551aa">More...</a><br /></td></tr>
<tr class="separator:aef05696d8a7e4f4c54e8a64098a551aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ee951e85185a9780687192d52b66e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a742ee951e85185a9780687192d52b66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a742ee951e85185a9780687192d52b66e">More...</a><br /></td></tr>
<tr class="separator:a742ee951e85185a9780687192d52b66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519819ce49b84b6df57b97448904e66a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a519819ce49b84b6df57b97448904e66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a519819ce49b84b6df57b97448904e66a">More...</a><br /></td></tr>
<tr class="separator:a519819ce49b84b6df57b97448904e66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0c59edf8eaa4926e067b14fafd3326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a3e0c59edf8eaa4926e067b14fafd3326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a3e0c59edf8eaa4926e067b14fafd3326">More...</a><br /></td></tr>
<tr class="separator:a3e0c59edf8eaa4926e067b14fafd3326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94f2b4235169d14b6958ede2ef37c27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ab94f2b4235169d14b6958ede2ef37c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#ab94f2b4235169d14b6958ede2ef37c27">More...</a><br /></td></tr>
<tr class="separator:ab94f2b4235169d14b6958ede2ef37c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f105ea81e0b19a0cd23cb05006b6756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a6f105ea81e0b19a0cd23cb05006b6756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a6f105ea81e0b19a0cd23cb05006b6756">More...</a><br /></td></tr>
<tr class="separator:a6f105ea81e0b19a0cd23cb05006b6756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d8aa27846dd01e0a59cda7726eda1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a90d8aa27846dd01e0a59cda7726eda1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a90d8aa27846dd01e0a59cda7726eda1f">More...</a><br /></td></tr>
<tr class="separator:a90d8aa27846dd01e0a59cda7726eda1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2520f58d8bab8373b6a7ab583f4d4f93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a2520f58d8bab8373b6a7ab583f4d4f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a2520f58d8bab8373b6a7ab583f4d4f93">More...</a><br /></td></tr>
<tr class="separator:a2520f58d8bab8373b6a7ab583f4d4f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edf1ebeaaf4115e458c4b425a5b4a5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a7edf1ebeaaf4115e458c4b425a5b4a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a7edf1ebeaaf4115e458c4b425a5b4a5f">More...</a><br /></td></tr>
<tr class="separator:a7edf1ebeaaf4115e458c4b425a5b4a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89ab6ae1e7b692c79d4b239195415d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:aa89ab6ae1e7b692c79d4b239195415d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#aa89ab6ae1e7b692c79d4b239195415d0">More...</a><br /></td></tr>
<tr class="separator:aa89ab6ae1e7b692c79d4b239195415d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5d065c95aed6011f39ee0553ec9e5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:abf5d065c95aed6011f39ee0553ec9e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#abf5d065c95aed6011f39ee0553ec9e5b">More...</a><br /></td></tr>
<tr class="separator:abf5d065c95aed6011f39ee0553ec9e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac754c4c8a442ef6322f93bc57f2d5356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:ac754c4c8a442ef6322f93bc57f2d5356"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#ac754c4c8a442ef6322f93bc57f2d5356">More...</a><br /></td></tr>
<tr class="separator:ac754c4c8a442ef6322f93bc57f2d5356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35620bb313fc845983e064304e08980d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a35620bb313fc845983e064304e08980d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a35620bb313fc845983e064304e08980d">More...</a><br /></td></tr>
<tr class="separator:a35620bb313fc845983e064304e08980d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f242a7a573c2af3cef34751f8cf83b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a7f242a7a573c2af3cef34751f8cf83b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a7f242a7a573c2af3cef34751f8cf83b1">More...</a><br /></td></tr>
<tr class="separator:a7f242a7a573c2af3cef34751f8cf83b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1cf727a8db61da4619efb64c0bcf5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:aea1cf727a8db61da4619efb64c0bcf5d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#aea1cf727a8db61da4619efb64c0bcf5d">More...</a><br /></td></tr>
<tr class="separator:aea1cf727a8db61da4619efb64c0bcf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555f5bc327dae3b318988b8e7594364a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a555f5bc327dae3b318988b8e7594364a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a555f5bc327dae3b318988b8e7594364a">More...</a><br /></td></tr>
<tr class="separator:a555f5bc327dae3b318988b8e7594364a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ebcee32ce83fb0b1103b2d915396be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a18ebcee32ce83fb0b1103b2d915396be"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a18ebcee32ce83fb0b1103b2d915396be">More...</a><br /></td></tr>
<tr class="separator:a18ebcee32ce83fb0b1103b2d915396be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee58c491742672b51a6e19869d48372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a1ee58c491742672b51a6e19869d48372"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a1ee58c491742672b51a6e19869d48372">More...</a><br /></td></tr>
<tr class="separator:a1ee58c491742672b51a6e19869d48372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84571c4a1764ca467ec3e784e0c4c0de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a84571c4a1764ca467ec3e784e0c4c0de"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a84571c4a1764ca467ec3e784e0c4c0de">More...</a><br /></td></tr>
<tr class="separator:a84571c4a1764ca467ec3e784e0c4c0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33df04a2989d07e233a25ba08383554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:ac33df04a2989d07e233a25ba08383554"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#ac33df04a2989d07e233a25ba08383554">More...</a><br /></td></tr>
<tr class="separator:ac33df04a2989d07e233a25ba08383554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd7166ea497b283799cb0c57fb422d60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:acd7166ea497b283799cb0c57fb422d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#acd7166ea497b283799cb0c57fb422d60">More...</a><br /></td></tr>
<tr class="separator:acd7166ea497b283799cb0c57fb422d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c85e97303208f0b619ac4304e6833b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ab2c85e97303208f0b619ac4304e6833b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#ab2c85e97303208f0b619ac4304e6833b">More...</a><br /></td></tr>
<tr class="separator:ab2c85e97303208f0b619ac4304e6833b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fff677c773c5aa5a27d223788c9830"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:ae2fff677c773c5aa5a27d223788c9830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#ae2fff677c773c5aa5a27d223788c9830">More...</a><br /></td></tr>
<tr class="separator:ae2fff677c773c5aa5a27d223788c9830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b1c80b7ff61a2ba286be95e39bd3d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:aa6b1c80b7ff61a2ba286be95e39bd3d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#aa6b1c80b7ff61a2ba286be95e39bd3d7">More...</a><br /></td></tr>
<tr class="separator:aa6b1c80b7ff61a2ba286be95e39bd3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaadad6da56c3af2482716895cb504392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:aaadad6da56c3af2482716895cb504392"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#aaadad6da56c3af2482716895cb504392">More...</a><br /></td></tr>
<tr class="separator:aaadad6da56c3af2482716895cb504392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fc3d2374195393d428ef1c90678055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a16fc3d2374195393d428ef1c90678055"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a16fc3d2374195393d428ef1c90678055">More...</a><br /></td></tr>
<tr class="separator:a16fc3d2374195393d428ef1c90678055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc4c7dfd11951356a1f0b09cb798e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:abdc4c7dfd11951356a1f0b09cb798e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#abdc4c7dfd11951356a1f0b09cb798e1f">More...</a><br /></td></tr>
<tr class="separator:abdc4c7dfd11951356a1f0b09cb798e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21b3372e3327bbf03eae0ec3276e33a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:ae21b3372e3327bbf03eae0ec3276e33a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#ae21b3372e3327bbf03eae0ec3276e33a">More...</a><br /></td></tr>
<tr class="separator:ae21b3372e3327bbf03eae0ec3276e33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da2302b8baac5d9643eac165efb4ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a9da2302b8baac5d9643eac165efb4ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a9da2302b8baac5d9643eac165efb4ac4">More...</a><br /></td></tr>
<tr class="separator:a9da2302b8baac5d9643eac165efb4ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd883dfc07e0c98806fc369c036c455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a8cd883dfc07e0c98806fc369c036c455"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a8cd883dfc07e0c98806fc369c036c455">More...</a><br /></td></tr>
<tr class="separator:a8cd883dfc07e0c98806fc369c036c455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab238874772ae645ffa24b1fdb54895f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:ab238874772ae645ffa24b1fdb54895f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#ab238874772ae645ffa24b1fdb54895f6">More...</a><br /></td></tr>
<tr class="separator:ab238874772ae645ffa24b1fdb54895f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839065c510c3117881cc9873279ac7a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a839065c510c3117881cc9873279ac7a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d0/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d214_1_1_0d228.html#a839065c510c3117881cc9873279ac7a4">More...</a><br /></td></tr>
<tr class="separator:a839065c510c3117881cc9873279ac7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21b184b75d35fcb93c0aaaa33cf09b4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af21b184b75d35fcb93c0aaaa33cf09b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9f16145f5103d8e05ed58177c30a9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aec9f16145f5103d8e05ed58177c30a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83591844e7d1100ef576a0d16cbaaa8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac83591844e7d1100ef576a0d16cbaaa8">EBX</a></td></tr>
<tr class="separator:ac83591844e7d1100ef576a0d16cbaaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0d48814927f41a2670f8a7c69a9b46"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a07fed58448ab087a69eb5c67207bdb52"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ace097255b585db3fb18f2f1925a0ce96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:ace097255b585db3fb18f2f1925a0ce96"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#ace097255b585db3fb18f2f1925a0ce96">More...</a><br /></td></tr>
<tr class="separator:ace097255b585db3fb18f2f1925a0ce96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefa90057391424d64aa432a5e87f596"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:abefa90057391424d64aa432a5e87f596"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#abefa90057391424d64aa432a5e87f596">More...</a><br /></td></tr>
<tr class="separator:abefa90057391424d64aa432a5e87f596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50592fa0238ef661429b41a8239fa405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a50592fa0238ef661429b41a8239fa405"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a50592fa0238ef661429b41a8239fa405">More...</a><br /></td></tr>
<tr class="separator:a50592fa0238ef661429b41a8239fa405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c095e7065952351c418ce57b041102c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a1c095e7065952351c418ce57b041102c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a1c095e7065952351c418ce57b041102c">More...</a><br /></td></tr>
<tr class="separator:a1c095e7065952351c418ce57b041102c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b576d17213a3cc4aa1ef857b4ad576"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a11b576d17213a3cc4aa1ef857b4ad576"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a11b576d17213a3cc4aa1ef857b4ad576">More...</a><br /></td></tr>
<tr class="separator:a11b576d17213a3cc4aa1ef857b4ad576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef2db993d3f8b9209bc4b53f3e2981f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a0ef2db993d3f8b9209bc4b53f3e2981f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a0ef2db993d3f8b9209bc4b53f3e2981f">More...</a><br /></td></tr>
<tr class="separator:a0ef2db993d3f8b9209bc4b53f3e2981f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b7b80de4f5959df0205a442b1b6e31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a07b7b80de4f5959df0205a442b1b6e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a07b7b80de4f5959df0205a442b1b6e31">More...</a><br /></td></tr>
<tr class="separator:a07b7b80de4f5959df0205a442b1b6e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa4852f0eda22812b8f1728e9278ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:aeaa4852f0eda22812b8f1728e9278ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#aeaa4852f0eda22812b8f1728e9278ca4">More...</a><br /></td></tr>
<tr class="separator:aeaa4852f0eda22812b8f1728e9278ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0fbaf6403ce06f432b058cce42aaf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a6c0fbaf6403ce06f432b058cce42aaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a6c0fbaf6403ce06f432b058cce42aaf9">More...</a><br /></td></tr>
<tr class="separator:a6c0fbaf6403ce06f432b058cce42aaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ec2665991ba6af966c39c5c5d47d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a84ec2665991ba6af966c39c5c5d47d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a84ec2665991ba6af966c39c5c5d47d0d">More...</a><br /></td></tr>
<tr class="separator:a84ec2665991ba6af966c39c5c5d47d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8313b6e0b9c1b9626dcc1fe7c2c5f457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a8313b6e0b9c1b9626dcc1fe7c2c5f457"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a8313b6e0b9c1b9626dcc1fe7c2c5f457">More...</a><br /></td></tr>
<tr class="separator:a8313b6e0b9c1b9626dcc1fe7c2c5f457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c662d9c74e859442ea3ef9218f1a880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a8c662d9c74e859442ea3ef9218f1a880"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a8c662d9c74e859442ea3ef9218f1a880">More...</a><br /></td></tr>
<tr class="separator:a8c662d9c74e859442ea3ef9218f1a880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e06fc7f4a473d3fc0f4c739e1981b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a53e06fc7f4a473d3fc0f4c739e1981b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a53e06fc7f4a473d3fc0f4c739e1981b8">More...</a><br /></td></tr>
<tr class="separator:a53e06fc7f4a473d3fc0f4c739e1981b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1893cafae7dc6d30a71e918e71d33dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a1893cafae7dc6d30a71e918e71d33dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a1893cafae7dc6d30a71e918e71d33dc0">More...</a><br /></td></tr>
<tr class="separator:a1893cafae7dc6d30a71e918e71d33dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28f35b43b92adb5fcdecbc65f3d45e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:af28f35b43b92adb5fcdecbc65f3d45e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#af28f35b43b92adb5fcdecbc65f3d45e4">More...</a><br /></td></tr>
<tr class="separator:af28f35b43b92adb5fcdecbc65f3d45e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0c8611b0d767274f165325c9d1bad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a0a0c8611b0d767274f165325c9d1bad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a0a0c8611b0d767274f165325c9d1bad2">More...</a><br /></td></tr>
<tr class="separator:a0a0c8611b0d767274f165325c9d1bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf77126397626d8bf9f3cd8de61a9b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:aedf77126397626d8bf9f3cd8de61a9b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#aedf77126397626d8bf9f3cd8de61a9b0">More...</a><br /></td></tr>
<tr class="separator:aedf77126397626d8bf9f3cd8de61a9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f15a3f2bd264dd8beb04b36e8f43daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a0f15a3f2bd264dd8beb04b36e8f43daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a0f15a3f2bd264dd8beb04b36e8f43daa">More...</a><br /></td></tr>
<tr class="separator:a0f15a3f2bd264dd8beb04b36e8f43daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada10846bb9d1bfd47403e782e4e046ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ada10846bb9d1bfd47403e782e4e046ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#ada10846bb9d1bfd47403e782e4e046ab">More...</a><br /></td></tr>
<tr class="separator:ada10846bb9d1bfd47403e782e4e046ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae614912c09d6df4b1ff8bfdd3abcf46d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:ae614912c09d6df4b1ff8bfdd3abcf46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#ae614912c09d6df4b1ff8bfdd3abcf46d">More...</a><br /></td></tr>
<tr class="separator:ae614912c09d6df4b1ff8bfdd3abcf46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4716d7d6f8d85fd65886492d3abf77f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a4716d7d6f8d85fd65886492d3abf77f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a4716d7d6f8d85fd65886492d3abf77f1">More...</a><br /></td></tr>
<tr class="separator:a4716d7d6f8d85fd65886492d3abf77f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274680c7ad03c31b0ee313b0def741df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a274680c7ad03c31b0ee313b0def741df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a274680c7ad03c31b0ee313b0def741df">More...</a><br /></td></tr>
<tr class="separator:a274680c7ad03c31b0ee313b0def741df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6958387ab9f304a3fa8cf756a1b91f23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a6958387ab9f304a3fa8cf756a1b91f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#a6958387ab9f304a3fa8cf756a1b91f23">More...</a><br /></td></tr>
<tr class="separator:a6958387ab9f304a3fa8cf756a1b91f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2bb396944335c7673250f7f2d9e395"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:ace2bb396944335c7673250f7f2d9e395"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#ace2bb396944335c7673250f7f2d9e395">More...</a><br /></td></tr>
<tr class="separator:ace2bb396944335c7673250f7f2d9e395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee3ee6e82d37e331fe39796111cfd42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:aaee3ee6e82d37e331fe39796111cfd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#aaee3ee6e82d37e331fe39796111cfd42">More...</a><br /></td></tr>
<tr class="separator:aaee3ee6e82d37e331fe39796111cfd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0aef1840ac448c3915b4dfdcf096e6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:af0aef1840ac448c3915b4dfdcf096e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#af0aef1840ac448c3915b4dfdcf096e6f">More...</a><br /></td></tr>
<tr class="separator:af0aef1840ac448c3915b4dfdcf096e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83c44890a776502061df39432429a46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ae83c44890a776502061df39432429a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d0/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d218_1_1_0d256.html#ae83c44890a776502061df39432429a46">More...</a><br /></td></tr>
<tr class="separator:ae83c44890a776502061df39432429a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fed58448ab087a69eb5c67207bdb52"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a07fed58448ab087a69eb5c67207bdb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47b8e12a90c37e4b450e2ca51ca7066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac47b8e12a90c37e4b450e2ca51ca7066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0d48814927f41a2670f8a7c69a9b46"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9f0d48814927f41a2670f8a7c69a9b46">ECX</a></td></tr>
<tr class="separator:a9f0d48814927f41a2670f8a7c69a9b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78606636f8e29533e2a54d1e12148b3f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af1de3560e0e04aae2d2197389e79a271"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a558c91f96bad35b4bde32e03bebbb917"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a558c91f96bad35b4bde32e03bebbb917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a558c91f96bad35b4bde32e03bebbb917">More...</a><br /></td></tr>
<tr class="separator:a558c91f96bad35b4bde32e03bebbb917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe61f6ab0600eebd3e6154e403cdf060"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:afe61f6ab0600eebd3e6154e403cdf060"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#afe61f6ab0600eebd3e6154e403cdf060">More...</a><br /></td></tr>
<tr class="separator:afe61f6ab0600eebd3e6154e403cdf060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf6be1d61f94cac860f009a777cf914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a6bf6be1d61f94cac860f009a777cf914"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a6bf6be1d61f94cac860f009a777cf914">More...</a><br /></td></tr>
<tr class="separator:a6bf6be1d61f94cac860f009a777cf914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f2ad8a7e438413d4f8e24a21a9829b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a61f2ad8a7e438413d4f8e24a21a9829b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a61f2ad8a7e438413d4f8e24a21a9829b">More...</a><br /></td></tr>
<tr class="separator:a61f2ad8a7e438413d4f8e24a21a9829b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b67e1776e1864dd1f5869721e2b029"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:aa7b67e1776e1864dd1f5869721e2b029"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#aa7b67e1776e1864dd1f5869721e2b029">More...</a><br /></td></tr>
<tr class="separator:aa7b67e1776e1864dd1f5869721e2b029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab262d245b9106e7405bbd3362aed6cdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:ab262d245b9106e7405bbd3362aed6cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#ab262d245b9106e7405bbd3362aed6cdc">More...</a><br /></td></tr>
<tr class="separator:ab262d245b9106e7405bbd3362aed6cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a40d5a28c0236750e2e5cbba4de644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a10a40d5a28c0236750e2e5cbba4de644"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a10a40d5a28c0236750e2e5cbba4de644">More...</a><br /></td></tr>
<tr class="separator:a10a40d5a28c0236750e2e5cbba4de644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a72bbc2f6a6b1fe7e65a17808278778"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a6a72bbc2f6a6b1fe7e65a17808278778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a6a72bbc2f6a6b1fe7e65a17808278778">More...</a><br /></td></tr>
<tr class="separator:a6a72bbc2f6a6b1fe7e65a17808278778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b3e6a9c3ebdd43bc4d6478ab039e4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a13b3e6a9c3ebdd43bc4d6478ab039e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a13b3e6a9c3ebdd43bc4d6478ab039e4d">More...</a><br /></td></tr>
<tr class="separator:a13b3e6a9c3ebdd43bc4d6478ab039e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895739d92b15c21749d06130e490db7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a895739d92b15c21749d06130e490db7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a895739d92b15c21749d06130e490db7f">More...</a><br /></td></tr>
<tr class="separator:a895739d92b15c21749d06130e490db7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29660e46018acf305ebeb653911c8cab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a29660e46018acf305ebeb653911c8cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a29660e46018acf305ebeb653911c8cab">More...</a><br /></td></tr>
<tr class="separator:a29660e46018acf305ebeb653911c8cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb47f3e86d8c1d320ec40ed80859b4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:aacb47f3e86d8c1d320ec40ed80859b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#aacb47f3e86d8c1d320ec40ed80859b4c">More...</a><br /></td></tr>
<tr class="separator:aacb47f3e86d8c1d320ec40ed80859b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc9d92580a7c2533cb7804a233a3c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a1cc9d92580a7c2533cb7804a233a3c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a1cc9d92580a7c2533cb7804a233a3c62">More...</a><br /></td></tr>
<tr class="separator:a1cc9d92580a7c2533cb7804a233a3c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d98cc46ed12dbe403bf063e943d2c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a5d98cc46ed12dbe403bf063e943d2c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a5d98cc46ed12dbe403bf063e943d2c8c">More...</a><br /></td></tr>
<tr class="separator:a5d98cc46ed12dbe403bf063e943d2c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac39c16d632f8c0abb7f869bb09f52ec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:ac39c16d632f8c0abb7f869bb09f52ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#ac39c16d632f8c0abb7f869bb09f52ec6">More...</a><br /></td></tr>
<tr class="separator:ac39c16d632f8c0abb7f869bb09f52ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cd4fff27c63e63cbc74ae4adaa4012"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ac8cd4fff27c63e63cbc74ae4adaa4012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#ac8cd4fff27c63e63cbc74ae4adaa4012">More...</a><br /></td></tr>
<tr class="separator:ac8cd4fff27c63e63cbc74ae4adaa4012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed38edcc2c557c825c1c71095049ce1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a6ed38edcc2c557c825c1c71095049ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a6ed38edcc2c557c825c1c71095049ce1">More...</a><br /></td></tr>
<tr class="separator:a6ed38edcc2c557c825c1c71095049ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39391f7bd91ddd58d9e41f7c122e9bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a39391f7bd91ddd58d9e41f7c122e9bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a39391f7bd91ddd58d9e41f7c122e9bb1">More...</a><br /></td></tr>
<tr class="separator:a39391f7bd91ddd58d9e41f7c122e9bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3d21024f2e3cb218cd108b5decfce3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a1f3d21024f2e3cb218cd108b5decfce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a1f3d21024f2e3cb218cd108b5decfce3">More...</a><br /></td></tr>
<tr class="separator:a1f3d21024f2e3cb218cd108b5decfce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a4127ff5a3ab9fba91d28416d53f73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a28a4127ff5a3ab9fba91d28416d53f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a28a4127ff5a3ab9fba91d28416d53f73">More...</a><br /></td></tr>
<tr class="separator:a28a4127ff5a3ab9fba91d28416d53f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79209993eac5df5abadbc464b7dbed4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:af79209993eac5df5abadbc464b7dbed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#af79209993eac5df5abadbc464b7dbed4">More...</a><br /></td></tr>
<tr class="separator:af79209993eac5df5abadbc464b7dbed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0789150a1d465e2c12989da19e6e3bc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a0789150a1d465e2c12989da19e6e3bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a0789150a1d465e2c12989da19e6e3bc2">More...</a><br /></td></tr>
<tr class="separator:a0789150a1d465e2c12989da19e6e3bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09a659680788af8d989a57a920dd529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:ab09a659680788af8d989a57a920dd529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#ab09a659680788af8d989a57a920dd529">More...</a><br /></td></tr>
<tr class="separator:ab09a659680788af8d989a57a920dd529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d68409f9682c8be655383ba8a3aae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a11d68409f9682c8be655383ba8a3aae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a11d68409f9682c8be655383ba8a3aae8">More...</a><br /></td></tr>
<tr class="separator:a11d68409f9682c8be655383ba8a3aae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0223be842bb1707e334227bbb611ea6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a0223be842bb1707e334227bbb611ea6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a0223be842bb1707e334227bbb611ea6e">More...</a><br /></td></tr>
<tr class="separator:a0223be842bb1707e334227bbb611ea6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3681f09426d90657cbd59ded3b4aa08c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a3681f09426d90657cbd59ded3b4aa08c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a3681f09426d90657cbd59ded3b4aa08c">More...</a><br /></td></tr>
<tr class="separator:a3681f09426d90657cbd59ded3b4aa08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10250dcc53ff0f2c0fbe61eca4cde3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:ad10250dcc53ff0f2c0fbe61eca4cde3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#ad10250dcc53ff0f2c0fbe61eca4cde3c">More...</a><br /></td></tr>
<tr class="separator:ad10250dcc53ff0f2c0fbe61eca4cde3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab320c72550569895035665ba9d268d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ab320c72550569895035665ba9d268d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#ab320c72550569895035665ba9d268d9f">More...</a><br /></td></tr>
<tr class="separator:ab320c72550569895035665ba9d268d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e40bb83b181d4f71cbc7e530e4490f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a00e40bb83b181d4f71cbc7e530e4490f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a00e40bb83b181d4f71cbc7e530e4490f">More...</a><br /></td></tr>
<tr class="separator:a00e40bb83b181d4f71cbc7e530e4490f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3285d157d5ef6fa1856fcfe2a05f0464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a3285d157d5ef6fa1856fcfe2a05f0464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d3/d70/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d223_1_1_0d274.html#a3285d157d5ef6fa1856fcfe2a05f0464">More...</a><br /></td></tr>
<tr class="separator:a3285d157d5ef6fa1856fcfe2a05f0464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1de3560e0e04aae2d2197389e79a271"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af1de3560e0e04aae2d2197389e79a271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8f21725a616943a837ca6d6a3756fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:abf8f21725a616943a837ca6d6a3756fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78606636f8e29533e2a54d1e12148b3f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">EDX</a></td></tr>
<tr class="separator:a78606636f8e29533e2a54d1e12148b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41451afb55d196a026a66935db5647c4">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac83591844e7d1100ef576a0d16cbaaa8">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9f0d48814927f41a2670f8a7c69a9b46">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a41451afb55d196a026a66935db5647c4"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41451afb55d196a026a66935db5647c4">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@213 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a78606636f8e29533e2a54d1e12148b3f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@223 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a9f0d48814927f41a2670f8a7c69a9b46"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9f0d48814927f41a2670f8a7c69a9b46">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@218 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac83591844e7d1100ef576a0d16cbaaa8"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac83591844e7d1100ef576a0d16cbaaa8">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@214 EBX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41451afb55d196a026a66935db5647c4">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac83591844e7d1100ef576a0d16cbaaa8">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9f0d48814927f41a2670f8a7c69a9b46">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a78606636f8e29533e2a54d1e12148b3f">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a41451afb55d196a026a66935db5647c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41451afb55d196a026a66935db5647c4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="ac83591844e7d1100ef576a0d16cbaaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83591844e7d1100ef576a0d16cbaaa8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a9f0d48814927f41a2670f8a7c69a9b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0d48814927f41a2670f8a7c69a9b46">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a78606636f8e29533e2a54d1e12148b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78606636f8e29533e2a54d1e12148b3f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
