

================================================================
== Vivado HLS Report for 'hls_ComputeVectors'
================================================================
* Date:           Mon Mar  1 13:00:57 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12575|  230431|  12575|  230431|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  12573|  230429|        31|          1|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	33  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	2  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %B2_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str404, i32 0, i32 0, [1 x i8]* @p_str405, [1 x i8]* @p_str406, [1 x i8]* @p_str407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str408, [1 x i8]* @p_str409)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %B1_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str398, i32 0, i32 0, [1 x i8]* @p_str399, [1 x i8]* @p_str400, [1 x i8]* @p_str401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str402, [1 x i8]* @p_str403)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A22_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str392, i32 0, i32 0, [1 x i8]* @p_str393, [1 x i8]* @p_str394, [1 x i8]* @p_str395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str396, [1 x i8]* @p_str397)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A12_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A11_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str380, i32 0, i32 0, [1 x i8]* @p_str381, [1 x i8]* @p_str382, [1 x i8]* @p_str383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str384, [1 x i8]* @p_str385)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str206, i32 0, i32 0, [1 x i8]* @p_str207, [1 x i8]* @p_str208, [1 x i8]* @p_str209, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str210, [11 x i8]* @ScalarProp_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.83ns)   --->   "%height_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %height)"   --->   Operation 45 'read' 'height_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 46 [1/1] (1.83ns)   --->   "%width_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %width)"   --->   Operation 46 'read' 'width_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i16 %height_read to i17" [LKof_hls_opt.cpp:1093]   --->   Operation 49 'zext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%tmp_i = add i17 %tmp_cast_i, -1" [LKof_hls_opt.cpp:1093]   --->   Operation 50 'add' 'tmp_i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_65_cast_i = zext i16 %width_read to i17" [LKof_hls_opt.cpp:1093]   --->   Operation 51 'zext' 'tmp_65_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "%tmp_66_i = add i17 %tmp_65_cast_i, -1" [LKof_hls_opt.cpp:1093]   --->   Operation 52 'add' 'tmp_66_i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cast = zext i16 %height_read to i32"   --->   Operation 53 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %width_read to i32"   --->   Operation 54 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast"   --->   Operation 55 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.65ns)   --->   "br label %0" [LKof_hls_opt.cpp:1068]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %entry ], [ %indvar_flatten_next, %.preheader.i ]"   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%row_i = phi i16 [ 0, %entry ], [ %row_i_mid2, %.preheader.i ]" [LKof_hls_opt.cpp:1071]   --->   Operation 58 'phi' 'row_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col_i = phi i16 [ 0, %entry ], [ %col, %.preheader.i ]"   --->   Operation 59 'phi' 'col_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%cnt_1_i = phi i32 [ 0, %entry ], [ %cnt, %.preheader.i ]"   --->   Operation 60 'phi' 'cnt_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_67_cast_i = zext i16 %row_i to i17" [LKof_hls_opt.cpp:1079]   --->   Operation 61 'zext' 'tmp_67_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.09ns)   --->   "%tmp_69_i = icmp eq i17 %tmp_67_cast_i, %tmp_i" [LKof_hls_opt.cpp:1093]   --->   Operation 62 'icmp' 'tmp_69_i' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%exitcond_flatten = icmp eq i32 %indvar_flatten, %bound"   --->   Operation 63 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.01ns)   --->   "%indvar_flatten_next = add i32 %indvar_flatten, 1"   --->   Operation 64 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.preheader.i"   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.10ns)   --->   "%exitcond_i6 = icmp eq i16 %col_i, %width_read" [LKof_hls_opt.cpp:1071]   --->   Operation 66 'icmp' 'exitcond_i6' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.35ns)   --->   "%col_i_mid2 = select i1 %exitcond_i6, i16 0, i16 %col_i" [LKof_hls_opt.cpp:1071]   --->   Operation 67 'select' 'col_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.85ns)   --->   "%row3 = add i16 1, %row_i" [LKof_hls_opt.cpp:1068]   --->   Operation 68 'add' 'row3' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_67_cast_i_mid1 = zext i16 %row3 to i17" [LKof_hls_opt.cpp:1079]   --->   Operation 69 'zext' 'tmp_67_cast_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.09ns)   --->   "%tmp_69_i_mid1 = icmp eq i17 %tmp_67_cast_i_mid1, %tmp_i" [LKof_hls_opt.cpp:1093]   --->   Operation 70 'icmp' 'tmp_69_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node packy_last_V)   --->   "%tmp_69_i_mid2 = select i1 %exitcond_i6, i1 %tmp_69_i_mid1, i1 %tmp_69_i" [LKof_hls_opt.cpp:1093]   --->   Operation 71 'select' 'tmp_69_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.35ns)   --->   "%row_i_mid2 = select i1 %exitcond_i6, i16 %row3, i16 %row_i" [LKof_hls_opt.cpp:1071]   --->   Operation 72 'select' 'row_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_70_cast_i = zext i16 %col_i_mid2 to i17" [LKof_hls_opt.cpp:1079]   --->   Operation 73 'zext' 'tmp_70_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.09ns)   --->   "%tmp_75_i = icmp eq i17 %tmp_70_cast_i, %tmp_66_i" [LKof_hls_opt.cpp:1093]   --->   Operation 74 'icmp' 'tmp_75_i' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%packy_last_V = and i1 %tmp_69_i_mid2, %tmp_75_i" [LKof_hls_opt.cpp:1093]   --->   Operation 75 'and' 'packy_last_V' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.85ns)   --->   "%col = add i16 1, %col_i_mid2" [LKof_hls_opt.cpp:1071]   --->   Operation 76 'add' 'col' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 77 [1/1] (1.83ns)   --->   "%A_0_0_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %A11_img_V)" [LKof_hls_opt.cpp:1079]   --->   Operation 77 'read' 'A_0_0_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 78 [1/1] (1.83ns)   --->   "%A_0_1_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %A12_img_V)" [LKof_hls_opt.cpp:1080]   --->   Operation 78 'read' 'A_0_1_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 79 [1/1] (1.83ns)   --->   "%A_1_1_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %A22_img_V)" [LKof_hls_opt.cpp:1082]   --->   Operation 79 'read' 'A_1_1_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 80 [1/1] (1.83ns)   --->   "%B_0_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %B1_img_V)" [LKof_hls_opt.cpp:1083]   --->   Operation 80 'read' 'B_0_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 81 [1/1] (1.83ns)   --->   "%B_1_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %B2_img_V)" [LKof_hls_opt.cpp:1084]   --->   Operation 81 'read' 'B_1_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_i_i = sext i34 %A_0_0_V to i68" [LKof_hls_opt.cpp:65->LKof_hls_opt.cpp:1086]   --->   Operation 82 'sext' 'tmp_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i_i_50 = sext i34 %A_1_1_V to i68" [LKof_hls_opt.cpp:65->LKof_hls_opt.cpp:1086]   --->   Operation 83 'sext' 'tmp_i_i_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (3.41ns)   --->   "%a_x_d_V = mul i68 %tmp_i_i, %tmp_i_i_50" [LKof_hls_opt.cpp:65->LKof_hls_opt.cpp:1086]   --->   Operation 84 'mul' 'a_x_d_V' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_23_i_i = sext i34 %A_0_1_V to i68" [LKof_hls_opt.cpp:66->LKof_hls_opt.cpp:1086]   --->   Operation 85 'sext' 'tmp_23_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.41ns)   --->   "%b_x_c_V = mul i68 %tmp_23_i_i, %tmp_23_i_i" [LKof_hls_opt.cpp:66->LKof_hls_opt.cpp:1086]   --->   Operation 86 'mul' 'b_x_c_V' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 87 [1/1] (1.11ns)   --->   "%ret_V = sub i68 %a_x_d_V, %b_x_c_V" [LKof_hls_opt.cpp:67->LKof_hls_opt.cpp:1086]   --->   Operation 87 'sub' 'ret_V' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.11ns)   --->   "%neg_det_A_V = sub i68 0, %ret_V" [LKof_hls_opt.cpp:68->LKof_hls_opt.cpp:1086]   --->   Operation 88 'sub' 'neg_det_A_V' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.14ns)   --->   "%tmp_24_i_i = icmp sgt i68 %ret_V, 0" [LKof_hls_opt.cpp:69->LKof_hls_opt.cpp:1086]   --->   Operation 89 'icmp' 'tmp_24_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_42_i_i)   --->   "%abs_det_A_V = select i1 %tmp_24_i_i, i68 %ret_V, i68 %neg_det_A_V" [LKof_hls_opt.cpp:69->LKof_hls_opt.cpp:1086]   --->   Operation 90 'select' 'abs_det_A_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%op2 = trunc i68 %ret_V to i64" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 91 'trunc' 'op2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 92 [6/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 92 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.14ns)   --->   "%tmp_26_i_i = icmp eq i68 %a_x_d_V, %b_x_c_V" [LKof_hls_opt.cpp:75->LKof_hls_opt.cpp:1086]   --->   Operation 93 'icmp' 'tmp_26_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.02ns)   --->   "%tmp_27_i_i = sub i34 0, %A_0_1_V" [LKof_hls_opt.cpp:77->LKof_hls_opt.cpp:1086]   --->   Operation 94 'sub' 'tmp_27_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_31_i_cast_i = sext i34 %tmp_27_i_i to i35" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 95 'sext' 'tmp_31_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_34_i_cast_i = sext i34 %A_0_0_V to i35" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 96 'sext' 'tmp_34_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.02ns)   --->   "%tmp_36_i_i = add i35 %tmp_34_i_cast_i, %tmp_31_i_cast_i" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 97 'add' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_36_i_cast_i = sext i35 %tmp_36_i_i to i36" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 98 'sext' 'tmp_36_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.02ns)   --->   "%tmp_37_i_i = sub i36 0, %tmp_36_i_cast_i" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 99 'sub' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.14ns) (out node of the LUT)   --->   "%tmp_42_i_i = icmp slt i68 %abs_det_A_V, 121" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 100 'icmp' 'tmp_42_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.28ns)   --->   "%invertible_demorgan = or i1 %tmp_26_i_i, %tmp_42_i_i" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 101 'or' 'invertible_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.41>
ST_6 : Operation 102 [5/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 102 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_28_i_i = sext i34 %A_1_1_V to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 103 'sext' 'tmp_28_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_29_i_i = sext i34 %B_0_V to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 104 'sext' 'tmp_29_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (3.41ns)   --->   "%tmp_30_i_i = mul i64 %tmp_28_i_i, %tmp_29_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 105 'mul' 'tmp_30_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_31_i_i = sext i34 %tmp_27_i_i to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 106 'sext' 'tmp_31_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_32_i_i = sext i34 %B_1_V to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 107 'sext' 'tmp_32_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (3.41ns)   --->   "%tmp_33_i_i = mul i64 %tmp_31_i_i, %tmp_32_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 108 'mul' 'tmp_33_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_37_i_cast_i = sext i36 %tmp_37_i_i to i64" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 109 'sext' 'tmp_37_i_cast_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (3.40ns)   --->   "%op2_2 = mul i64 %tmp_32_i_i, %tmp_37_i_cast_i" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 110 'mul' 'op2_2' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.40> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node cnt)   --->   "%invertible = xor i1 %invertible_demorgan, true" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 111 'xor' 'invertible' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node cnt)   --->   "%tmp_73_i = zext i1 %invertible to i32" [LKof_hls_opt.cpp:1087]   --->   Operation 112 'zext' 'tmp_73_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.01ns) (out node of the LUT)   --->   "%cnt = add nsw i32 %cnt_1_i, %tmp_73_i" [LKof_hls_opt.cpp:1087]   --->   Operation 113 'add' 'cnt' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.04>
ST_7 : Operation 114 [4/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 114 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35_i_i = add i64 %tmp_33_i_i, %tmp_30_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 115 'add' 'tmp_35_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%op2_1 = sub i64 0, %tmp_35_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 116 'sub' 'op2_1' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.81> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [6/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 117 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 118 [6/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 118 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 119 [3/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 119 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 120 [5/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 120 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 121 [5/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 121 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 122 [2/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 122 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 123 [4/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 123 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 124 [4/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 124 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 125 [1/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 125 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 126 [3/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 126 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 127 [3/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 127 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.36>
ST_11 : Operation 128 [12/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 128 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [2/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 129 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 130 [2/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 130 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.36>
ST_12 : Operation 131 [11/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 131 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 132 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 133 [1/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 133 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.36>
ST_13 : Operation 134 [10/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 134 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.36>
ST_14 : Operation 135 [9/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 135 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 136 [8/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 136 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.36>
ST_16 : Operation 137 [7/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 137 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.36>
ST_17 : Operation 138 [6/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 138 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.36>
ST_18 : Operation 139 [5/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 139 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.36>
ST_19 : Operation 140 [4/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 140 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.36>
ST_20 : Operation 141 [3/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 141 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.36>
ST_21 : Operation 142 [2/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 142 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.36>
ST_22 : Operation 143 [1/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 143 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.24>
ST_23 : Operation 144 [1/1] (0.44ns)   --->   "%i_op_assign = select i1 %tmp_26_i_i, float 0.000000e+00, float %recipr_det_A" [LKof_hls_opt.cpp:75->LKof_hls_opt.cpp:1086]   --->   Operation 144 'select' 'i_op_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 145 [4/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 145 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [4/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 146 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.79>
ST_24 : Operation 147 [3/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 147 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [3/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 148 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.79>
ST_25 : Operation 149 [2/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 149 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 150 [2/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 150 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.79>
ST_26 : Operation 151 [1/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 151 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 152 [1/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 152 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.79>
ST_27 : Operation 153 [4/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 153 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 154 [4/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 154 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.79>
ST_28 : Operation 155 [3/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 155 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 156 [3/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 156 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.79>
ST_29 : Operation 157 [2/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 157 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 158 [2/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 158 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.24>
ST_30 : Operation 159 [1/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 159 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 160 [1/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 160 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%tmp = bitcast float %tmp_39_i_op_i to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 161 'bitcast' 'tmp' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.44ns)   --->   "%p_Val2_s = select i1 %invertible_demorgan, i32 0, i32 %tmp" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 162 'select' 'p_Val2_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 163 'bitselect' 'p_Result_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 164 'partselect' 'tmp_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 165 'trunc' 'tmp_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_s = bitcast float %tmp_41_i_op_i to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 166 'bitcast' 'tmp_s' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (0.44ns)   --->   "%p_Val2_2 = select i1 %invertible_demorgan, i32 0, i32 %tmp_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 167 'select' 'p_Val2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 168 'bitselect' 'p_Result_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_2, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 169 'partselect' 'tmp_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_2 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 170 'trunc' 'tmp_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.70>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 171 'bitconcatenate' 'mantissa_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%mantissa_V_1_i_i_i_c = zext i25 %mantissa_V to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 172 'zext' 'mantissa_V_1_i_i_i_c' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast_i = zext i8 %tmp_V to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 173 'zext' 'tmp_i_i_i_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.76ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 174 'add' 'sh_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 175 'bitselect' 'isNeg' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 176 [1/1] (0.76ns)   --->   "%tmp_i_i_i_i = sub i8 127, %tmp_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 176 'sub' 'tmp_i_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast_i = sext i8 %tmp_i_i_i_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 177 'sext' 'tmp_i_i_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_i_cast_i, i9 %sh_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 178 'select' 'ush' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%sh_assign_2_i_i_i_ca = sext i9 %ush to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 179 'sext' 'sh_assign_2_i_i_i_ca' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%sh_assign_2_i_i_i_ca_1 = sext i9 %ush to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 180 'sext' 'sh_assign_2_i_i_i_ca_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_i_i_i_i_51 = zext i32 %sh_assign_2_i_i_i_ca to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 181 'zext' 'tmp_i_i_i_i_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%r_V = lshr i25 %mantissa_V, %sh_assign_2_i_i_i_ca_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 182 'lshr' 'r_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%r_V_1 = shl i63 %mantissa_V_1_i_i_i_c, %tmp_i_i_i_i_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 183 'shl' 'r_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 184 'bitselect' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_64 = zext i1 %tmp_71 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 185 'zext' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i63.i32.i32(i63 %r_V_1, i32 24, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 186 'partselect' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (1.38ns) (out node of the LUT)   --->   "%tmp_66 = select i1 %isNeg, i8 %tmp_64, i8 %tmp_65" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 187 'select' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.76ns)   --->   "%result_V_1 = sub i8 0, %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 188 'sub' 'result_V_1' <Predicate = (!exitcond_flatten & p_Result_s)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 189 [1/1] (0.39ns)   --->   "%packx_data_V = select i1 %p_Result_s, i8 %result_V_1, i8 %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 189 'select' 'packx_data_V' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 190 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, i8 %packx_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1094]   --->   Operation 190 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 191 'bitconcatenate' 'mantissa_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%mantissa_V_1_i_i_i = zext i25 %mantissa_V_1 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 192 'zext' 'mantissa_V_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i41_cast_i = zext i8 %tmp_V_2 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 193 'zext' 'tmp_i_i_i_i41_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.76ns)   --->   "%sh_assign_3 = add i9 -127, %tmp_i_i_i_i41_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 194 'add' 'sh_assign_3' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 195 'bitselect' 'isNeg_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.76ns)   --->   "%tmp_i_i_i44_i = sub i8 127, %tmp_V_2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 196 'sub' 'tmp_i_i_i44_i' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_i_i_i44_cast_i = sext i8 %tmp_i_i_i44_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 197 'sext' 'tmp_i_i_i44_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.39ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_i44_cast_i, i9 %sh_assign_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 198 'select' 'ush_1' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%sh_assign_2_i_i_i45_s = sext i9 %ush_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 199 'sext' 'sh_assign_2_i_i_i45_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%sh_assign_2_i_i_i45_1 = sext i9 %ush_1 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 200 'sext' 'sh_assign_2_i_i_i45_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_i_i_i46_i = zext i32 %sh_assign_2_i_i_i45_s to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 201 'zext' 'tmp_i_i_i46_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sh_assign_2_i_i_i45_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 202 'lshr' 'r_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%r_V_3 = shl i63 %mantissa_V_1_i_i_i, %tmp_i_i_i46_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 203 'shl' 'r_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 204 'bitselect' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_67 = zext i1 %tmp_75 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 205 'zext' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i63.i32.i32(i63 %r_V_3, i32 24, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 206 'partselect' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (1.38ns) (out node of the LUT)   --->   "%tmp_69 = select i1 %isNeg_1, i8 %tmp_67, i8 %tmp_68" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 207 'select' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 208 [1/1] (0.76ns)   --->   "%result_V_3 = sub i8 0, %tmp_69" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 208 'sub' 'result_V_3' <Predicate = (!exitcond_flatten & p_Result_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 209 [1/1] (0.39ns)   --->   "%packy_data_V = select i1 %p_Result_1, i8 %result_V_3, i8 %tmp_69" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 209 'select' 'packy_data_V' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 210 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, i8 %packy_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1097]   --->   Operation 210 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 211 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 230400, i64 0)"   --->   Operation 212 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind" [LKof_hls_opt.cpp:1072]   --->   Operation 213 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_37_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1)" [LKof_hls_opt.cpp:1072]   --->   Operation 214 'specregionbegin' 'tmp_37_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [LKof_hls_opt.cpp:1073]   --->   Operation 215 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 216 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, i8 %packx_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1094]   --->   Operation 216 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 217 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, i8 %packy_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1097]   --->   Operation 217 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_37_i)" [LKof_hls_opt.cpp:1103]   --->   Operation 218 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "br label %0" [LKof_hls_opt.cpp:1071]   --->   Operation 219 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 33 <SV = 2> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "ret i32 %cnt_1_i" [LKof_hls_opt.cpp:1087]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	fifo read on port 'height' [23]  (1.84 ns)
	'mul' operation of DSP[33] ('bound') [33]  (2.53 ns)

 <State 2>: 2.84ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', LKof_hls_opt.cpp:1071) [38]  (0 ns)
	'icmp' operation ('exitcond_i6', LKof_hls_opt.cpp:1071) [48]  (1.1 ns)
	'select' operation ('col_i_mid2', LKof_hls_opt.cpp:1071) [49]  (0.357 ns)
	'icmp' operation ('tmp_75_i', LKof_hls_opt.cpp:1093) [129]  (1.1 ns)
	'and' operation ('val', LKof_hls_opt.cpp:1093) [130]  (0.287 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read on port 'A11_img_V' (LKof_hls_opt.cpp:1079) [59]  (1.84 ns)

 <State 4>: 3.41ns
The critical path consists of the following:
	'mul' operation ('a_x_d.V', LKof_hls_opt.cpp:65->LKof_hls_opt.cpp:1086) [66]  (3.41 ns)

 <State 5>: 4.34ns
The critical path consists of the following:
	'sub' operation ('ret.V', LKof_hls_opt.cpp:67->LKof_hls_opt.cpp:1086) [69]  (1.12 ns)
	'sitofp' operation ('tmp_25_i_i', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [74]  (3.22 ns)

 <State 6>: 3.41ns
The critical path consists of the following:
	'mul' operation ('tmp_30_i_i', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [81]  (3.41 ns)

 <State 7>: 4.04ns
The critical path consists of the following:
	'add' operation ('tmp_35_i_i', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [87]  (0 ns)
	'sub' operation ('op2', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [88]  (0.819 ns)
	'sitofp' operation ('tmp_38_i_i', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [94]  (3.22 ns)

 <State 8>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('tmp_25_i_i', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [74]  (3.22 ns)

 <State 9>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('tmp_25_i_i', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [74]  (3.22 ns)

 <State 10>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('tmp_25_i_i', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [74]  (3.22 ns)

 <State 11>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 12>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 14>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 15>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 16>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 17>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 18>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 20>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 21>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 22>: 4.37ns
The critical path consists of the following:
	'fdiv' operation ('recipr_det_A', LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086) [75]  (4.37 ns)

 <State 23>: 4.24ns
The critical path consists of the following:
	'select' operation ('i_op', LKof_hls_opt.cpp:75->LKof_hls_opt.cpp:1086) [77]  (0.449 ns)
	'fmul' operation ('tmp_39_i_i', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [95]  (3.79 ns)

 <State 24>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_i', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [95]  (3.79 ns)

 <State 25>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_i', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [95]  (3.79 ns)

 <State 26>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_i', LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086) [95]  (3.79 ns)

 <State 27>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_op_i', LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086) [99]  (3.79 ns)

 <State 28>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_op_i', LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086) [99]  (3.79 ns)

 <State 29>: 3.79ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_op_i', LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086) [99]  (3.79 ns)

 <State 30>: 4.24ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_op_i', LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086) [99]  (3.79 ns)
	'select' operation ('val', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092) [106]  (0.449 ns)

 <State 31>: 3.71ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092) [113]  (0.765 ns)
	'select' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092) [117]  (0.398 ns)
	'lshr' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092) [121]  (0 ns)
	'select' operation ('tmp_66', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092) [126]  (1.39 ns)
	'sub' operation ('result_V_1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092) [127]  (0.765 ns)
	'select' operation ('packx.data.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092) [128]  (0.393 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
