// Seed: 3388181176
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  logic id_4, id_5;
  wire id_6, id_7, id_8, id_9[-1 'b0 : -1];
  wire id_10;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd33
) (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri1 _id_8
);
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  wire id_15;
  localparam id_16 = -1;
  wire id_17;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14
  );
  logic id_18;
  wire [-1  &  1 : id_8] id_19, id_20;
endmodule
