# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_2/header_files" --include "../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/clk_wiz_0" \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_axi4_lite_ipif_wrapper.v" \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_2/synth/physical/tri_mode_ethernet_mac_2_mii_if.v" \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_2/synth/statistics/tri_mode_ethernet_mac_2_vector_decode.v" \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_block.v" \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2.v" \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../tri_mode_ethernet_mac_2_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../imports/tri_mode_ethernet_mac_2_address_swap.v" \
"../../../../imports/tri_mode_ethernet_mac_2_axi_lite_sm.v" \
"../../../../imports/tri_mode_ethernet_mac_2_axi_mux.v" \
"../../../../imports/tri_mode_ethernet_mac_2_axi_pat_check.v" \
"../../../../imports/tri_mode_ethernet_mac_2_axi_pat_gen.v" \
"../../../../imports/tri_mode_ethernet_mac_2_axi_pipe.v" \
"../../../../imports/tri_mode_ethernet_mac_2_basic_pat_gen.v" \
"../../../../imports/tri_mode_ethernet_mac_2_bram_tdp.v" \
"../../../../imports/tri_mode_ethernet_mac_2_example_design.v" \
"../../../../imports/tri_mode_ethernet_mac_2_example_design_resets.v" \
"../../../../imports/tri_mode_ethernet_mac_2_fifo_block.v" \
"../../../../imports/tri_mode_ethernet_mac_2_frame_typ.v" \
"../../../../imports/tri_mode_ethernet_mac_2_reset_sync.v" \
"../../../../imports/tri_mode_ethernet_mac_2_rx_client_fifo.v" \
"../../../../imports/tri_mode_ethernet_mac_2_support.v" \
"../../../../imports/tri_mode_ethernet_mac_2_sync_block.v" \
"../../../../imports/tri_mode_ethernet_mac_2_ten_100_1g_eth_fifo.v" \
"../../../../imports/tri_mode_ethernet_mac_2_tx_client_fifo.v" \
"../../../../imports/demo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
