{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 12:11:01 2020 " "Info: Processing started: Thu Nov 19 12:11:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xm -c xm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xm -c xm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[0\] F 8.005 ns Longest " "Info: Longest tpd from source pin \"S\[0\]\" to destination pin \"F\" is 8.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns S\[0\] 1 PIN PIN_P6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 1; PIN Node = 'S\[0\]'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "xm.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/4to1MUXby2to1MUX(xm)/xm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.488 ns) + CELL(0.154 ns) 5.442 ns mux_21:three\|f~3 2 COMB LCCOMB_X10_Y4_N16 1 " "Info: 2: + IC(4.488 ns) + CELL(0.154 ns) = 5.442 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 1; COMB Node = 'mux_21:three\|f~3'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { S[0] mux_21:three|f~3 } "NODE_NAME" } } { "xm.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/4to1MUXby2to1MUX(xm)/xm.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(1.982 ns) 8.005 ns F 3 PIN PIN_AA17 0 " "Info: 3: + IC(0.581 ns) + CELL(1.982 ns) = 8.005 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'F'" {  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { mux_21:three|f~3 F } "NODE_NAME" } } { "xm.v" "" { Text "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/4to1MUXby2to1MUX(xm)/xm.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.936 ns ( 36.68 % ) " "Info: Total cell delay = 2.936 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.069 ns ( 63.32 % ) " "Info: Total interconnect delay = 5.069 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/TimingClosureFloorplan.fld" "" "8.005 ns" { S[0] mux_21:three|f~3 F } "NODE_NAME" } } { "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/4.1 study/vlsi lab/verilog_vhdl/quartus/bin/Technology_Viewer.qrui" "8.005 ns" { S[0] {} S[0]~combout {} mux_21:three|f~3 {} F {} } { 0.000ns 0.000ns 4.488ns 0.581ns } { 0.000ns 0.800ns 0.154ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 12:11:01 2020 " "Info: Processing ended: Thu Nov 19 12:11:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
