-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity softmax_stable_array_array_ap_fixed_16_8_5_3_0_12u_softmax_config7_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    data_V_data_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_8_V_empty_n : IN STD_LOGIC;
    data_V_data_8_V_read : OUT STD_LOGIC;
    data_V_data_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_9_V_empty_n : IN STD_LOGIC;
    data_V_data_9_V_read : OUT STD_LOGIC;
    data_V_data_10_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_10_V_empty_n : IN STD_LOGIC;
    data_V_data_10_V_read : OUT STD_LOGIC;
    data_V_data_11_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_11_V_empty_n : IN STD_LOGIC;
    data_V_data_11_V_read : OUT STD_LOGIC;
    res_V_data_0_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_TVALID : OUT STD_LOGIC;
    res_V_data_0_V_TREADY : IN STD_LOGIC;
    res_V_data_1_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_TVALID : OUT STD_LOGIC;
    res_V_data_1_V_TREADY : IN STD_LOGIC;
    res_V_data_2_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_TVALID : OUT STD_LOGIC;
    res_V_data_2_V_TREADY : IN STD_LOGIC;
    res_V_data_3_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_TVALID : OUT STD_LOGIC;
    res_V_data_3_V_TREADY : IN STD_LOGIC;
    res_V_data_4_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_4_V_TVALID : OUT STD_LOGIC;
    res_V_data_4_V_TREADY : IN STD_LOGIC;
    res_V_data_5_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_5_V_TVALID : OUT STD_LOGIC;
    res_V_data_5_V_TREADY : IN STD_LOGIC;
    res_V_data_6_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_6_V_TVALID : OUT STD_LOGIC;
    res_V_data_6_V_TREADY : IN STD_LOGIC;
    res_V_data_7_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_7_V_TVALID : OUT STD_LOGIC;
    res_V_data_7_V_TREADY : IN STD_LOGIC;
    res_V_data_8_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_8_V_TVALID : OUT STD_LOGIC;
    res_V_data_8_V_TREADY : IN STD_LOGIC;
    res_V_data_9_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_9_V_TVALID : OUT STD_LOGIC;
    res_V_data_9_V_TREADY : IN STD_LOGIC;
    res_V_data_10_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_10_V_TVALID : OUT STD_LOGIC;
    res_V_data_10_V_TREADY : IN STD_LOGIC;
    res_V_data_11_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_11_V_TVALID : OUT STD_LOGIC;
    res_V_data_11_V_TREADY : IN STD_LOGIC;
    data_V_data_0_V_blk_n : OUT STD_LOGIC;
    data_V_data_1_V_blk_n : OUT STD_LOGIC;
    data_V_data_2_V_blk_n : OUT STD_LOGIC;
    data_V_data_3_V_blk_n : OUT STD_LOGIC;
    data_V_data_4_V_blk_n : OUT STD_LOGIC;
    data_V_data_5_V_blk_n : OUT STD_LOGIC;
    data_V_data_6_V_blk_n : OUT STD_LOGIC;
    data_V_data_7_V_blk_n : OUT STD_LOGIC;
    data_V_data_8_V_blk_n : OUT STD_LOGIC;
    data_V_data_9_V_blk_n : OUT STD_LOGIC;
    data_V_data_10_V_blk_n : OUT STD_LOGIC;
    data_V_data_11_V_blk_n : OUT STD_LOGIC;
    res_V_data_0_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_1_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_2_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_3_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_4_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_5_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_6_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_7_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_8_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_9_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_10_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_11_V_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of softmax_stable_array_array_ap_fixed_16_8_5_3_0_12u_softmax_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal exp_table1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table1_ce0 : STD_LOGIC;
    signal exp_table1_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal invert_table2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table2_ce0 : STD_LOGIC;
    signal invert_table2_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal io_acc_block_signal_op47 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_array_0_V_reg_2059 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_1_V_reg_2065 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_2_V_reg_2071 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_3_V_reg_2077 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_4_V_reg_2083 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_5_V_reg_2089 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_6_V_reg_2095 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_7_V_reg_2101 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_8_V_reg_2107 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_9_V_reg_2114 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_10_V_reg_2121 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_11_V_reg_2128 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_reg_2135 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_1_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_1_reg_2140 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_reg_2145 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_reg_2150 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_6_fu_693_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_6_reg_2155 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln65_9_fu_727_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_9_reg_2161 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_fu_1435_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_reg_2167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal y_V_1_fu_1469_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_1_reg_2172 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_2_fu_1503_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_2_reg_2177 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_3_fu_1537_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_3_reg_2182 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_4_fu_1571_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_4_reg_2187 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_fu_1605_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_reg_2192 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_fu_1639_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_reg_2197 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_fu_1673_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_reg_2202 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_fu_1707_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_reg_2207 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_fu_1741_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_reg_2212 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_10_fu_1775_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_10_reg_2217 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_11_fu_1809_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_11_reg_2222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2232 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2232_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2243 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal exp_res_1_V_1_reg_2243_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2254 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal exp_res_2_V_1_reg_2254_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2265 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal exp_res_3_V_1_reg_2265_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2276 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state33_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal exp_res_4_V_1_reg_2276_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2287 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state34_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal exp_res_5_V_1_reg_2287_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2297 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal exp_res_6_V_1_reg_2297_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2307 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2307_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2317 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2317_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2327 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2327_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_V_1_reg_2337 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_V_1_reg_2337_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_V_1_reg_2347 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_V_1_reg_2347_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_exp_sum_V_reg_2357 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln241_fu_1935_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln241_reg_2362 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_data_0_V_reg_2367 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_1_V_reg_2372 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_2_V_reg_2377 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_3_V_reg_2382 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_4_V_reg_2387 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_5_V_reg_2392 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_6_V_reg_2397 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_7_V_reg_2402 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_8_V_reg_2407 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_9_V_reg_2412 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_10_V_reg_2417 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ce : STD_LOGIC;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call279 : BOOLEAN;
    signal ap_block_state17_pp0_stage4_iter1_ignore_call279 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter2_ignore_call279 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp299 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0_ignore_call279 : BOOLEAN;
    signal ap_block_state18_pp0_stage5_iter1_ignore_call279 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter2_ignore_call279 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp300 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call279 : BOOLEAN;
    signal ap_block_state19_pp0_stage6_iter1_ignore_call279 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter2_ignore_call279 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp301 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call279 : BOOLEAN;
    signal ap_block_state20_pp0_stage7_iter1_ignore_call279 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter2_ignore_call279 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp302 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call279 : BOOLEAN;
    signal ap_block_state21_pp0_stage8_iter1_ignore_call279 : BOOLEAN;
    signal ap_block_state33_pp0_stage8_iter2_ignore_call279 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp303 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start_reg : STD_LOGIC := '0';
    signal exp_res_0_V_fu_266 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal exp_res_1_V_fu_270 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_fu_274 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_fu_278 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_fu_282 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_fu_286 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_fu_290 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_fu_294 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_fu_298 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_fu_302 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_V_fu_306 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_V_fu_310 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln225_fu_1817_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln225_1_fu_1821_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_2_fu_1825_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln225_3_fu_1829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_4_fu_1833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln225_5_fu_1837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln225_6_fu_1866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_7_fu_1875_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal zext_ln225_8_fu_1884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal zext_ln225_9_fu_1893_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_10_fu_1902_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln225_11_fu_1911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln235_fu_1930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal grp_fu_496_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1118_fu_1939_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_1_fu_1943_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_2_fu_1947_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_3_fu_1951_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_4_fu_1955_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_5_fu_1959_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_6_fu_1963_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_7_fu_1967_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_8_fu_1971_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_9_fu_1975_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_10_fu_1979_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln1118_11_fu_1983_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_496_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_496_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln1496_fu_615_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_615_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_621_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_621_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_3_fu_627_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_3_fu_627_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_633_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_fu_639_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_644_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_2_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_663_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_668_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_5_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_655_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_5_fu_679_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_6_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_7_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_8_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_705_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_8_fu_715_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_9_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_10_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_max_V_fu_739_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_fu_745_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_1_fu_748_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_fu_752_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_2_fu_804_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_1_fu_807_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_813_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_3_fu_859_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_2_fu_862_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_4_fu_914_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_3_fu_917_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_5_fu_969_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_4_fu_972_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_6_fu_1024_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_5_fu_1027_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_1041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_7_fu_1079_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_6_fu_1082_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_fu_1096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1088_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_8_fu_1134_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_7_fu_1137_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_39_fu_1151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_7_fu_1177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_9_fu_1189_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_8_fu_1192_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_41_fu_1206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_8_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_10_fu_1244_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_9_fu_1247_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_43_fu_1261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1253_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_9_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_11_fu_1299_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_10_fu_1302_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_45_fu_1316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1308_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_10_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_12_fu_1354_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_11_fu_1357_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_47_fu_1371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_11_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_11_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_12_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1409_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1419_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_fu_1427_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_13_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1443_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_1_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_1453_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_1_fu_1461_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_14_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1477_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_2_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1487_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_2_fu_1495_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_15_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1511_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_3_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1521_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_3_fu_1529_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_16_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1545_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_4_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_1555_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_4_fu_1563_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_17_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1579_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_5_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_1589_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_5_fu_1597_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_18_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1613_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_6_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1623_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_6_fu_1631_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_19_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1647_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_7_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_1657_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_7_fu_1665_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_20_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1681_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_8_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_16_fu_1691_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_8_fu_1699_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_21_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1715_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_9_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_18_fu_1725_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_9_fu_1733_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_22_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1749_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_10_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_20_fu_1759_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_10_fu_1767_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_23_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1783_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_11_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_22_fu_1793_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_11_fu_1801_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_12_fu_1920_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;

    component reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_10_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_11_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component softmax_stable_array_array_ap_fixed_16_8_5_3_0_12u_softmax_config7_s_exp_table1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_8_5_3_0_12u_softmax_config7_s_invert_tibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    exp_table1_U : component softmax_stable_array_array_ap_fixed_16_8_5_3_0_12u_softmax_config7_s_exp_table1
    generic map (
        DataWidth => 17,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_table1_address0,
        ce0 => exp_table1_ce0,
        q0 => exp_table1_q0);

    invert_table2_U : component softmax_stable_array_array_ap_fixed_16_8_5_3_0_12u_softmax_config7_s_invert_tibs
    generic map (
        DataWidth => 18,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_table2_address0,
        ce0 => invert_table2_ce0,
        q0 => invert_table2_q0);

    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540 : component reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ready,
        x_0_V => exp_res_0_V_fu_266,
        x_1_V => exp_res_1_V_fu_270,
        x_2_V => exp_res_2_V_fu_274,
        x_3_V => exp_res_3_V_fu_278,
        x_4_V => exp_res_4_V_fu_282,
        x_5_V => exp_res_5_V_fu_286,
        x_6_V => exp_res_6_V_fu_290,
        x_7_V => exp_res_7_V_fu_294,
        x_8_V => exp_res_8_V_fu_298,
        x_9_V => exp_res_9_V_fu_302,
        x_10_V => exp_res_10_V_fu_306,
        x_11_V => exp_res_11_V_fu_310,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_return,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage11_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage11_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_array_0_V_reg_2059 <= data_V_data_0_V_dout;
                data_array_10_V_reg_2121 <= data_V_data_10_V_dout;
                data_array_11_V_reg_2128 <= data_V_data_11_V_dout;
                data_array_1_V_reg_2065 <= data_V_data_1_V_dout;
                data_array_2_V_reg_2071 <= data_V_data_2_V_dout;
                data_array_3_V_reg_2077 <= data_V_data_3_V_dout;
                data_array_4_V_reg_2083 <= data_V_data_4_V_dout;
                data_array_5_V_reg_2089 <= data_V_data_5_V_dout;
                data_array_6_V_reg_2095 <= data_V_data_6_V_dout;
                data_array_7_V_reg_2101 <= data_V_data_7_V_dout;
                data_array_8_V_reg_2107 <= data_V_data_8_V_dout;
                data_array_9_V_reg_2114 <= data_V_data_9_V_dout;
                exp_res_8_V_1_reg_2317_pp0_iter2_reg <= exp_res_8_V_1_reg_2317;
                icmp_ln1496_1_reg_2140 <= icmp_ln1496_1_fu_621_p2;
                icmp_ln1496_3_reg_2145 <= icmp_ln1496_3_fu_627_p2;
                icmp_ln1496_4_reg_2150 <= icmp_ln1496_4_fu_633_p2;
                icmp_ln1496_reg_2135 <= icmp_ln1496_fu_615_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_0_V_1_reg_2232 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                exp_res_0_V_1_reg_2232_pp0_iter1_reg <= exp_res_0_V_1_reg_2232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                exp_res_0_V_fu_266 <= exp_res_0_V_1_reg_2232;
                exp_res_1_V_fu_270 <= exp_res_1_V_1_reg_2243;
                exp_res_2_V_fu_274 <= exp_res_2_V_1_reg_2254;
                exp_res_3_V_fu_278 <= exp_res_3_V_1_reg_2265;
                exp_res_4_V_fu_282 <= exp_res_4_V_1_reg_2276;
                exp_res_5_V_1_reg_2287 <= exp_table1_q0;
                exp_res_5_V_fu_286 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_10_V_1_reg_2337 <= exp_table1_q0;
                exp_res_10_V_fu_306 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_10_V_1_reg_2337_pp0_iter2_reg <= exp_res_10_V_1_reg_2337;
                y_V_10_reg_2217 <= y_V_10_fu_1775_p3;
                y_V_11_reg_2222 <= y_V_11_fu_1809_p3;
                y_V_1_reg_2172 <= y_V_1_fu_1469_p3;
                y_V_2_reg_2177 <= y_V_2_fu_1503_p3;
                y_V_3_reg_2182 <= y_V_3_fu_1537_p3;
                y_V_4_reg_2187 <= y_V_4_fu_1571_p3;
                y_V_5_reg_2192 <= y_V_5_fu_1605_p3;
                y_V_6_reg_2197 <= y_V_6_fu_1639_p3;
                y_V_7_reg_2202 <= y_V_7_fu_1673_p3;
                y_V_8_reg_2207 <= y_V_8_fu_1707_p3;
                y_V_9_reg_2212 <= y_V_9_fu_1741_p3;
                y_V_reg_2167 <= y_V_fu_1435_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                exp_res_11_V_1_reg_2347 <= exp_table1_q0;
                exp_res_11_V_fu_310 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                exp_res_11_V_1_reg_2347_pp0_iter2_reg <= exp_res_11_V_1_reg_2347;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_1_V_1_reg_2243 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_res_1_V_1_reg_2243_pp0_iter1_reg <= exp_res_1_V_1_reg_2243;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_2_V_1_reg_2254 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                exp_res_2_V_1_reg_2254_pp0_iter1_reg <= exp_res_2_V_1_reg_2254;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_3_V_1_reg_2265 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                exp_res_3_V_1_reg_2265_pp0_iter1_reg <= exp_res_3_V_1_reg_2265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_4_V_1_reg_2276 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                exp_res_4_V_1_reg_2276_pp0_iter1_reg <= exp_res_4_V_1_reg_2276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                exp_res_5_V_1_reg_2287_pp0_iter1_reg <= exp_res_5_V_1_reg_2287;
                inv_exp_sum_V_reg_2357 <= invert_table2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_6_V_1_reg_2297 <= exp_table1_q0;
                exp_res_6_V_fu_290 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                exp_res_6_V_1_reg_2297_pp0_iter1_reg <= exp_res_6_V_1_reg_2297;
                sext_ln241_reg_2362 <= sext_ln241_fu_1935_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_7_V_1_reg_2307 <= exp_table1_q0;
                exp_res_7_V_fu_294 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                exp_res_7_V_1_reg_2307_pp0_iter1_reg <= exp_res_7_V_1_reg_2307;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_res_8_V_1_reg_2317 <= exp_table1_q0;
                exp_res_8_V_fu_298 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_9_V_1_reg_2327 <= exp_table1_q0;
                exp_res_9_V_fu_302 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_9_V_1_reg_2327_pp0_iter2_reg <= exp_res_9_V_1_reg_2327;
                select_ln65_6_reg_2155 <= select_ln65_6_fu_693_p3;
                select_ln65_9_reg_2161 <= select_ln65_9_fu_727_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                tmp_data_0_V_reg_2367 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                tmp_data_10_V_reg_2417 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                tmp_data_1_V_reg_2372 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_2_V_reg_2377 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_data_3_V_reg_2382 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_data_4_V_reg_2387 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_data_5_V_reg_2392 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_data_6_V_reg_2397 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_data_7_V_reg_2402 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_data_8_V_reg_2407 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                tmp_data_9_V_reg_2412 <= grp_fu_496_p2(27 downto 12);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage11_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_reset_idle_pp0, ap_block_pp0_stage10_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    and_ln786_10_fu_1330_p2 <= (xor_ln786_10_fu_1324_p2 and tmp_44_fu_1308_p3);
    and_ln786_11_fu_1385_p2 <= (xor_ln786_11_fu_1379_p2 and tmp_46_fu_1363_p3);
    and_ln786_1_fu_835_p2 <= (xor_ln786_1_fu_829_p2 and tmp_26_fu_813_p3);
    and_ln786_2_fu_890_p2 <= (xor_ln786_2_fu_884_p2 and tmp_28_fu_868_p3);
    and_ln786_3_fu_945_p2 <= (xor_ln786_3_fu_939_p2 and tmp_30_fu_923_p3);
    and_ln786_4_fu_1000_p2 <= (xor_ln786_4_fu_994_p2 and tmp_32_fu_978_p3);
    and_ln786_5_fu_1055_p2 <= (xor_ln786_5_fu_1049_p2 and tmp_34_fu_1033_p3);
    and_ln786_6_fu_1110_p2 <= (xor_ln786_6_fu_1104_p2 and tmp_36_fu_1088_p3);
    and_ln786_7_fu_1165_p2 <= (xor_ln786_7_fu_1159_p2 and tmp_38_fu_1143_p3);
    and_ln786_8_fu_1220_p2 <= (xor_ln786_8_fu_1214_p2 and tmp_40_fu_1198_p3);
    and_ln786_9_fu_1275_p2 <= (xor_ln786_9_fu_1269_p2 and tmp_42_fu_1253_p3);
    and_ln786_fu_780_p2 <= (xor_ln786_fu_774_p2 and tmp_24_fu_758_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op47)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op47 = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op47)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op47 = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001_ignoreCallOp299 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001_ignoreCallOp300 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001_ignoreCallOp301 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001_ignoreCallOp302 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001_ignoreCallOp303 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_0_V_TREADY)
    begin
                ap_block_pp0_stage9_11001 <= ((res_V_data_0_V_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_0_V_TREADY)
    begin
                ap_block_pp0_stage9_subdone <= ((res_V_data_0_V_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage4_iter1_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage5_iter1_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage6_iter1_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, io_acc_block_signal_op47)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((io_acc_block_signal_op47 = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage7_iter1_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage8_iter1_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter2_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter2_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter2_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter2_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage8_iter2_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0_ignore_call279 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_0_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_0_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_10_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_10_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_10_V_blk_n <= data_V_data_10_V_empty_n;
        else 
            data_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_10_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_10_V_read <= ap_const_logic_1;
        else 
            data_V_data_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_11_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_11_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_11_V_blk_n <= data_V_data_11_V_empty_n;
        else 
            data_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_11_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_11_V_read <= ap_const_logic_1;
        else 
            data_V_data_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_1_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_2_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_3_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_4_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_5_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_6_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_7_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_8_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_8_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_8_V_blk_n <= data_V_data_8_V_empty_n;
        else 
            data_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_8_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_8_V_read <= ap_const_logic_1;
        else 
            data_V_data_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_9_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_9_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_9_V_blk_n <= data_V_data_9_V_empty_n;
        else 
            data_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_9_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_9_V_read <= ap_const_logic_1;
        else 
            data_V_data_9_V_read <= ap_const_logic_0;
        end if; 
    end process;


    exp_table1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage4, ap_block_pp0_stage6, zext_ln225_fu_1817_p1, ap_block_pp0_stage3, zext_ln225_1_fu_1821_p1, zext_ln225_2_fu_1825_p1, ap_block_pp0_stage5, zext_ln225_3_fu_1829_p1, zext_ln225_4_fu_1833_p1, ap_block_pp0_stage7, zext_ln225_5_fu_1837_p1, ap_block_pp0_stage8, zext_ln225_6_fu_1866_p1, zext_ln225_7_fu_1875_p1, ap_block_pp0_stage10, zext_ln225_8_fu_1884_p1, ap_block_pp0_stage11, zext_ln225_9_fu_1893_p1, zext_ln225_10_fu_1902_p1, ap_block_pp0_stage1, zext_ln225_11_fu_1911_p1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            exp_table1_address0 <= zext_ln225_11_fu_1911_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_table1_address0 <= zext_ln225_10_fu_1902_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table1_address0 <= zext_ln225_9_fu_1893_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_8_fu_1884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_7_fu_1875_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            exp_table1_address0 <= zext_ln225_6_fu_1866_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_5_fu_1837_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_4_fu_1833_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_3_fu_1829_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_2_fu_1825_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_1_fu_1821_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_fu_1817_p1(10 - 1 downto 0);
        else 
            exp_table1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_table1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            exp_table1_ce0 <= ap_const_logic_1;
        else 
            exp_table1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_496_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln1118_fu_1939_p1, zext_ln1118_1_fu_1943_p1, zext_ln1118_2_fu_1947_p1, zext_ln1118_3_fu_1951_p1, zext_ln1118_4_fu_1955_p1, zext_ln1118_5_fu_1959_p1, zext_ln1118_6_fu_1963_p1, zext_ln1118_7_fu_1967_p1, zext_ln1118_8_fu_1971_p1, zext_ln1118_9_fu_1975_p1, zext_ln1118_10_fu_1979_p1, zext_ln1118_11_fu_1983_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_496_p0 <= zext_ln1118_11_fu_1983_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_496_p0 <= zext_ln1118_10_fu_1979_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_496_p0 <= zext_ln1118_9_fu_1975_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_496_p0 <= zext_ln1118_8_fu_1971_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_496_p0 <= zext_ln1118_7_fu_1967_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_496_p0 <= zext_ln1118_6_fu_1963_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_496_p0 <= zext_ln1118_5_fu_1959_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_496_p0 <= zext_ln1118_4_fu_1955_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_496_p0 <= zext_ln1118_3_fu_1951_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_496_p0 <= zext_ln1118_2_fu_1947_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_496_p0 <= zext_ln1118_1_fu_1943_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_496_p0 <= zext_ln1118_fu_1939_p1(17 - 1 downto 0);
        else 
            grp_fu_496_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_496_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, sext_ln241_fu_1935_p1, sext_ln241_reg_2362, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage3, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)))) then 
            grp_fu_496_p1 <= sext_ln241_reg_2362(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_496_p1 <= sext_ln241_fu_1935_p1(18 - 1 downto 0);
        else 
            grp_fu_496_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_496_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &grp_fu_496_p0) * signed(grp_fu_496_p1))), 28));

    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage4_11001_ignoreCallOp299, ap_block_pp0_stage5_11001_ignoreCallOp300, ap_block_pp0_stage6_11001_ignoreCallOp301, ap_block_pp0_stage7_11001_ignoreCallOp302, ap_block_pp0_stage8_11001_ignoreCallOp303)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp303) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp302) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp301) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp300) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp299) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_start_reg;
    icmp_ln1496_10_fu_735_p2 <= "1" when (signed(select_ln65_6_reg_2155) < signed(select_ln65_9_reg_2161)) else "0";
    icmp_ln1496_1_fu_621_p0 <= data_V_data_2_V_dout;
    icmp_ln1496_1_fu_621_p1 <= data_V_data_3_V_dout;
    icmp_ln1496_1_fu_621_p2 <= "1" when (signed(icmp_ln1496_1_fu_621_p0) < signed(icmp_ln1496_1_fu_621_p1)) else "0";
    icmp_ln1496_2_fu_649_p2 <= "1" when (signed(select_ln65_fu_639_p3) < signed(select_ln65_1_fu_644_p3)) else "0";
    icmp_ln1496_3_fu_627_p0 <= data_V_data_4_V_dout;
    icmp_ln1496_3_fu_627_p1 <= data_V_data_5_V_dout;
    icmp_ln1496_3_fu_627_p2 <= "1" when (signed(icmp_ln1496_3_fu_627_p0) < signed(icmp_ln1496_3_fu_627_p1)) else "0";
    icmp_ln1496_4_fu_633_p0 <= data_V_data_6_V_dout;
    icmp_ln1496_4_fu_633_p1 <= data_V_data_7_V_dout;
    icmp_ln1496_4_fu_633_p2 <= "1" when (signed(icmp_ln1496_4_fu_633_p0) < signed(icmp_ln1496_4_fu_633_p1)) else "0";
    icmp_ln1496_5_fu_673_p2 <= "1" when (signed(select_ln65_3_fu_663_p3) < signed(select_ln65_4_fu_668_p3)) else "0";
    icmp_ln1496_6_fu_687_p2 <= "1" when (signed(select_ln65_2_fu_655_p3) < signed(select_ln65_5_fu_679_p3)) else "0";
    icmp_ln1496_7_fu_701_p2 <= "1" when (signed(data_array_8_V_reg_2107) < signed(data_array_9_V_reg_2114)) else "0";
    icmp_ln1496_8_fu_711_p2 <= "1" when (signed(data_array_10_V_reg_2121) < signed(data_array_11_V_reg_2128)) else "0";
    icmp_ln1496_9_fu_721_p2 <= "1" when (signed(select_ln65_7_fu_705_p3) < signed(select_ln65_8_fu_715_p3)) else "0";
    icmp_ln1496_fu_615_p0 <= data_V_data_0_V_dout;
    icmp_ln1496_fu_615_p1 <= data_V_data_1_V_dout;
    icmp_ln1496_fu_615_p2 <= "1" when (signed(icmp_ln1496_fu_615_p0) < signed(icmp_ln1496_fu_615_p1)) else "0";
    invert_table2_address0 <= zext_ln235_fu_1930_p1(10 - 1 downto 0);

    invert_table2_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            invert_table2_ce0 <= ap_const_logic_1;
        else 
            invert_table2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op47 <= (data_V_data_9_V_empty_n and data_V_data_8_V_empty_n and data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_11_V_empty_n and data_V_data_10_V_empty_n and data_V_data_0_V_empty_n);
    or_ln340_10_fu_1348_p2 <= (xor_ln340_10_fu_1342_p2 or tmp_45_fu_1316_p3);
    or_ln340_11_fu_1403_p2 <= (xor_ln340_11_fu_1397_p2 or tmp_47_fu_1371_p3);
    or_ln340_1_fu_853_p2 <= (xor_ln340_1_fu_847_p2 or tmp_27_fu_821_p3);
    or_ln340_2_fu_908_p2 <= (xor_ln340_2_fu_902_p2 or tmp_29_fu_876_p3);
    or_ln340_3_fu_963_p2 <= (xor_ln340_3_fu_957_p2 or tmp_31_fu_931_p3);
    or_ln340_4_fu_1018_p2 <= (xor_ln340_4_fu_1012_p2 or tmp_33_fu_986_p3);
    or_ln340_5_fu_1073_p2 <= (xor_ln340_5_fu_1067_p2 or tmp_35_fu_1041_p3);
    or_ln340_6_fu_1128_p2 <= (xor_ln340_6_fu_1122_p2 or tmp_37_fu_1096_p3);
    or_ln340_7_fu_1183_p2 <= (xor_ln340_7_fu_1177_p2 or tmp_39_fu_1151_p3);
    or_ln340_8_fu_1238_p2 <= (xor_ln340_8_fu_1232_p2 or tmp_41_fu_1206_p3);
    or_ln340_9_fu_1293_p2 <= (xor_ln340_9_fu_1287_p2 or tmp_43_fu_1261_p3);
    or_ln340_fu_798_p2 <= (xor_ln340_fu_792_p2 or tmp_25_fu_766_p3);
    res_V_data_0_V_TDATA <= tmp_data_0_V_reg_2367;

    res_V_data_0_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_0_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_0_V_TDATA_blk_n <= res_V_data_0_V_TREADY;
        else 
            res_V_data_0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_0_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_0_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_0_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_10_V_TDATA <= tmp_data_10_V_reg_2417;

    res_V_data_10_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_10_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_10_V_TDATA_blk_n <= res_V_data_10_V_TREADY;
        else 
            res_V_data_10_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_10_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_10_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_10_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_11_V_TDATA <= grp_fu_496_p2(27 downto 12);

    res_V_data_11_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_11_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_11_V_TDATA_blk_n <= res_V_data_11_V_TREADY;
        else 
            res_V_data_11_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_11_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_11_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_11_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_1_V_TDATA <= tmp_data_1_V_reg_2372;

    res_V_data_1_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_1_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_1_V_TDATA_blk_n <= res_V_data_1_V_TREADY;
        else 
            res_V_data_1_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_1_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_1_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_1_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_2_V_TDATA <= tmp_data_2_V_reg_2377;

    res_V_data_2_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_2_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_2_V_TDATA_blk_n <= res_V_data_2_V_TREADY;
        else 
            res_V_data_2_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_2_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_2_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_2_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_3_V_TDATA <= tmp_data_3_V_reg_2382;

    res_V_data_3_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_3_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_3_V_TDATA_blk_n <= res_V_data_3_V_TREADY;
        else 
            res_V_data_3_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_3_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_3_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_3_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_4_V_TDATA <= tmp_data_4_V_reg_2387;

    res_V_data_4_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_4_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_4_V_TDATA_blk_n <= res_V_data_4_V_TREADY;
        else 
            res_V_data_4_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_4_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_4_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_4_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_5_V_TDATA <= tmp_data_5_V_reg_2392;

    res_V_data_5_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_5_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_5_V_TDATA_blk_n <= res_V_data_5_V_TREADY;
        else 
            res_V_data_5_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_5_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_5_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_5_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_6_V_TDATA <= tmp_data_6_V_reg_2397;

    res_V_data_6_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_6_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_6_V_TDATA_blk_n <= res_V_data_6_V_TREADY;
        else 
            res_V_data_6_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_6_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_6_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_6_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_7_V_TDATA <= tmp_data_7_V_reg_2402;

    res_V_data_7_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_7_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_7_V_TDATA_blk_n <= res_V_data_7_V_TREADY;
        else 
            res_V_data_7_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_7_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_7_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_7_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_8_V_TDATA <= tmp_data_8_V_reg_2407;

    res_V_data_8_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_8_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_8_V_TDATA_blk_n <= res_V_data_8_V_TREADY;
        else 
            res_V_data_8_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_8_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_8_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_8_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_9_V_TDATA <= tmp_data_9_V_reg_2412;

    res_V_data_9_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, res_V_data_9_V_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            res_V_data_9_V_TDATA_blk_n <= res_V_data_9_V_TREADY;
        else 
            res_V_data_9_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_9_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            res_V_data_9_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_9_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln340_10_fu_1589_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_17_fu_1061_p2(0) = '1') else 
        tmp_17_fu_1579_p4;
    select_ln340_12_fu_1623_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_18_fu_1116_p2(0) = '1') else 
        tmp_18_fu_1613_p4;
    select_ln340_14_fu_1657_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_19_fu_1171_p2(0) = '1') else 
        tmp_19_fu_1647_p4;
    select_ln340_16_fu_1691_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_20_fu_1226_p2(0) = '1') else 
        tmp_20_fu_1681_p4;
    select_ln340_18_fu_1725_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_21_fu_1281_p2(0) = '1') else 
        tmp_21_fu_1715_p4;
    select_ln340_20_fu_1759_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_22_fu_1336_p2(0) = '1') else 
        tmp_22_fu_1749_p4;
    select_ln340_22_fu_1793_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_23_fu_1391_p2(0) = '1') else 
        tmp_23_fu_1783_p4;
    select_ln340_2_fu_1453_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_13_fu_841_p2(0) = '1') else 
        tmp_13_fu_1443_p4;
    select_ln340_4_fu_1487_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_14_fu_896_p2(0) = '1') else 
        tmp_14_fu_1477_p4;
    select_ln340_6_fu_1521_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_15_fu_951_p2(0) = '1') else 
        tmp_15_fu_1511_p4;
    select_ln340_8_fu_1555_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_16_fu_1006_p2(0) = '1') else 
        tmp_16_fu_1545_p4;
    select_ln340_fu_1419_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_12_fu_786_p2(0) = '1') else 
        tmp_fu_1409_p4;
    select_ln388_10_fu_1767_p3 <= 
        ap_const_lv10_200 when (and_ln786_10_fu_1330_p2(0) = '1') else 
        tmp_22_fu_1749_p4;
    select_ln388_11_fu_1801_p3 <= 
        ap_const_lv10_200 when (and_ln786_11_fu_1385_p2(0) = '1') else 
        tmp_23_fu_1783_p4;
    select_ln388_1_fu_1461_p3 <= 
        ap_const_lv10_200 when (and_ln786_1_fu_835_p2(0) = '1') else 
        tmp_13_fu_1443_p4;
    select_ln388_2_fu_1495_p3 <= 
        ap_const_lv10_200 when (and_ln786_2_fu_890_p2(0) = '1') else 
        tmp_14_fu_1477_p4;
    select_ln388_3_fu_1529_p3 <= 
        ap_const_lv10_200 when (and_ln786_3_fu_945_p2(0) = '1') else 
        tmp_15_fu_1511_p4;
    select_ln388_4_fu_1563_p3 <= 
        ap_const_lv10_200 when (and_ln786_4_fu_1000_p2(0) = '1') else 
        tmp_16_fu_1545_p4;
    select_ln388_5_fu_1597_p3 <= 
        ap_const_lv10_200 when (and_ln786_5_fu_1055_p2(0) = '1') else 
        tmp_17_fu_1579_p4;
    select_ln388_6_fu_1631_p3 <= 
        ap_const_lv10_200 when (and_ln786_6_fu_1110_p2(0) = '1') else 
        tmp_18_fu_1613_p4;
    select_ln388_7_fu_1665_p3 <= 
        ap_const_lv10_200 when (and_ln786_7_fu_1165_p2(0) = '1') else 
        tmp_19_fu_1647_p4;
    select_ln388_8_fu_1699_p3 <= 
        ap_const_lv10_200 when (and_ln786_8_fu_1220_p2(0) = '1') else 
        tmp_20_fu_1681_p4;
    select_ln388_9_fu_1733_p3 <= 
        ap_const_lv10_200 when (and_ln786_9_fu_1275_p2(0) = '1') else 
        tmp_21_fu_1715_p4;
    select_ln388_fu_1427_p3 <= 
        ap_const_lv10_200 when (and_ln786_fu_780_p2(0) = '1') else 
        tmp_fu_1409_p4;
    select_ln65_1_fu_644_p3 <= 
        data_array_3_V_reg_2077 when (icmp_ln1496_1_reg_2140(0) = '1') else 
        data_array_2_V_reg_2071;
    select_ln65_2_fu_655_p3 <= 
        select_ln65_1_fu_644_p3 when (icmp_ln1496_2_fu_649_p2(0) = '1') else 
        select_ln65_fu_639_p3;
    select_ln65_3_fu_663_p3 <= 
        data_array_5_V_reg_2089 when (icmp_ln1496_3_reg_2145(0) = '1') else 
        data_array_4_V_reg_2083;
    select_ln65_4_fu_668_p3 <= 
        data_array_7_V_reg_2101 when (icmp_ln1496_4_reg_2150(0) = '1') else 
        data_array_6_V_reg_2095;
    select_ln65_5_fu_679_p3 <= 
        select_ln65_4_fu_668_p3 when (icmp_ln1496_5_fu_673_p2(0) = '1') else 
        select_ln65_3_fu_663_p3;
    select_ln65_6_fu_693_p3 <= 
        select_ln65_5_fu_679_p3 when (icmp_ln1496_6_fu_687_p2(0) = '1') else 
        select_ln65_2_fu_655_p3;
    select_ln65_7_fu_705_p3 <= 
        data_array_9_V_reg_2114 when (icmp_ln1496_7_fu_701_p2(0) = '1') else 
        data_array_8_V_reg_2107;
    select_ln65_8_fu_715_p3 <= 
        data_array_11_V_reg_2128 when (icmp_ln1496_8_fu_711_p2(0) = '1') else 
        data_array_10_V_reg_2121;
    select_ln65_9_fu_727_p3 <= 
        select_ln65_8_fu_715_p3 when (icmp_ln1496_9_fu_721_p2(0) = '1') else 
        select_ln65_7_fu_705_p3;
    select_ln65_fu_639_p3 <= 
        data_array_1_V_reg_2065 when (icmp_ln1496_reg_2135(0) = '1') else 
        data_array_0_V_reg_2059;
        sext_ln241_fu_1935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inv_exp_sum_V_reg_2357),28));

        sext_ln703_10_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_9_V_reg_2114),17));

        sext_ln703_11_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_10_V_reg_2121),17));

        sext_ln703_12_fu_1354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_11_V_reg_2128),17));

        sext_ln703_1_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_max_V_fu_739_p3),17));

        sext_ln703_2_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_1_V_reg_2065),17));

        sext_ln703_3_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_2_V_reg_2071),17));

        sext_ln703_4_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_3_V_reg_2077),17));

        sext_ln703_5_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_4_V_reg_2083),17));

        sext_ln703_6_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_5_V_reg_2089),17));

        sext_ln703_7_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_6_V_reg_2095),17));

        sext_ln703_8_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_7_V_reg_2101),17));

        sext_ln703_9_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_8_V_reg_2107),17));

        sext_ln703_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_0_V_reg_2059),17));

    sub_ln1193_10_fu_1302_p2 <= std_logic_vector(signed(sext_ln703_11_fu_1299_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_11_fu_1357_p2 <= std_logic_vector(signed(sext_ln703_12_fu_1354_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_1_fu_807_p2 <= std_logic_vector(signed(sext_ln703_2_fu_804_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_2_fu_862_p2 <= std_logic_vector(signed(sext_ln703_3_fu_859_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_3_fu_917_p2 <= std_logic_vector(signed(sext_ln703_4_fu_914_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_4_fu_972_p2 <= std_logic_vector(signed(sext_ln703_5_fu_969_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_5_fu_1027_p2 <= std_logic_vector(signed(sext_ln703_6_fu_1024_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_6_fu_1082_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1079_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_7_fu_1137_p2 <= std_logic_vector(signed(sext_ln703_8_fu_1134_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_8_fu_1192_p2 <= std_logic_vector(signed(sext_ln703_9_fu_1189_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_9_fu_1247_p2 <= std_logic_vector(signed(sext_ln703_10_fu_1244_p1) - signed(sext_ln703_1_fu_748_p1));
    sub_ln1193_fu_752_p2 <= std_logic_vector(signed(sext_ln703_fu_745_p1) - signed(sext_ln703_1_fu_748_p1));
    tmp_13_fu_1443_p4 <= sub_ln1193_1_fu_807_p2(15 downto 6);
    tmp_14_fu_1477_p4 <= sub_ln1193_2_fu_862_p2(15 downto 6);
    tmp_15_fu_1511_p4 <= sub_ln1193_3_fu_917_p2(15 downto 6);
    tmp_16_fu_1545_p4 <= sub_ln1193_4_fu_972_p2(15 downto 6);
    tmp_17_fu_1579_p4 <= sub_ln1193_5_fu_1027_p2(15 downto 6);
    tmp_18_fu_1613_p4 <= sub_ln1193_6_fu_1082_p2(15 downto 6);
    tmp_19_fu_1647_p4 <= sub_ln1193_7_fu_1137_p2(15 downto 6);
    tmp_20_fu_1681_p4 <= sub_ln1193_8_fu_1192_p2(15 downto 6);
    tmp_21_fu_1715_p4 <= sub_ln1193_9_fu_1247_p2(15 downto 6);
    tmp_22_fu_1749_p4 <= sub_ln1193_10_fu_1302_p2(15 downto 6);
    tmp_23_fu_1783_p4 <= sub_ln1193_11_fu_1357_p2(15 downto 6);
    tmp_24_fu_758_p3 <= sub_ln1193_fu_752_p2(16 downto 16);
    tmp_25_fu_766_p3 <= sub_ln1193_fu_752_p2(15 downto 15);
    tmp_26_fu_813_p3 <= sub_ln1193_1_fu_807_p2(16 downto 16);
    tmp_27_fu_821_p3 <= sub_ln1193_1_fu_807_p2(15 downto 15);
    tmp_28_fu_868_p3 <= sub_ln1193_2_fu_862_p2(16 downto 16);
    tmp_29_fu_876_p3 <= sub_ln1193_2_fu_862_p2(15 downto 15);
    tmp_30_fu_923_p3 <= sub_ln1193_3_fu_917_p2(16 downto 16);
    tmp_31_fu_931_p3 <= sub_ln1193_3_fu_917_p2(15 downto 15);
    tmp_32_fu_978_p3 <= sub_ln1193_4_fu_972_p2(16 downto 16);
    tmp_33_fu_986_p3 <= sub_ln1193_4_fu_972_p2(15 downto 15);
    tmp_34_fu_1033_p3 <= sub_ln1193_5_fu_1027_p2(16 downto 16);
    tmp_35_fu_1041_p3 <= sub_ln1193_5_fu_1027_p2(15 downto 15);
    tmp_36_fu_1088_p3 <= sub_ln1193_6_fu_1082_p2(16 downto 16);
    tmp_37_fu_1096_p3 <= sub_ln1193_6_fu_1082_p2(15 downto 15);
    tmp_38_fu_1143_p3 <= sub_ln1193_7_fu_1137_p2(16 downto 16);
    tmp_39_fu_1151_p3 <= sub_ln1193_7_fu_1137_p2(15 downto 15);
    tmp_40_fu_1198_p3 <= sub_ln1193_8_fu_1192_p2(16 downto 16);
    tmp_41_fu_1206_p3 <= sub_ln1193_8_fu_1192_p2(15 downto 15);
    tmp_42_fu_1253_p3 <= sub_ln1193_9_fu_1247_p2(16 downto 16);
    tmp_43_fu_1261_p3 <= sub_ln1193_9_fu_1247_p2(15 downto 15);
    tmp_44_fu_1308_p3 <= sub_ln1193_10_fu_1302_p2(16 downto 16);
    tmp_45_fu_1316_p3 <= sub_ln1193_10_fu_1302_p2(15 downto 15);
    tmp_46_fu_1363_p3 <= sub_ln1193_11_fu_1357_p2(16 downto 16);
    tmp_47_fu_1371_p3 <= sub_ln1193_11_fu_1357_p2(15 downto 15);
    tmp_fu_1409_p4 <= sub_ln1193_fu_752_p2(15 downto 6);
    x_max_V_fu_739_p3 <= 
        select_ln65_9_reg_2161 when (icmp_ln1496_10_fu_735_p2(0) = '1') else 
        select_ln65_6_reg_2155;
    xor_ln340_10_fu_1342_p2 <= (tmp_44_fu_1308_p3 xor ap_const_lv1_1);
    xor_ln340_11_fu_1397_p2 <= (tmp_46_fu_1363_p3 xor ap_const_lv1_1);
    xor_ln340_12_fu_786_p2 <= (tmp_25_fu_766_p3 xor tmp_24_fu_758_p3);
    xor_ln340_13_fu_841_p2 <= (tmp_27_fu_821_p3 xor tmp_26_fu_813_p3);
    xor_ln340_14_fu_896_p2 <= (tmp_29_fu_876_p3 xor tmp_28_fu_868_p3);
    xor_ln340_15_fu_951_p2 <= (tmp_31_fu_931_p3 xor tmp_30_fu_923_p3);
    xor_ln340_16_fu_1006_p2 <= (tmp_33_fu_986_p3 xor tmp_32_fu_978_p3);
    xor_ln340_17_fu_1061_p2 <= (tmp_35_fu_1041_p3 xor tmp_34_fu_1033_p3);
    xor_ln340_18_fu_1116_p2 <= (tmp_37_fu_1096_p3 xor tmp_36_fu_1088_p3);
    xor_ln340_19_fu_1171_p2 <= (tmp_39_fu_1151_p3 xor tmp_38_fu_1143_p3);
    xor_ln340_1_fu_847_p2 <= (tmp_26_fu_813_p3 xor ap_const_lv1_1);
    xor_ln340_20_fu_1226_p2 <= (tmp_41_fu_1206_p3 xor tmp_40_fu_1198_p3);
    xor_ln340_21_fu_1281_p2 <= (tmp_43_fu_1261_p3 xor tmp_42_fu_1253_p3);
    xor_ln340_22_fu_1336_p2 <= (tmp_45_fu_1316_p3 xor tmp_44_fu_1308_p3);
    xor_ln340_23_fu_1391_p2 <= (tmp_47_fu_1371_p3 xor tmp_46_fu_1363_p3);
    xor_ln340_2_fu_902_p2 <= (tmp_28_fu_868_p3 xor ap_const_lv1_1);
    xor_ln340_3_fu_957_p2 <= (tmp_30_fu_923_p3 xor ap_const_lv1_1);
    xor_ln340_4_fu_1012_p2 <= (tmp_32_fu_978_p3 xor ap_const_lv1_1);
    xor_ln340_5_fu_1067_p2 <= (tmp_34_fu_1033_p3 xor ap_const_lv1_1);
    xor_ln340_6_fu_1122_p2 <= (tmp_36_fu_1088_p3 xor ap_const_lv1_1);
    xor_ln340_7_fu_1177_p2 <= (tmp_38_fu_1143_p3 xor ap_const_lv1_1);
    xor_ln340_8_fu_1232_p2 <= (tmp_40_fu_1198_p3 xor ap_const_lv1_1);
    xor_ln340_9_fu_1287_p2 <= (tmp_42_fu_1253_p3 xor ap_const_lv1_1);
    xor_ln340_fu_792_p2 <= (tmp_24_fu_758_p3 xor ap_const_lv1_1);
    xor_ln786_10_fu_1324_p2 <= (tmp_45_fu_1316_p3 xor ap_const_lv1_1);
    xor_ln786_11_fu_1379_p2 <= (tmp_47_fu_1371_p3 xor ap_const_lv1_1);
    xor_ln786_1_fu_829_p2 <= (tmp_27_fu_821_p3 xor ap_const_lv1_1);
    xor_ln786_2_fu_884_p2 <= (tmp_29_fu_876_p3 xor ap_const_lv1_1);
    xor_ln786_3_fu_939_p2 <= (tmp_31_fu_931_p3 xor ap_const_lv1_1);
    xor_ln786_4_fu_994_p2 <= (tmp_33_fu_986_p3 xor ap_const_lv1_1);
    xor_ln786_5_fu_1049_p2 <= (tmp_35_fu_1041_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_1104_p2 <= (tmp_37_fu_1096_p3 xor ap_const_lv1_1);
    xor_ln786_7_fu_1159_p2 <= (tmp_39_fu_1151_p3 xor ap_const_lv1_1);
    xor_ln786_8_fu_1214_p2 <= (tmp_41_fu_1206_p3 xor ap_const_lv1_1);
    xor_ln786_9_fu_1269_p2 <= (tmp_43_fu_1261_p3 xor ap_const_lv1_1);
    xor_ln786_fu_774_p2 <= (tmp_25_fu_766_p3 xor ap_const_lv1_1);
    y_V_10_fu_1775_p3 <= 
        select_ln340_20_fu_1759_p3 when (or_ln340_10_fu_1348_p2(0) = '1') else 
        select_ln388_10_fu_1767_p3;
    y_V_11_fu_1809_p3 <= 
        select_ln340_22_fu_1793_p3 when (or_ln340_11_fu_1403_p2(0) = '1') else 
        select_ln388_11_fu_1801_p3;
    y_V_12_fu_1920_p4 <= grp_reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s_fu_540_ap_return(17 downto 8);
    y_V_1_fu_1469_p3 <= 
        select_ln340_2_fu_1453_p3 when (or_ln340_1_fu_853_p2(0) = '1') else 
        select_ln388_1_fu_1461_p3;
    y_V_2_fu_1503_p3 <= 
        select_ln340_4_fu_1487_p3 when (or_ln340_2_fu_908_p2(0) = '1') else 
        select_ln388_2_fu_1495_p3;
    y_V_3_fu_1537_p3 <= 
        select_ln340_6_fu_1521_p3 when (or_ln340_3_fu_963_p2(0) = '1') else 
        select_ln388_3_fu_1529_p3;
    y_V_4_fu_1571_p3 <= 
        select_ln340_8_fu_1555_p3 when (or_ln340_4_fu_1018_p2(0) = '1') else 
        select_ln388_4_fu_1563_p3;
    y_V_5_fu_1605_p3 <= 
        select_ln340_10_fu_1589_p3 when (or_ln340_5_fu_1073_p2(0) = '1') else 
        select_ln388_5_fu_1597_p3;
    y_V_6_fu_1639_p3 <= 
        select_ln340_12_fu_1623_p3 when (or_ln340_6_fu_1128_p2(0) = '1') else 
        select_ln388_6_fu_1631_p3;
    y_V_7_fu_1673_p3 <= 
        select_ln340_14_fu_1657_p3 when (or_ln340_7_fu_1183_p2(0) = '1') else 
        select_ln388_7_fu_1665_p3;
    y_V_8_fu_1707_p3 <= 
        select_ln340_16_fu_1691_p3 when (or_ln340_8_fu_1238_p2(0) = '1') else 
        select_ln388_8_fu_1699_p3;
    y_V_9_fu_1741_p3 <= 
        select_ln340_18_fu_1725_p3 when (or_ln340_9_fu_1293_p2(0) = '1') else 
        select_ln388_9_fu_1733_p3;
    y_V_fu_1435_p3 <= 
        select_ln340_fu_1419_p3 when (or_ln340_fu_798_p2(0) = '1') else 
        select_ln388_fu_1427_p3;
    zext_ln1118_10_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_10_V_1_reg_2337_pp0_iter2_reg),28));
    zext_ln1118_11_fu_1983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_11_V_1_reg_2347_pp0_iter2_reg),28));
    zext_ln1118_1_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_1_V_1_reg_2243_pp0_iter1_reg),28));
    zext_ln1118_2_fu_1947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_2_V_1_reg_2254_pp0_iter1_reg),28));
    zext_ln1118_3_fu_1951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_3_V_1_reg_2265_pp0_iter1_reg),28));
    zext_ln1118_4_fu_1955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_4_V_1_reg_2276_pp0_iter1_reg),28));
    zext_ln1118_5_fu_1959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_5_V_1_reg_2287_pp0_iter1_reg),28));
    zext_ln1118_6_fu_1963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_6_V_1_reg_2297_pp0_iter1_reg),28));
    zext_ln1118_7_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_7_V_1_reg_2307_pp0_iter1_reg),28));
    zext_ln1118_8_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2317_pp0_iter2_reg),28));
    zext_ln1118_9_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2327_pp0_iter2_reg),28));
    zext_ln1118_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_0_V_1_reg_2232_pp0_iter1_reg),28));
    zext_ln225_10_fu_1902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_10_reg_2217),64));
    zext_ln225_11_fu_1911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_11_reg_2222),64));
    zext_ln225_1_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_1_reg_2172),64));
    zext_ln225_2_fu_1825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_2_reg_2177),64));
    zext_ln225_3_fu_1829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_3_reg_2182),64));
    zext_ln225_4_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_4_reg_2187),64));
    zext_ln225_5_fu_1837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_5_reg_2192),64));
    zext_ln225_6_fu_1866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_6_reg_2197),64));
    zext_ln225_7_fu_1875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_7_reg_2202),64));
    zext_ln225_8_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_8_reg_2207),64));
    zext_ln225_9_fu_1893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_9_reg_2212),64));
    zext_ln225_fu_1817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_reg_2167),64));
    zext_ln235_fu_1930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_12_fu_1920_p4),64));
end behav;
