module clk_divider(
						 input CLOCK_50,
						 output reg clk_1Mhz);
	reg [4:0] counter = 25-1;
	always@(posedge CLOCK_50)
	begin
		if(counter == 0)
		begin
			clk_1Mhz <= ~clk_1Mhz;
			counter <= 25-1;
		end
		else
		begin
			counter <= counter-1;
		end
	end
endmodule
						 