// Seed: 197660630
module module_0 (
    input  supply0 id_0,
    output supply0 id_1,
    output uwire   id_2,
    input  supply1 id_3
    , id_6,
    output supply0 id_4
);
  wire id_7;
  wire id_8;
  assign id_1 = -1;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output supply0 id_2,
    input wand id_3,
    input uwire id_4
    , id_7,
    output tri id_5
);
  assign id_5 = -1'b0;
  xnor primCall (id_5, id_3, id_7, id_4, id_0);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    output tri id_5,
    input uwire id_6,
    output supply0 id_7,
    input wand id_8,
    output wor id_9,
    input wire id_10,
    input supply0 id_11,
    output supply1 id_12,
    output supply1 id_13,
    input tri id_14,
    input wand id_15,
    output supply0 id_16,
    output wire id_17,
    input wor id_18,
    input wand id_19
    , id_27,
    input supply0 id_20,
    input supply1 id_21,
    input wand id_22,
    input wand id_23,
    output supply0 id_24,
    input wor id_25
);
  logic id_28;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_16,
      id_1,
      id_9
  );
  logic [-1 : 1] id_29 = id_10;
endmodule
