// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FSRCNN_HH_
#define _FSRCNN_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "layer1.h"
#include "layer2.h"
#include "layer3.h"
#include "layer4.h"
#include "layer5.h"
#include "layer6.h"
#include "layer7.h"
#include "layer8.h"
#include "Loop_1_proc221.h"
#include "fifo_w1_d2_A.h"
#include "fifo_w12_d2_A.h"
#include "fifo_w4_d2_A.h"
#include "start_for_layer2_U0.h"
#include "start_for_layer3_U0.h"
#include "start_for_layer4_U0.h"
#include "start_for_layer5_U0.h"
#include "start_for_layer6_U0.h"
#include "start_for_layer7_U0.h"
#include "start_for_layer8_U0.h"
#include "start_for_Loop_1_cAy.h"
#include "FSRCNN_scalar_parameters_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_SCALAR_PARAMETERS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_SCALAR_PARAMETERS_DATA_WIDTH = 32>
struct FSRCNN : public sc_module {
    // Port declarations 37
    sc_in< sc_logic > s_axi_scalar_parameters_AWVALID;
    sc_out< sc_logic > s_axi_scalar_parameters_AWREADY;
    sc_in< sc_uint<C_S_AXI_SCALAR_PARAMETERS_ADDR_WIDTH> > s_axi_scalar_parameters_AWADDR;
    sc_in< sc_logic > s_axi_scalar_parameters_WVALID;
    sc_out< sc_logic > s_axi_scalar_parameters_WREADY;
    sc_in< sc_uint<C_S_AXI_SCALAR_PARAMETERS_DATA_WIDTH> > s_axi_scalar_parameters_WDATA;
    sc_in< sc_uint<C_S_AXI_SCALAR_PARAMETERS_DATA_WIDTH/8> > s_axi_scalar_parameters_WSTRB;
    sc_in< sc_logic > s_axi_scalar_parameters_ARVALID;
    sc_out< sc_logic > s_axi_scalar_parameters_ARREADY;
    sc_in< sc_uint<C_S_AXI_SCALAR_PARAMETERS_ADDR_WIDTH> > s_axi_scalar_parameters_ARADDR;
    sc_out< sc_logic > s_axi_scalar_parameters_RVALID;
    sc_in< sc_logic > s_axi_scalar_parameters_RREADY;
    sc_out< sc_uint<C_S_AXI_SCALAR_PARAMETERS_DATA_WIDTH> > s_axi_scalar_parameters_RDATA;
    sc_out< sc_lv<2> > s_axi_scalar_parameters_RRESP;
    sc_out< sc_logic > s_axi_scalar_parameters_BVALID;
    sc_in< sc_logic > s_axi_scalar_parameters_BREADY;
    sc_out< sc_lv<2> > s_axi_scalar_parameters_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > stream_in_TDATA;
    sc_in< sc_lv<4> > stream_in_TKEEP;
    sc_in< sc_lv<4> > stream_in_TSTRB;
    sc_in< sc_lv<1> > stream_in_TUSER;
    sc_in< sc_lv<1> > stream_in_TLAST;
    sc_in< sc_lv<1> > stream_in_TID;
    sc_in< sc_lv<1> > stream_in_TDEST;
    sc_out< sc_lv<32> > stream_out_TDATA;
    sc_out< sc_lv<4> > stream_out_TKEEP;
    sc_out< sc_lv<4> > stream_out_TSTRB;
    sc_out< sc_lv<1> > stream_out_TUSER;
    sc_out< sc_lv<1> > stream_out_TLAST;
    sc_out< sc_lv<1> > stream_out_TID;
    sc_out< sc_lv<1> > stream_out_TDEST;
    sc_in< sc_logic > stream_in_TVALID;
    sc_out< sc_logic > stream_in_TREADY;
    sc_out< sc_logic > stream_out_TVALID;
    sc_in< sc_logic > stream_out_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    FSRCNN(sc_module_name name);
    SC_HAS_PROCESS(FSRCNN);

    ~FSRCNN();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    FSRCNN_scalar_parameters_s_axi<C_S_AXI_SCALAR_PARAMETERS_ADDR_WIDTH,C_S_AXI_SCALAR_PARAMETERS_DATA_WIDTH>* FSRCNN_scalar_parameters_s_axi_U;
    layer1* layer1_U0;
    layer2* layer2_U0;
    layer3* layer3_U0;
    layer4* layer4_U0;
    layer5* layer5_U0;
    layer6* layer6_U0;
    layer7* layer7_U0;
    layer8* layer8_U0;
    Loop_1_proc221* Loop_1_proc221_U0;
    fifo_w1_d2_A* corr1_out_V_valid_V_U;
    fifo_w12_d2_A* corr1_out_V_data_V_U;
    fifo_w4_d2_A* corr1_out_V_keep_V_U;
    fifo_w1_d2_A* corr1_out_V_user_V_U;
    fifo_w1_d2_A* corr1_out_V_last_V_U;
    fifo_w1_d2_A* corr1_out_V_id_V_U;
    fifo_w1_d2_A* corr1_out_V_dest_V_U;
    fifo_w1_d2_A* corr2_out_V_valid_V_U;
    fifo_w12_d2_A* corr2_out_V_data_V_U;
    fifo_w4_d2_A* corr2_out_V_keep_V_U;
    fifo_w1_d2_A* corr2_out_V_user_V_U;
    fifo_w1_d2_A* corr2_out_V_last_V_U;
    fifo_w1_d2_A* corr2_out_V_id_V_U;
    fifo_w1_d2_A* corr2_out_V_dest_V_U;
    fifo_w1_d2_A* corr3_out_V_valid_V_U;
    fifo_w12_d2_A* corr3_out_V_data_V_U;
    fifo_w4_d2_A* corr3_out_V_keep_V_U;
    fifo_w1_d2_A* corr3_out_V_user_V_U;
    fifo_w1_d2_A* corr3_out_V_last_V_U;
    fifo_w1_d2_A* corr3_out_V_id_V_U;
    fifo_w1_d2_A* corr3_out_V_dest_V_U;
    fifo_w1_d2_A* corr4_out_V_valid_V_U;
    fifo_w12_d2_A* corr4_out_V_data_V_U;
    fifo_w4_d2_A* corr4_out_V_keep_V_U;
    fifo_w1_d2_A* corr4_out_V_user_V_U;
    fifo_w1_d2_A* corr4_out_V_last_V_U;
    fifo_w1_d2_A* corr4_out_V_id_V_U;
    fifo_w1_d2_A* corr4_out_V_dest_V_U;
    fifo_w1_d2_A* corr5_out_V_valid_V_U;
    fifo_w12_d2_A* corr5_out_V_data_V_U;
    fifo_w4_d2_A* corr5_out_V_keep_V_U;
    fifo_w1_d2_A* corr5_out_V_user_V_U;
    fifo_w1_d2_A* corr5_out_V_last_V_U;
    fifo_w1_d2_A* corr5_out_V_id_V_U;
    fifo_w1_d2_A* corr5_out_V_dest_V_U;
    fifo_w1_d2_A* corr6_out_V_valid_V_U;
    fifo_w12_d2_A* corr6_out_V_data_V_U;
    fifo_w4_d2_A* corr6_out_V_keep_V_U;
    fifo_w1_d2_A* corr6_out_V_user_V_U;
    fifo_w1_d2_A* corr6_out_V_last_V_U;
    fifo_w1_d2_A* corr6_out_V_id_V_U;
    fifo_w1_d2_A* corr6_out_V_dest_V_U;
    fifo_w1_d2_A* corr7_out_V_valid_V_U;
    fifo_w12_d2_A* corr7_out_V_data_V_U;
    fifo_w4_d2_A* corr7_out_V_keep_V_U;
    fifo_w1_d2_A* corr7_out_V_user_V_U;
    fifo_w1_d2_A* corr7_out_V_last_V_U;
    fifo_w1_d2_A* corr7_out_V_id_V_U;
    fifo_w1_d2_A* corr7_out_V_dest_V_U;
    fifo_w1_d2_A* corr8_out_V_valid_V_U;
    fifo_w12_d2_A* corr8_out_V_data_V_U;
    fifo_w4_d2_A* corr8_out_V_keep_V_U;
    fifo_w1_d2_A* corr8_out_V_user_V_U;
    fifo_w1_d2_A* corr8_out_V_last_V_U;
    fifo_w1_d2_A* corr8_out_V_id_V_U;
    fifo_w1_d2_A* corr8_out_V_dest_V_U;
    start_for_layer2_U0* start_for_layer2_U0_U;
    start_for_layer3_U0* start_for_layer3_U0_U;
    start_for_layer4_U0* start_for_layer4_U0_U;
    start_for_layer5_U0* start_for_layer5_U0_U;
    start_for_layer6_U0* start_for_layer6_U0_U;
    start_for_layer7_U0* start_for_layer7_U0_U;
    start_for_layer8_U0* start_for_layer8_U0_U;
    start_for_Loop_1_cAy* start_for_Loop_1_cAy_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<8> > height_V;
    sc_signal< sc_lv<8> > width_V;
    sc_signal< sc_lv<2> > scale_factor_V;
    sc_signal< sc_logic > layer1_U0_ap_start;
    sc_signal< sc_logic > layer1_U0_ap_done;
    sc_signal< sc_logic > layer1_U0_ap_continue;
    sc_signal< sc_logic > layer1_U0_ap_idle;
    sc_signal< sc_logic > layer1_U0_ap_ready;
    sc_signal< sc_logic > layer1_U0_start_out;
    sc_signal< sc_logic > layer1_U0_start_write;
    sc_signal< sc_logic > layer1_U0_stream_in_TREADY;
    sc_signal< sc_lv<1> > layer1_U0_corr1_out_V_valid_V_din;
    sc_signal< sc_logic > layer1_U0_corr1_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer1_U0_corr1_out_V_data_V_din;
    sc_signal< sc_logic > layer1_U0_corr1_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer1_U0_corr1_out_V_keep_V_din;
    sc_signal< sc_logic > layer1_U0_corr1_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer1_U0_corr1_out_V_user_V_din;
    sc_signal< sc_logic > layer1_U0_corr1_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer1_U0_corr1_out_V_last_V_din;
    sc_signal< sc_logic > layer1_U0_corr1_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer1_U0_corr1_out_V_id_V_din;
    sc_signal< sc_logic > layer1_U0_corr1_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer1_U0_corr1_out_V_dest_V_din;
    sc_signal< sc_logic > layer1_U0_corr1_out_V_dest_V_write;
    sc_signal< sc_logic > layer2_U0_ap_start;
    sc_signal< sc_logic > layer2_U0_ap_done;
    sc_signal< sc_logic > layer2_U0_ap_continue;
    sc_signal< sc_logic > layer2_U0_ap_idle;
    sc_signal< sc_logic > layer2_U0_ap_ready;
    sc_signal< sc_logic > layer2_U0_start_out;
    sc_signal< sc_logic > layer2_U0_start_write;
    sc_signal< sc_logic > layer2_U0_corr1_out_V_valid_V_read;
    sc_signal< sc_logic > layer2_U0_corr1_out_V_data_V_read;
    sc_signal< sc_logic > layer2_U0_corr1_out_V_keep_V_read;
    sc_signal< sc_logic > layer2_U0_corr1_out_V_user_V_read;
    sc_signal< sc_logic > layer2_U0_corr1_out_V_last_V_read;
    sc_signal< sc_logic > layer2_U0_corr1_out_V_id_V_read;
    sc_signal< sc_logic > layer2_U0_corr1_out_V_dest_V_read;
    sc_signal< sc_lv<1> > layer2_U0_corr2_out_V_valid_V_din;
    sc_signal< sc_logic > layer2_U0_corr2_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer2_U0_corr2_out_V_data_V_din;
    sc_signal< sc_logic > layer2_U0_corr2_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer2_U0_corr2_out_V_keep_V_din;
    sc_signal< sc_logic > layer2_U0_corr2_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer2_U0_corr2_out_V_user_V_din;
    sc_signal< sc_logic > layer2_U0_corr2_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer2_U0_corr2_out_V_last_V_din;
    sc_signal< sc_logic > layer2_U0_corr2_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer2_U0_corr2_out_V_id_V_din;
    sc_signal< sc_logic > layer2_U0_corr2_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer2_U0_corr2_out_V_dest_V_din;
    sc_signal< sc_logic > layer2_U0_corr2_out_V_dest_V_write;
    sc_signal< sc_logic > layer3_U0_ap_start;
    sc_signal< sc_logic > layer3_U0_ap_done;
    sc_signal< sc_logic > layer3_U0_ap_continue;
    sc_signal< sc_logic > layer3_U0_ap_idle;
    sc_signal< sc_logic > layer3_U0_ap_ready;
    sc_signal< sc_logic > layer3_U0_start_out;
    sc_signal< sc_logic > layer3_U0_start_write;
    sc_signal< sc_logic > layer3_U0_corr2_out_V_valid_V_read;
    sc_signal< sc_logic > layer3_U0_corr2_out_V_data_V_read;
    sc_signal< sc_logic > layer3_U0_corr2_out_V_keep_V_read;
    sc_signal< sc_logic > layer3_U0_corr2_out_V_user_V_read;
    sc_signal< sc_logic > layer3_U0_corr2_out_V_last_V_read;
    sc_signal< sc_logic > layer3_U0_corr2_out_V_id_V_read;
    sc_signal< sc_logic > layer3_U0_corr2_out_V_dest_V_read;
    sc_signal< sc_lv<1> > layer3_U0_corr3_out_V_valid_V_din;
    sc_signal< sc_logic > layer3_U0_corr3_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer3_U0_corr3_out_V_data_V_din;
    sc_signal< sc_logic > layer3_U0_corr3_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer3_U0_corr3_out_V_keep_V_din;
    sc_signal< sc_logic > layer3_U0_corr3_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer3_U0_corr3_out_V_user_V_din;
    sc_signal< sc_logic > layer3_U0_corr3_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer3_U0_corr3_out_V_last_V_din;
    sc_signal< sc_logic > layer3_U0_corr3_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer3_U0_corr3_out_V_id_V_din;
    sc_signal< sc_logic > layer3_U0_corr3_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer3_U0_corr3_out_V_dest_V_din;
    sc_signal< sc_logic > layer3_U0_corr3_out_V_dest_V_write;
    sc_signal< sc_logic > layer4_U0_ap_start;
    sc_signal< sc_logic > layer4_U0_ap_done;
    sc_signal< sc_logic > layer4_U0_ap_continue;
    sc_signal< sc_logic > layer4_U0_ap_idle;
    sc_signal< sc_logic > layer4_U0_ap_ready;
    sc_signal< sc_logic > layer4_U0_start_out;
    sc_signal< sc_logic > layer4_U0_start_write;
    sc_signal< sc_logic > layer4_U0_corr3_out_V_valid_V_read;
    sc_signal< sc_logic > layer4_U0_corr3_out_V_data_V_read;
    sc_signal< sc_logic > layer4_U0_corr3_out_V_keep_V_read;
    sc_signal< sc_logic > layer4_U0_corr3_out_V_user_V_read;
    sc_signal< sc_logic > layer4_U0_corr3_out_V_last_V_read;
    sc_signal< sc_logic > layer4_U0_corr3_out_V_id_V_read;
    sc_signal< sc_logic > layer4_U0_corr3_out_V_dest_V_read;
    sc_signal< sc_lv<1> > layer4_U0_corr4_out_V_valid_V_din;
    sc_signal< sc_logic > layer4_U0_corr4_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer4_U0_corr4_out_V_data_V_din;
    sc_signal< sc_logic > layer4_U0_corr4_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer4_U0_corr4_out_V_keep_V_din;
    sc_signal< sc_logic > layer4_U0_corr4_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer4_U0_corr4_out_V_user_V_din;
    sc_signal< sc_logic > layer4_U0_corr4_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer4_U0_corr4_out_V_last_V_din;
    sc_signal< sc_logic > layer4_U0_corr4_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer4_U0_corr4_out_V_id_V_din;
    sc_signal< sc_logic > layer4_U0_corr4_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer4_U0_corr4_out_V_dest_V_din;
    sc_signal< sc_logic > layer4_U0_corr4_out_V_dest_V_write;
    sc_signal< sc_logic > layer5_U0_ap_start;
    sc_signal< sc_logic > layer5_U0_ap_done;
    sc_signal< sc_logic > layer5_U0_ap_continue;
    sc_signal< sc_logic > layer5_U0_ap_idle;
    sc_signal< sc_logic > layer5_U0_ap_ready;
    sc_signal< sc_logic > layer5_U0_start_out;
    sc_signal< sc_logic > layer5_U0_start_write;
    sc_signal< sc_logic > layer5_U0_corr4_out_V_valid_V_read;
    sc_signal< sc_logic > layer5_U0_corr4_out_V_data_V_read;
    sc_signal< sc_logic > layer5_U0_corr4_out_V_keep_V_read;
    sc_signal< sc_logic > layer5_U0_corr4_out_V_user_V_read;
    sc_signal< sc_logic > layer5_U0_corr4_out_V_last_V_read;
    sc_signal< sc_logic > layer5_U0_corr4_out_V_id_V_read;
    sc_signal< sc_logic > layer5_U0_corr4_out_V_dest_V_read;
    sc_signal< sc_lv<1> > layer5_U0_corr5_out_V_valid_V_din;
    sc_signal< sc_logic > layer5_U0_corr5_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer5_U0_corr5_out_V_data_V_din;
    sc_signal< sc_logic > layer5_U0_corr5_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer5_U0_corr5_out_V_keep_V_din;
    sc_signal< sc_logic > layer5_U0_corr5_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer5_U0_corr5_out_V_user_V_din;
    sc_signal< sc_logic > layer5_U0_corr5_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer5_U0_corr5_out_V_last_V_din;
    sc_signal< sc_logic > layer5_U0_corr5_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer5_U0_corr5_out_V_id_V_din;
    sc_signal< sc_logic > layer5_U0_corr5_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer5_U0_corr5_out_V_dest_V_din;
    sc_signal< sc_logic > layer5_U0_corr5_out_V_dest_V_write;
    sc_signal< sc_logic > layer6_U0_ap_start;
    sc_signal< sc_logic > layer6_U0_ap_done;
    sc_signal< sc_logic > layer6_U0_ap_continue;
    sc_signal< sc_logic > layer6_U0_ap_idle;
    sc_signal< sc_logic > layer6_U0_ap_ready;
    sc_signal< sc_logic > layer6_U0_start_out;
    sc_signal< sc_logic > layer6_U0_start_write;
    sc_signal< sc_logic > layer6_U0_corr5_out_V_valid_V_read;
    sc_signal< sc_logic > layer6_U0_corr5_out_V_data_V_read;
    sc_signal< sc_logic > layer6_U0_corr5_out_V_keep_V_read;
    sc_signal< sc_logic > layer6_U0_corr5_out_V_user_V_read;
    sc_signal< sc_logic > layer6_U0_corr5_out_V_last_V_read;
    sc_signal< sc_logic > layer6_U0_corr5_out_V_id_V_read;
    sc_signal< sc_logic > layer6_U0_corr5_out_V_dest_V_read;
    sc_signal< sc_lv<1> > layer6_U0_corr6_out_V_valid_V_din;
    sc_signal< sc_logic > layer6_U0_corr6_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer6_U0_corr6_out_V_data_V_din;
    sc_signal< sc_logic > layer6_U0_corr6_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer6_U0_corr6_out_V_keep_V_din;
    sc_signal< sc_logic > layer6_U0_corr6_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer6_U0_corr6_out_V_user_V_din;
    sc_signal< sc_logic > layer6_U0_corr6_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer6_U0_corr6_out_V_last_V_din;
    sc_signal< sc_logic > layer6_U0_corr6_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer6_U0_corr6_out_V_id_V_din;
    sc_signal< sc_logic > layer6_U0_corr6_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer6_U0_corr6_out_V_dest_V_din;
    sc_signal< sc_logic > layer6_U0_corr6_out_V_dest_V_write;
    sc_signal< sc_logic > layer7_U0_ap_start;
    sc_signal< sc_logic > layer7_U0_ap_done;
    sc_signal< sc_logic > layer7_U0_ap_continue;
    sc_signal< sc_logic > layer7_U0_ap_idle;
    sc_signal< sc_logic > layer7_U0_ap_ready;
    sc_signal< sc_logic > layer7_U0_start_out;
    sc_signal< sc_logic > layer7_U0_start_write;
    sc_signal< sc_logic > layer7_U0_corr6_out_V_valid_V_read;
    sc_signal< sc_logic > layer7_U0_corr6_out_V_data_V_read;
    sc_signal< sc_logic > layer7_U0_corr6_out_V_keep_V_read;
    sc_signal< sc_logic > layer7_U0_corr6_out_V_user_V_read;
    sc_signal< sc_logic > layer7_U0_corr6_out_V_last_V_read;
    sc_signal< sc_logic > layer7_U0_corr6_out_V_id_V_read;
    sc_signal< sc_logic > layer7_U0_corr6_out_V_dest_V_read;
    sc_signal< sc_lv<1> > layer7_U0_corr7_out_V_valid_V_din;
    sc_signal< sc_logic > layer7_U0_corr7_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer7_U0_corr7_out_V_data_V_din;
    sc_signal< sc_logic > layer7_U0_corr7_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer7_U0_corr7_out_V_keep_V_din;
    sc_signal< sc_logic > layer7_U0_corr7_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer7_U0_corr7_out_V_user_V_din;
    sc_signal< sc_logic > layer7_U0_corr7_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer7_U0_corr7_out_V_last_V_din;
    sc_signal< sc_logic > layer7_U0_corr7_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer7_U0_corr7_out_V_id_V_din;
    sc_signal< sc_logic > layer7_U0_corr7_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer7_U0_corr7_out_V_dest_V_din;
    sc_signal< sc_logic > layer7_U0_corr7_out_V_dest_V_write;
    sc_signal< sc_logic > layer8_U0_ap_start;
    sc_signal< sc_logic > layer8_U0_ap_done;
    sc_signal< sc_logic > layer8_U0_ap_continue;
    sc_signal< sc_logic > layer8_U0_ap_idle;
    sc_signal< sc_logic > layer8_U0_ap_ready;
    sc_signal< sc_logic > layer8_U0_start_out;
    sc_signal< sc_logic > layer8_U0_start_write;
    sc_signal< sc_logic > layer8_U0_corr7_out_V_valid_V_read;
    sc_signal< sc_logic > layer8_U0_corr7_out_V_data_V_read;
    sc_signal< sc_logic > layer8_U0_corr7_out_V_keep_V_read;
    sc_signal< sc_logic > layer8_U0_corr7_out_V_user_V_read;
    sc_signal< sc_logic > layer8_U0_corr7_out_V_last_V_read;
    sc_signal< sc_logic > layer8_U0_corr7_out_V_id_V_read;
    sc_signal< sc_logic > layer8_U0_corr7_out_V_dest_V_read;
    sc_signal< sc_lv<1> > layer8_U0_corr8_out_V_valid_V_din;
    sc_signal< sc_logic > layer8_U0_corr8_out_V_valid_V_write;
    sc_signal< sc_lv<12> > layer8_U0_corr8_out_V_data_V_din;
    sc_signal< sc_logic > layer8_U0_corr8_out_V_data_V_write;
    sc_signal< sc_lv<4> > layer8_U0_corr8_out_V_keep_V_din;
    sc_signal< sc_logic > layer8_U0_corr8_out_V_keep_V_write;
    sc_signal< sc_lv<1> > layer8_U0_corr8_out_V_user_V_din;
    sc_signal< sc_logic > layer8_U0_corr8_out_V_user_V_write;
    sc_signal< sc_lv<1> > layer8_U0_corr8_out_V_last_V_din;
    sc_signal< sc_logic > layer8_U0_corr8_out_V_last_V_write;
    sc_signal< sc_lv<1> > layer8_U0_corr8_out_V_id_V_din;
    sc_signal< sc_logic > layer8_U0_corr8_out_V_id_V_write;
    sc_signal< sc_lv<1> > layer8_U0_corr8_out_V_dest_V_din;
    sc_signal< sc_logic > layer8_U0_corr8_out_V_dest_V_write;
    sc_signal< sc_logic > Loop_1_proc221_U0_ap_start;
    sc_signal< sc_logic > Loop_1_proc221_U0_ap_done;
    sc_signal< sc_logic > Loop_1_proc221_U0_ap_continue;
    sc_signal< sc_logic > Loop_1_proc221_U0_ap_idle;
    sc_signal< sc_logic > Loop_1_proc221_U0_ap_ready;
    sc_signal< sc_logic > Loop_1_proc221_U0_corr8_out_V_valid_V_read;
    sc_signal< sc_logic > Loop_1_proc221_U0_corr8_out_V_data_V_read;
    sc_signal< sc_logic > Loop_1_proc221_U0_corr8_out_V_keep_V_read;
    sc_signal< sc_logic > Loop_1_proc221_U0_corr8_out_V_user_V_read;
    sc_signal< sc_logic > Loop_1_proc221_U0_corr8_out_V_last_V_read;
    sc_signal< sc_logic > Loop_1_proc221_U0_corr8_out_V_id_V_read;
    sc_signal< sc_logic > Loop_1_proc221_U0_corr8_out_V_dest_V_read;
    sc_signal< sc_lv<32> > Loop_1_proc221_U0_stream_out_TDATA;
    sc_signal< sc_logic > Loop_1_proc221_U0_stream_out_TVALID;
    sc_signal< sc_lv<4> > Loop_1_proc221_U0_stream_out_TKEEP;
    sc_signal< sc_lv<4> > Loop_1_proc221_U0_stream_out_TSTRB;
    sc_signal< sc_lv<1> > Loop_1_proc221_U0_stream_out_TUSER;
    sc_signal< sc_lv<1> > Loop_1_proc221_U0_stream_out_TLAST;
    sc_signal< sc_lv<1> > Loop_1_proc221_U0_stream_out_TID;
    sc_signal< sc_lv<1> > Loop_1_proc221_U0_stream_out_TDEST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > corr1_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr1_out_V_valid_V_dout;
    sc_signal< sc_logic > corr1_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr1_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr1_out_V_data_V_dout;
    sc_signal< sc_logic > corr1_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr1_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr1_out_V_keep_V_dout;
    sc_signal< sc_logic > corr1_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr1_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr1_out_V_user_V_dout;
    sc_signal< sc_logic > corr1_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr1_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr1_out_V_last_V_dout;
    sc_signal< sc_logic > corr1_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr1_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr1_out_V_id_V_dout;
    sc_signal< sc_logic > corr1_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr1_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr1_out_V_dest_V_dout;
    sc_signal< sc_logic > corr1_out_V_dest_V_empty_n;
    sc_signal< sc_logic > corr2_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr2_out_V_valid_V_dout;
    sc_signal< sc_logic > corr2_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr2_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr2_out_V_data_V_dout;
    sc_signal< sc_logic > corr2_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr2_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr2_out_V_keep_V_dout;
    sc_signal< sc_logic > corr2_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr2_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr2_out_V_user_V_dout;
    sc_signal< sc_logic > corr2_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr2_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr2_out_V_last_V_dout;
    sc_signal< sc_logic > corr2_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr2_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr2_out_V_id_V_dout;
    sc_signal< sc_logic > corr2_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr2_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr2_out_V_dest_V_dout;
    sc_signal< sc_logic > corr2_out_V_dest_V_empty_n;
    sc_signal< sc_logic > corr3_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr3_out_V_valid_V_dout;
    sc_signal< sc_logic > corr3_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr3_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr3_out_V_data_V_dout;
    sc_signal< sc_logic > corr3_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr3_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr3_out_V_keep_V_dout;
    sc_signal< sc_logic > corr3_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr3_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr3_out_V_user_V_dout;
    sc_signal< sc_logic > corr3_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr3_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr3_out_V_last_V_dout;
    sc_signal< sc_logic > corr3_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr3_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr3_out_V_id_V_dout;
    sc_signal< sc_logic > corr3_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr3_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr3_out_V_dest_V_dout;
    sc_signal< sc_logic > corr3_out_V_dest_V_empty_n;
    sc_signal< sc_logic > corr4_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr4_out_V_valid_V_dout;
    sc_signal< sc_logic > corr4_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr4_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr4_out_V_data_V_dout;
    sc_signal< sc_logic > corr4_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr4_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr4_out_V_keep_V_dout;
    sc_signal< sc_logic > corr4_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr4_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr4_out_V_user_V_dout;
    sc_signal< sc_logic > corr4_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr4_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr4_out_V_last_V_dout;
    sc_signal< sc_logic > corr4_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr4_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr4_out_V_id_V_dout;
    sc_signal< sc_logic > corr4_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr4_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr4_out_V_dest_V_dout;
    sc_signal< sc_logic > corr4_out_V_dest_V_empty_n;
    sc_signal< sc_logic > corr5_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr5_out_V_valid_V_dout;
    sc_signal< sc_logic > corr5_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr5_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr5_out_V_data_V_dout;
    sc_signal< sc_logic > corr5_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr5_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr5_out_V_keep_V_dout;
    sc_signal< sc_logic > corr5_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr5_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr5_out_V_user_V_dout;
    sc_signal< sc_logic > corr5_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr5_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr5_out_V_last_V_dout;
    sc_signal< sc_logic > corr5_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr5_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr5_out_V_id_V_dout;
    sc_signal< sc_logic > corr5_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr5_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr5_out_V_dest_V_dout;
    sc_signal< sc_logic > corr5_out_V_dest_V_empty_n;
    sc_signal< sc_logic > corr6_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr6_out_V_valid_V_dout;
    sc_signal< sc_logic > corr6_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr6_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr6_out_V_data_V_dout;
    sc_signal< sc_logic > corr6_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr6_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr6_out_V_keep_V_dout;
    sc_signal< sc_logic > corr6_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr6_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr6_out_V_user_V_dout;
    sc_signal< sc_logic > corr6_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr6_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr6_out_V_last_V_dout;
    sc_signal< sc_logic > corr6_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr6_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr6_out_V_id_V_dout;
    sc_signal< sc_logic > corr6_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr6_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr6_out_V_dest_V_dout;
    sc_signal< sc_logic > corr6_out_V_dest_V_empty_n;
    sc_signal< sc_logic > corr7_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr7_out_V_valid_V_dout;
    sc_signal< sc_logic > corr7_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr7_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr7_out_V_data_V_dout;
    sc_signal< sc_logic > corr7_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr7_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr7_out_V_keep_V_dout;
    sc_signal< sc_logic > corr7_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr7_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr7_out_V_user_V_dout;
    sc_signal< sc_logic > corr7_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr7_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr7_out_V_last_V_dout;
    sc_signal< sc_logic > corr7_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr7_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr7_out_V_id_V_dout;
    sc_signal< sc_logic > corr7_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr7_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr7_out_V_dest_V_dout;
    sc_signal< sc_logic > corr7_out_V_dest_V_empty_n;
    sc_signal< sc_logic > corr8_out_V_valid_V_full_n;
    sc_signal< sc_lv<1> > corr8_out_V_valid_V_dout;
    sc_signal< sc_logic > corr8_out_V_valid_V_empty_n;
    sc_signal< sc_logic > corr8_out_V_data_V_full_n;
    sc_signal< sc_lv<12> > corr8_out_V_data_V_dout;
    sc_signal< sc_logic > corr8_out_V_data_V_empty_n;
    sc_signal< sc_logic > corr8_out_V_keep_V_full_n;
    sc_signal< sc_lv<4> > corr8_out_V_keep_V_dout;
    sc_signal< sc_logic > corr8_out_V_keep_V_empty_n;
    sc_signal< sc_logic > corr8_out_V_user_V_full_n;
    sc_signal< sc_lv<1> > corr8_out_V_user_V_dout;
    sc_signal< sc_logic > corr8_out_V_user_V_empty_n;
    sc_signal< sc_logic > corr8_out_V_last_V_full_n;
    sc_signal< sc_lv<1> > corr8_out_V_last_V_dout;
    sc_signal< sc_logic > corr8_out_V_last_V_empty_n;
    sc_signal< sc_logic > corr8_out_V_id_V_full_n;
    sc_signal< sc_lv<1> > corr8_out_V_id_V_dout;
    sc_signal< sc_logic > corr8_out_V_id_V_empty_n;
    sc_signal< sc_logic > corr8_out_V_dest_V_full_n;
    sc_signal< sc_lv<1> > corr8_out_V_dest_V_dout;
    sc_signal< sc_logic > corr8_out_V_dest_V_empty_n;
    sc_signal< sc_lv<1> > start_for_layer2_U0_din;
    sc_signal< sc_logic > start_for_layer2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layer2_U0_dout;
    sc_signal< sc_logic > start_for_layer2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layer3_U0_din;
    sc_signal< sc_logic > start_for_layer3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layer3_U0_dout;
    sc_signal< sc_logic > start_for_layer3_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layer4_U0_din;
    sc_signal< sc_logic > start_for_layer4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layer4_U0_dout;
    sc_signal< sc_logic > start_for_layer4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layer5_U0_din;
    sc_signal< sc_logic > start_for_layer5_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layer5_U0_dout;
    sc_signal< sc_logic > start_for_layer5_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layer6_U0_din;
    sc_signal< sc_logic > start_for_layer6_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layer6_U0_dout;
    sc_signal< sc_logic > start_for_layer6_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layer7_U0_din;
    sc_signal< sc_logic > start_for_layer7_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layer7_U0_dout;
    sc_signal< sc_logic > start_for_layer7_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layer8_U0_din;
    sc_signal< sc_logic > start_for_layer8_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layer8_U0_dout;
    sc_signal< sc_logic > start_for_layer8_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Loop_1_proc221_U0_din;
    sc_signal< sc_logic > start_for_Loop_1_proc221_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Loop_1_proc221_U0_dout;
    sc_signal< sc_logic > start_for_Loop_1_proc221_U0_empty_n;
    sc_signal< sc_logic > Loop_1_proc221_U0_start_full_n;
    sc_signal< sc_logic > Loop_1_proc221_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_Loop_1_proc221_U0_ap_continue();
    void thread_Loop_1_proc221_U0_ap_start();
    void thread_Loop_1_proc221_U0_start_full_n();
    void thread_Loop_1_proc221_U0_start_write();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_layer1_U0_ap_continue();
    void thread_layer1_U0_ap_start();
    void thread_layer2_U0_ap_continue();
    void thread_layer2_U0_ap_start();
    void thread_layer3_U0_ap_continue();
    void thread_layer3_U0_ap_start();
    void thread_layer4_U0_ap_continue();
    void thread_layer4_U0_ap_start();
    void thread_layer5_U0_ap_continue();
    void thread_layer5_U0_ap_start();
    void thread_layer6_U0_ap_continue();
    void thread_layer6_U0_ap_start();
    void thread_layer7_U0_ap_continue();
    void thread_layer7_U0_ap_start();
    void thread_layer8_U0_ap_continue();
    void thread_layer8_U0_ap_start();
    void thread_start_for_Loop_1_proc221_U0_din();
    void thread_start_for_layer2_U0_din();
    void thread_start_for_layer3_U0_din();
    void thread_start_for_layer4_U0_din();
    void thread_start_for_layer5_U0_din();
    void thread_start_for_layer6_U0_din();
    void thread_start_for_layer7_U0_din();
    void thread_start_for_layer8_U0_din();
    void thread_stream_in_TREADY();
    void thread_stream_out_TDATA();
    void thread_stream_out_TDEST();
    void thread_stream_out_TID();
    void thread_stream_out_TKEEP();
    void thread_stream_out_TLAST();
    void thread_stream_out_TSTRB();
    void thread_stream_out_TUSER();
    void thread_stream_out_TVALID();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
