#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 15 00:33:22 2020
# Process ID: 36604
# Current directory: F:/vivado/grad1kadai/ALU8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17780 F:\vivado\grad1kadai\ALU8\ALU8.xpr
# Log file: F:/vivado/grad1kadai/ALU8/vivado.log
# Journal file: F:/vivado/grad1kadai/ALU8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado/grad1kadai/ALU8/ALU8.xpr
INFO: [Project 1-313] Project file moved from 'F:/vivado/ALU8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 749.324 ; gain = 115.031
update_compile_order -fileset sources_1
close_project
create_project ACC F:/vivado/grad1kadai/ACC -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 807.633 ; gain = 19.570
file mkdir F:/vivado/grad1kadai/ACC/ACC.srcs/sources_1/new
close [ open F:/vivado/grad1kadai/ACC/ACC.srcs/sources_1/new/ACC.v w ]
add_files F:/vivado/grad1kadai/ACC/ACC.srcs/sources_1/new/ACC.v
update_compile_order -fileset sources_1
open_project F:/vivado/grad1kadai/ALU8/ALU8.xpr
INFO: [Project 1-313] Project file moved from 'F:/vivado/ALU8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_project F:/vivado/nbit_register/nbit_register.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project ACC
create_project IR F:/vivado/grad1kadai/IR -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 859.578 ; gain = 6.367
file mkdir F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new
close [ open F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v w ]
add_files F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v
update_compile_order -fileset sources_1
current_project ALU8
current_project IR
current_project ALU8
current_project IR
file mkdir F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v w ]
add_files -fileset sim_1 F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v
update_compile_order -fileset sim_1
current_project nbit_register
current_project IR
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IR_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_tb
ERROR: [VRFC 10-2989] 'load' is not declared [F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v:40]
ERROR: [VRFC 10-2989] 'load' is not declared [F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v:42]
ERROR: [VRFC 10-2865] module 'IR_tb' ignored due to previous errors [F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 877.871 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 877.871 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IR_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
"xelab -wto 55cede58a51240568d871a64bf9a2255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55cede58a51240568d871a64bf9a2255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.IR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IR_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim/xsim.dir/IR_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim/xsim.dir/IR_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 15 01:40:43 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 79.586 ; gain = 10.141
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 15 01:40:43 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 877.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IR_tb_behav -key {Behavioral:sim_1:Functional:IR_tb} -tclbatch {IR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 892.949 ; gain = 15.078
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 892.949 ; gain = 15.078
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 902.563 ; gain = 5.992
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IR_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sim_1/new/IR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
"xelab -wto 55cede58a51240568d871a64bf9a2255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55cede58a51240568d871a64bf9a2255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.IR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IR_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 902.563 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IR_tb_behav -key {Behavioral:sim_1:Functional:IR_tb} -tclbatch {IR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 902.563 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 902.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IR_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
"xelab -wto 55cede58a51240568d871a64bf9a2255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55cede58a51240568d871a64bf9a2255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IR_tb_behav xil_defaultlib.IR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/grad1kadai/IR/IR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IR_tb_behav -key {Behavioral:sim_1:Functional:IR_tb} -tclbatch {IR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 925.254 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 925.254 ; gain = 0.000
current_project nbit_register
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project CPU F:/vivado/grad1kadai/CPU -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 925.254 ; gain = 0.000
file mkdir F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new
close [ open F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v w ]
add_files F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v
update_compile_order -fileset sources_1
open_project F:/vivado/grad1kadai/IR/IR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 925.254 ; gain = 0.000
update_compile_order -fileset sources_1
current_project ALU8
current_project CPU
add_files -norecurse {F:/vivado/grad1kadai/ALU8/ALU8.srcs/sources_1/new/ALU8.v F:/vivado/grad1kadai/ACC/ACC.srcs/sources_1/new/ACC.v F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir F:/vivado/grad1kadai/CPU/CPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/vivado/grad1kadai/CPU/CPU.srcs/sim_1/new/CPU_tb.v w ]
add_files -fileset sim_1 F:/vivado/grad1kadai/CPU/CPU.srcs/sim_1/new/CPU_tb.v
update_compile_order -fileset sim_1
current_project IR
current_project CPU
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/ACC/ACC.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/ALU8/ALU8.srcs/sources_1/new/ALU8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ALU_OUT, assumed default net type wire [F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/CPU/CPU.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'IR_IN' on this module [F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 925.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'IR_IN' on this module [F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 925.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/ACC/ACC.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/ALU8/ALU8.srcs/sources_1/new/ALU8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ALU_OUT, assumed default net type wire [F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/IR/IR.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/grad1kadai/CPU/CPU.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'IR_IN' on this module [F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 925.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a64031f09d7247819d8ffdaba08d2188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'IR_IN' on this module [F:/vivado/grad1kadai/CPU/CPU.srcs/sources_1/new/CPU.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/vivado/grad1kadai/CPU/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 928.949 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
current_project ACC
close_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 01:42:51 2020...
