

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'
================================================================
* Date:           Mon Apr 17 18:05:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1000003|  1000003|  10.000 ms|  10.000 ms|  1000003|  1000003|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- initialization  |  1000001|  1000001|         3|          1|          1|  1000000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      143|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      146|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      146|      197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_124_p2      |         +|   0|  0|  27|          20|           1|
    |add_ln20_fu_173_p2      |         +|   0|  0|  39|          32|           1|
    |addr_cmp_fu_152_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln17_fu_118_p2     |      icmp|   0|  0|  14|          20|          17|
    |reuse_select_fu_166_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 143|         138|         117|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|   20|         40|
    |j_fu_52                  |   9|          2|   20|         40|
    |reuse_addr_reg_fu_44     |   9|          2|   64|        128|
    |reuse_reg_fu_48          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  138|        276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_226                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bucket_sizes_addr_reg_220         |   4|   0|    4|          0|
    |j_cast_reg_210                    |  20|   0|   64|         44|
    |j_fu_52                           |  20|   0|   20|          0|
    |reuse_addr_reg_fu_44              |  64|   0|   64|          0|
    |reuse_reg_fu_48                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 146|   0|  190|         44|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_initialization|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_initialization|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_initialization|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_initialization|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_initialization|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_initialization|  return value|
|input_r_address0       |  out|   20|   ap_memory|                                                input_r|         array|
|input_r_ce0            |  out|    1|   ap_memory|                                                input_r|         array|
|input_r_q0             |   in|   32|   ap_memory|                                                input_r|         array|
|sorted_data_address0   |  out|   19|   ap_memory|                                            sorted_data|         array|
|sorted_data_ce0        |  out|    1|   ap_memory|                                            sorted_data|         array|
|sorted_data_we0        |  out|    1|   ap_memory|                                            sorted_data|         array|
|sorted_data_d0         |  out|   32|   ap_memory|                                            sorted_data|         array|
|bucket_sizes_address0  |  out|    4|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_ce0       |  out|    1|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_we0       |  out|    1|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_d0        |  out|   32|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_address1  |  out|    4|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_ce1       |  out|    1|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_q1        |   in|   32|   ap_memory|                                           bucket_sizes|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %input_r, i32 0, void @p_str"   --->   Operation 9 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %input_r, void @p_str"   --->   Operation 10 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 0, i20 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_3 = load i20 %j" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 16 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%icmp_ln17 = icmp_eq  i20 %j_3, i20 1000000" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 18 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000000, i64 1000000, i64 1000000"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln17 = add i20 %j_3, i20 1" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 20 'add' 'add_ln17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %bucket_pointer_initialization.preheader.exitStub" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 21 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_cast = zext i20 %j_3" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 22 'zext' 'j_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 %j_cast" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 23 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.24ns)   --->   "%input_r_load = load i20 %input_r_addr" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 24 'load' 'input_r_load' <Predicate = (!icmp_ln17)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln17 = store i20 %add_ln17, i20 %j" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 25 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 26 [1/2] (1.24ns)   --->   "%input_r_load = load i20 %input_r_addr" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 26 'load' 'input_r_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%next_ith_radix = trunc i32 %input_r_load" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 27 'trunc' 'next_ith_radix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_cast" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 28 'getelementptr' 'sorted_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.24ns)   --->   "%store_ln18 = store i32 %input_r_load, i19 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 29 'store' 'store_ln18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %next_ith_radix" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 30 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bucket_sizes_addr = getelementptr i32 %bucket_sizes, i64 0, i64 %zext_ln20" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 31 'getelementptr' 'bucket_sizes_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 32 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.69ns)   --->   "%bucket_sizes_load = load i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 33 'load' 'bucket_sizes_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln20" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 34 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln20 = store i64 %zext_ln20, i64 %reuse_addr_reg" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 35 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 36 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 37 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.69ns)   --->   "%bucket_sizes_load = load i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 38 'load' 'bucket_sizes_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_sizes_load" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 39 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln20 = add i32 %reuse_select, i32 1" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 40 'add' 'add_ln20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %add_ln20, i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 41 'store' 'store_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln20 = store i32 %add_ln20, i32 %reuse_reg" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 42 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 43 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket_sizes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0110]
reuse_reg           (alloca           ) [ 0111]
j                   (alloca           ) [ 0100]
specbindport_ln0    (specbindport     ) [ 0000]
specshared_ln0      (specshared       ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
j_3                 (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln17           (icmp             ) [ 0110]
empty               (speclooptripcount) [ 0000]
add_ln17            (add              ) [ 0000]
br_ln17             (br               ) [ 0000]
j_cast              (zext             ) [ 0110]
input_r_addr        (getelementptr    ) [ 0110]
store_ln17          (store            ) [ 0000]
input_r_load        (load             ) [ 0000]
next_ith_radix      (trunc            ) [ 0000]
sorted_data_addr    (getelementptr    ) [ 0000]
store_ln18          (store            ) [ 0000]
zext_ln20           (zext             ) [ 0000]
bucket_sizes_addr   (getelementptr    ) [ 0101]
reuse_addr_reg_load (load             ) [ 0000]
addr_cmp            (icmp             ) [ 0101]
store_ln20          (store            ) [ 0000]
specloopname_ln17   (specloopname     ) [ 0000]
reuse_reg_load      (load             ) [ 0000]
bucket_sizes_load   (load             ) [ 0000]
reuse_select        (select           ) [ 0000]
add_ln20            (add              ) [ 0000]
store_ln20          (store            ) [ 0000]
store_ln20          (store            ) [ 0000]
br_ln17             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_sizes">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_r_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="20" slack="0"/>
<pin id="60" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="20" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="sorted_data_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="20" slack="1"/>
<pin id="73" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln18_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="19" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="bucket_sizes_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_sizes_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_sizes_load/2 store_ln20/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="20" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_3_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="20" slack="0"/>
<pin id="117" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln17_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="20" slack="0"/>
<pin id="120" dir="0" index="1" bw="20" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln17_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="20" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="20" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln17_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="20" slack="0"/>
<pin id="137" dir="0" index="1" bw="20" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="next_ith_radix_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="next_ith_radix/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln20_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="reuse_addr_reg_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="addr_cmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln20_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="1"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="reuse_reg_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="reuse_select_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln20_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln20_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reuse_addr_reg_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="192" class="1005" name="reuse_reg_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="199" class="1005" name="j_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="20" slack="0"/>
<pin id="201" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln17_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="210" class="1005" name="j_cast_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="215" class="1005" name="input_r_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="20" slack="1"/>
<pin id="217" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="bucket_sizes_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_sizes_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="addr_cmp_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="63" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="83" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="139"><net_src comp="124" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="63" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="144" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="144" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="90" pin="7"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="44" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="195"><net_src comp="48" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="202"><net_src comp="52" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="209"><net_src comp="118" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="130" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="218"><net_src comp="56" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="223"><net_src comp="83" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="229"><net_src comp="152" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: sorted_data | {2 }
	Port: bucket_sizes | {3 }
 - Input state : 
	Port: radix_sort_unified_bucket.1.1_Pipeline_initialization : input_r | {1 2 }
	Port: radix_sort_unified_bucket.1.1_Pipeline_initialization : sorted_data | {}
	Port: radix_sort_unified_bucket.1.1_Pipeline_initialization : bucket_sizes | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_3 : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		j_cast : 2
		input_r_addr : 3
		input_r_load : 4
		store_ln17 : 3
	State 2
		next_ith_radix : 1
		store_ln18 : 1
		zext_ln20 : 2
		bucket_sizes_addr : 3
		bucket_sizes_load : 4
		addr_cmp : 3
		store_ln20 : 3
	State 3
		reuse_select : 1
		add_ln20 : 2
		store_ln20 : 3
		store_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln17_fu_124    |    0    |    27   |
|          |    add_ln20_fu_173    |    0    |    39   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln17_fu_118   |    0    |    14   |
|          |    addr_cmp_fu_152    |    0    |    29   |
|----------|-----------------------|---------|---------|
|  select  |  reuse_select_fu_166  |    0    |    32   |
|----------|-----------------------|---------|---------|
|   zext   |     j_cast_fu_130     |    0    |    0    |
|          |    zext_ln20_fu_144   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  | next_ith_radix_fu_140 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   141   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     addr_cmp_reg_226    |    1   |
|bucket_sizes_addr_reg_220|    4   |
|    icmp_ln17_reg_206    |    1   |
|   input_r_addr_reg_215  |   20   |
|      j_cast_reg_210     |   64   |
|        j_reg_199        |   20   |
|  reuse_addr_reg_reg_185 |   64   |
|    reuse_reg_reg_192    |   32   |
+-------------------------+--------+
|          Total          |   206  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   206  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   206  |   159  |
+-----------+--------+--------+--------+
