{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717596762371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717596762378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 22:12:38 2024 " "Processing started: Wed Jun 05 22:12:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717596762378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717596762378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA " "Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717596762379 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1717596762881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717596763938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717596764040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717596764040 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1717596765618 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1717596765618 ""}
{ "Info" "ISTA_SDC_FOUND" "image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1717596765676 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D5M_VGA.SDC " "Reading SDC File: 'DE2_115_D5M_VGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1717596765693 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[1\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[1\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[2\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[2\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u6\|sdram_pll_altpll_component\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]\} \{u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_qsys\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{my_qsys\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765700 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717596765700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1717596765701 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1717596765757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717596765757 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766374 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717596766380 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1717596766463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.186 " "Worst-case setup slack is 1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    1.186               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.354               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "    9.354               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.582               0.000 CLOCK2_50  " "   14.582               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.190               0.000 D5M_PIXLCLK  " "   15.190               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.403               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   16.403               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596766820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 D5M_PIXLCLK  " "    0.196               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    0.360               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "    0.385               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK2_50  " "    0.402               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.402               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596766937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.146 " "Worst-case recovery slack is 3.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    3.146               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.137               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   13.137               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.720               0.000 CLOCK2_50  " "   13.720               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.842               0.000 D5M_PIXLCLK  " "   13.842               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.999               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   34.999               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596766993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.067 " "Worst-case removal slack is 2.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.067               0.000 CLOCK2_50  " "    2.067               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.322               0.000 D5M_PIXLCLK  " "    2.322               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.306               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.306               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.022               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "    5.022               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.045               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    5.045               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596767010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    4.687               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.640               0.000 CLOCK2_50  " "    9.640               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.695               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   19.695               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.707               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   19.707               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.528               0.000 D5M_PIXLCLK  " "  499.528               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9995.790               0.000 clk_vga  " " 9995.790               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596767021 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.705 ns " "Worst Case Available Settling Time: 14.705 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596768852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717596768872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1717596768948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1717596770868 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1717596771297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717596771297 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.109 " "Worst-case setup slack is 2.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.109               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    2.109               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.198               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   10.198               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.111               0.000 CLOCK2_50  " "   15.111               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.622               0.000 D5M_PIXLCLK  " "   15.622               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.759               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   16.759               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596771475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 D5M_PIXLCLK  " "    0.175               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "    0.339               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    0.340               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK2_50  " "    0.353               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.354               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596771672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.929 " "Worst-case recovery slack is 3.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.929               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    3.929               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.884               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   13.884               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.322               0.000 CLOCK2_50  " "   14.322               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.404               0.000 D5M_PIXLCLK  " "   14.404               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.536               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   35.536               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596771709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.858 " "Worst-case removal slack is 1.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.858               0.000 CLOCK2_50  " "    1.858               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.967               0.000 D5M_PIXLCLK  " "    1.967               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.914               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.914               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.413               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "    4.413               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.434               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    4.434               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596771753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.682 " "Worst-case minimum pulse width slack is 4.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.682               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    4.682               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLOCK2_50  " "    9.594               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.681               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   19.681               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   19.709               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.600               0.000 D5M_PIXLCLK  " "  499.600               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9995.790               0.000 clk_vga  " " 9995.790               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596771775 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.123 ns " "Worst Case Available Settling Time: 15.123 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596773253 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717596773296 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1717596774203 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1717596774203 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.256 " "Worst-case setup slack is 5.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.256               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    5.256               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.240               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   14.240               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.274               0.000 CLOCK2_50  " "   17.274               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.871               0.000 D5M_PIXLCLK  " "   17.871               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.997               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   17.997               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596774397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 D5M_PIXLCLK  " "    0.079               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    0.143               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "    0.174               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK2_50  " "    0.181               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.181               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596774495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.290 " "Worst-case recovery slack is 6.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.290               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    6.290               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.289               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   16.289               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.503               0.000 D5M_PIXLCLK  " "   16.503               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.742               0.000 CLOCK2_50  " "   16.742               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.277               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   37.277               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596774696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.975 " "Worst-case removal slack is 0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 CLOCK2_50  " "    0.975               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 D5M_PIXLCLK  " "    1.098               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    2.236               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "    2.695               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.702               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    2.702               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596774746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.759 " "Worst-case minimum pulse width slack is 4.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.759               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\]  " "    4.759               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271               0.000 CLOCK2_50  " "    9.271               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.761               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\]  " "   19.761               0.000 u6\|sdram_pll_altpll_component\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.780               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   19.780               0.000 my_qsys\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.090               0.000 D5M_PIXLCLK  " "  499.090               0.000 D5M_PIXLCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9996.000               0.000 clk_vga  " " 9996.000               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717596774786 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.432 ns " "Worst Case Available Settling Time: 17.432 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1717596778200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717596779870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717596779883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5039 " "Peak virtual memory: 5039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717596781065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 22:13:01 2024 " "Processing ended: Wed Jun 05 22:13:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717596781065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717596781065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717596781065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717596781065 ""}
