
UCSD-Embedded-C-Assignment-8-I2C-Nathan-Bunnell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006124  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  080062b4  080062b4  000162b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063f0  080063f0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080063f0  080063f0  000163f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063f8  080063f8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063f8  080063f8  000163f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063fc  080063fc  000163fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006400  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000730  20000070  08006470  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a0  08006470  000207a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e5a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030b9  00000000  00000000  00039efa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f8  00000000  00000000  0003cfb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c0  00000000  00000000  0003e5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000282cc  00000000  00000000  0003fa70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017beb  00000000  00000000  00067d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3b6a  00000000  00000000  0007f927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00173491  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061ac  00000000  00000000  001734e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800629c 	.word	0x0800629c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800629c 	.word	0x0800629c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <HST221_pwr_en>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void HST221_pwr_en(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af02      	add	r7, sp, #8
	// Configure control register 1 (CTRL_REG1, 0x20) bit 7 to enable one-shot
    uint8_t ctrlReg1 = 0x20;
 800057e:	2320      	movs	r3, #32
 8000580:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrlData[] = {ctrlReg1, (1 << 7)};
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	713b      	strb	r3, [r7, #4]
 8000586:	2380      	movs	r3, #128	; 0x80
 8000588:	717b      	strb	r3, [r7, #5]

    // Send the target register to the device
    HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, ctrlData, sizeof(ctrlData), 1000);
 800058a:	1d3a      	adds	r2, r7, #4
 800058c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2302      	movs	r3, #2
 8000594:	21be      	movs	r1, #190	; 0xbe
 8000596:	4803      	ldr	r0, [pc, #12]	; (80005a4 <HST221_pwr_en+0x2c>)
 8000598:	f001 ffa0 	bl	80024dc <HAL_I2C_Master_Transmit>

}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20000584 	.word	0x20000584

080005a8 <get_data_HST221>:

static void get_data_HST221(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b0a2      	sub	sp, #136	; 0x88
 80005ac:	af02      	add	r7, sp, #8
    // Large-ish char buffer for strings sent over the console
    char buffer[100] = {0};
 80005ae:	2300      	movs	r3, #0
 80005b0:	61bb      	str	r3, [r7, #24]
 80005b2:	f107 031c 	add.w	r3, r7, #28
 80005b6:	2260      	movs	r2, #96	; 0x60
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f005 fa24 	bl	8005a08 <memset>

	// Configure control register 2 (CTRL_REG2, 0x21) bit 0 to enable one-shot
    uint8_t ctrlReg2 = 0x21;
 80005c0:	2321      	movs	r3, #33	; 0x21
 80005c2:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
    uint8_t ctrlData[] = {ctrlReg2, (1 << 0)};
 80005c6:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 80005ca:	753b      	strb	r3, [r7, #20]
 80005cc:	2301      	movs	r3, #1
 80005ce:	757b      	strb	r3, [r7, #21]

    // Send the target register to the device
    HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, ctrlData, sizeof(ctrlData), 1000);
 80005d0:	f107 0214 	add.w	r2, r7, #20
 80005d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d8:	9300      	str	r3, [sp, #0]
 80005da:	2302      	movs	r3, #2
 80005dc:	21be      	movs	r1, #190	; 0xbe
 80005de:	4873      	ldr	r0, [pc, #460]	; (80007ac <get_data_HST221+0x204>)
 80005e0:	f001 ff7c 	bl	80024dc <HAL_I2C_Master_Transmit>
    //   for register names and definitions

    // Humidity calibration values

    // Register H0_rh_x2, address 0x30. Divide register value by 2 for calibration value
    uint8_t H0_rH_Address = 0x30;
 80005e4:	2330      	movs	r3, #48	; 0x30
 80005e6:	74fb      	strb	r3, [r7, #19]
	HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &H0_rH_Address, sizeof(H0_rH_Address), 1000);
 80005e8:	f107 0213 	add.w	r2, r7, #19
 80005ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	2301      	movs	r3, #1
 80005f4:	21be      	movs	r1, #190	; 0xbe
 80005f6:	486d      	ldr	r0, [pc, #436]	; (80007ac <get_data_HST221+0x204>)
 80005f8:	f001 ff70 	bl	80024dc <HAL_I2C_Master_Transmit>
	uint8_t H0_rH_Value = 0xff; // Junk default value
 80005fc:	23ff      	movs	r3, #255	; 0xff
 80005fe:	74bb      	strb	r3, [r7, #18]
	HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&H0_rH_Value, sizeof(H0_rH_Value), 1000);
 8000600:	f107 0212 	add.w	r2, r7, #18
 8000604:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2301      	movs	r3, #1
 800060c:	21bf      	movs	r1, #191	; 0xbf
 800060e:	4867      	ldr	r0, [pc, #412]	; (80007ac <get_data_HST221+0x204>)
 8000610:	f002 f858 	bl	80026c4 <HAL_I2C_Master_Receive>
	H0_rH_Value = H0_rH_Value / 2;
 8000614:	7cbb      	ldrb	r3, [r7, #18]
 8000616:	085b      	lsrs	r3, r3, #1
 8000618:	b2db      	uxtb	r3, r3
 800061a:	74bb      	strb	r3, [r7, #18]

	// Register H1_rh_x2, address 0x31. Divide register value by 2 for calibration value
	uint8_t H1_rH_Address = 0x31;
 800061c:	2331      	movs	r3, #49	; 0x31
 800061e:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &H1_rH_Address, sizeof(H1_rH_Address), 1000);
 8000620:	f107 0211 	add.w	r2, r7, #17
 8000624:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2301      	movs	r3, #1
 800062c:	21be      	movs	r1, #190	; 0xbe
 800062e:	485f      	ldr	r0, [pc, #380]	; (80007ac <get_data_HST221+0x204>)
 8000630:	f001 ff54 	bl	80024dc <HAL_I2C_Master_Transmit>
	uint8_t H1_rH_Value = 0xff; // Junk default value
 8000634:	23ff      	movs	r3, #255	; 0xff
 8000636:	743b      	strb	r3, [r7, #16]
	HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&H1_rH_Value, sizeof(H1_rH_Value), 1000);
 8000638:	f107 0210 	add.w	r2, r7, #16
 800063c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000640:	9300      	str	r3, [sp, #0]
 8000642:	2301      	movs	r3, #1
 8000644:	21bf      	movs	r1, #191	; 0xbf
 8000646:	4859      	ldr	r0, [pc, #356]	; (80007ac <get_data_HST221+0x204>)
 8000648:	f002 f83c 	bl	80026c4 <HAL_I2C_Master_Receive>
	H0_rH_Value = H0_rH_Value / 2;
 800064c:	7cbb      	ldrb	r3, [r7, #18]
 800064e:	085b      	lsrs	r3, r3, #1
 8000650:	b2db      	uxtb	r3, r3
 8000652:	74bb      	strb	r3, [r7, #18]

	// Register H0_T0_OUT, addresses 0x36 and 0x37
	uint8_t H0_T0_OUT_Address = 0x36 | 0x80;
 8000654:	23b6      	movs	r3, #182	; 0xb6
 8000656:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &H0_T0_OUT_Address, sizeof(H0_T0_OUT_Address), 1000);
 8000658:	f107 020f 	add.w	r2, r7, #15
 800065c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000660:	9300      	str	r3, [sp, #0]
 8000662:	2301      	movs	r3, #1
 8000664:	21be      	movs	r1, #190	; 0xbe
 8000666:	4851      	ldr	r0, [pc, #324]	; (80007ac <get_data_HST221+0x204>)
 8000668:	f001 ff38 	bl	80024dc <HAL_I2C_Master_Transmit>
	int16_t H0_T0_OUT_Value = 0xffff; // Junk default value
 800066c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000670:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&H0_T0_OUT_Value, sizeof(H0_T0_OUT_Value), 1000);
 8000672:	f107 020c 	add.w	r2, r7, #12
 8000676:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067a:	9300      	str	r3, [sp, #0]
 800067c:	2302      	movs	r3, #2
 800067e:	21bf      	movs	r1, #191	; 0xbf
 8000680:	484a      	ldr	r0, [pc, #296]	; (80007ac <get_data_HST221+0x204>)
 8000682:	f002 f81f 	bl	80026c4 <HAL_I2C_Master_Receive>

	// Register H1_T0_OUT, addresses 0x3A and 0x3B
	uint8_t H1_T0_OUT_Address = 0x3A | 0x80;
 8000686:	23ba      	movs	r3, #186	; 0xba
 8000688:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &H1_T0_OUT_Address, sizeof(H1_T0_OUT_Address), 1000);
 800068a:	f107 020b 	add.w	r2, r7, #11
 800068e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000692:	9300      	str	r3, [sp, #0]
 8000694:	2301      	movs	r3, #1
 8000696:	21be      	movs	r1, #190	; 0xbe
 8000698:	4844      	ldr	r0, [pc, #272]	; (80007ac <get_data_HST221+0x204>)
 800069a:	f001 ff1f 	bl	80024dc <HAL_I2C_Master_Transmit>
	int16_t H1_T0_OUT_Value = 0xffff; // Junk default value
 800069e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006a2:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&H1_T0_OUT_Value, sizeof(H1_T0_OUT_Value), 1000);
 80006a4:	f107 0208 	add.w	r2, r7, #8
 80006a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	2302      	movs	r3, #2
 80006b0:	21bf      	movs	r1, #191	; 0xbf
 80006b2:	483e      	ldr	r0, [pc, #248]	; (80007ac <get_data_HST221+0x204>)
 80006b4:	f002 f806 	bl	80026c4 <HAL_I2C_Master_Receive>

    // Define status register (STATUS_REG2, 0x27) bit 0 to monitor for new sample available
    uint8_t statusReg = 0x27;
 80006b8:	2327      	movs	r3, #39	; 0x27
 80006ba:	71fb      	strb	r3, [r7, #7]
    uint8_t sampleReady = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	71bb      	strb	r3, [r7, #6]

    // Loiter for a bit to allow time for conversion to complete and be made available
    uint8_t count = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    while (count < 10)  // 10 is an arbitrary "long enough" value, this wouldn't always be great real-world practice
 80006c6:	e01e      	b.n	8000706 <get_data_HST221+0x15e>
    {
        // Send the address of the status register
        HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &statusReg, sizeof(statusReg), 1000);
 80006c8:	1dfa      	adds	r2, r7, #7
 80006ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ce:	9300      	str	r3, [sp, #0]
 80006d0:	2301      	movs	r3, #1
 80006d2:	21be      	movs	r1, #190	; 0xbe
 80006d4:	4835      	ldr	r0, [pc, #212]	; (80007ac <get_data_HST221+0x204>)
 80006d6:	f001 ff01 	bl	80024dc <HAL_I2C_Master_Transmit>

        // Read back the value of the status register
        HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&sampleReady, sizeof(sampleReady), 1000);
 80006da:	1dba      	adds	r2, r7, #6
 80006dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006e0:	9300      	str	r3, [sp, #0]
 80006e2:	2301      	movs	r3, #1
 80006e4:	21bf      	movs	r1, #191	; 0xbf
 80006e6:	4831      	ldr	r0, [pc, #196]	; (80007ac <get_data_HST221+0x204>)
 80006e8:	f001 ffec 	bl	80026c4 <HAL_I2C_Master_Receive>

        // If the new sample is ready, report it to the console and break out of while-loop...
        if (sampleReady & 0x01)
 80006ec:	79bb      	ldrb	r3, [r7, #6]
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d10c      	bne.n	8000710 <get_data_HST221+0x168>
        {
            break;
        }

        // Else wait for a bit, increment the counter, and keep looping
        HAL_Delay(100);
 80006f6:	2064      	movs	r0, #100	; 0x64
 80006f8:	f001 f8d2 	bl	80018a0 <HAL_Delay>
        count++;
 80006fc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000700:	3301      	adds	r3, #1
 8000702:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    while (count < 10)  // 10 is an arbitrary "long enough" value, this wouldn't always be great real-world practice
 8000706:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800070a:	2b09      	cmp	r3, #9
 800070c:	d9dc      	bls.n	80006c8 <get_data_HST221+0x120>
 800070e:	e000      	b.n	8000712 <get_data_HST221+0x16a>
            break;
 8000710:	bf00      	nop
    }

    // Read the values of the humidity register H_OUT, address 0x28 and 0x29
	uint8_t H_OUT_Address = 0x28 | 0x80;
 8000712:	23a8      	movs	r3, #168	; 0xa8
 8000714:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &H_OUT_Address, sizeof(H_OUT_Address), 1000);
 8000716:	1d7a      	adds	r2, r7, #5
 8000718:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2301      	movs	r3, #1
 8000720:	21be      	movs	r1, #190	; 0xbe
 8000722:	4822      	ldr	r0, [pc, #136]	; (80007ac <get_data_HST221+0x204>)
 8000724:	f001 feda 	bl	80024dc <HAL_I2C_Master_Transmit>
	int16_t H_OUT_Value = 0xbeef; // Junk default value
 8000728:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 800072c:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&H_OUT_Value, sizeof(H_OUT_Value), 1000);
 800072e:	1cba      	adds	r2, r7, #2
 8000730:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	2302      	movs	r3, #2
 8000738:	21bf      	movs	r1, #191	; 0xbf
 800073a:	481c      	ldr	r0, [pc, #112]	; (80007ac <get_data_HST221+0x204>)
 800073c:	f001 ffc2 	bl	80026c4 <HAL_I2C_Master_Receive>

	// Calculate value of humidity in %rH.
	// Reference formula adapted under free-will license and with permission from
	//   https://github.com/ControlEverythingCommunity/HTS221/blob/master/Python/HTS221.py

	int16_t humidityValue = (H1_rH_Value - H0_rH_Value) * (H_OUT_Value - H0_T0_OUT_Value)/(H1_T0_OUT_Value - H0_T0_OUT_Value) + (H0_rH_Value);
 8000740:	7c3b      	ldrb	r3, [r7, #16]
 8000742:	461a      	mov	r2, r3
 8000744:	7cbb      	ldrb	r3, [r7, #18]
 8000746:	1ad3      	subs	r3, r2, r3
 8000748:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800074c:	4611      	mov	r1, r2
 800074e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000752:	1a8a      	subs	r2, r1, r2
 8000754:	fb02 f203 	mul.w	r2, r2, r3
 8000758:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800075c:	4619      	mov	r1, r3
 800075e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000762:	1acb      	subs	r3, r1, r3
 8000764:	fb92 f3f3 	sdiv	r3, r2, r3
 8000768:	b29a      	uxth	r2, r3
 800076a:	7cbb      	ldrb	r3, [r7, #18]
 800076c:	b29b      	uxth	r3, r3
 800076e:	4413      	add	r3, r2
 8000770:	b29b      	uxth	r3, r3
 8000772:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c


	snprintf(buffer, sizeof(buffer), "\tHumidity: %d%%rH\n", humidityValue);
 8000776:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	; 0x7c
 800077a:	f107 0018 	add.w	r0, r7, #24
 800077e:	4a0c      	ldr	r2, [pc, #48]	; (80007b0 <get_data_HST221+0x208>)
 8000780:	2164      	movs	r1, #100	; 0x64
 8000782:	f005 f949 	bl	8005a18 <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000786:	f107 0318 	add.w	r3, r7, #24
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff fd20 	bl	80001d0 <strlen>
 8000790:	4603      	mov	r3, r0
 8000792:	b29a      	uxth	r2, r3
 8000794:	f107 0118 	add.w	r1, r7, #24
 8000798:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800079c:	4805      	ldr	r0, [pc, #20]	; (80007b4 <get_data_HST221+0x20c>)
 800079e:	f004 f94a 	bl	8004a36 <HAL_UART_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&tempData, sizeof(tempData), 1000);
	snprintf(buffer, sizeof(buffer), "\tTemp: 0x%04x\n\n", tempData);
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);

	*/
}
 80007a2:	bf00      	nop
 80007a4:	3780      	adds	r7, #128	; 0x80
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000584 	.word	0x20000584
 80007b0:	080062b4 	.word	0x080062b4
 80007b4:	200006c4 	.word	0x200006c4

080007b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007be:	f000 fffa 	bl	80017b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c2:	f000 f88d 	bl	80008e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c6:	f000 fabf 	bl	8000d48 <MX_GPIO_Init>
  MX_DMA_Init();
 80007ca:	f000 fa97 	bl	8000cfc <MX_DMA_Init>
  MX_DFSDM1_Init();
 80007ce:	f000 f92b 	bl	8000a28 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80007d2:	f000 f961 	bl	8000a98 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80007d6:	f000 f99f 	bl	8000b18 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80007da:	f000 f9c3 	bl	8000b64 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80007de:	f000 f9ff 	bl	8000be0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80007e2:	f000 fa2d 	bl	8000c40 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007e6:	f000 fa5b 	bl	8000ca0 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  // Enable the HST221 PD bit in CR1 to allow collection of samples
      HST221_pwr_en();
 80007ea:	f7ff fec5 	bl	8000578 <HST221_pwr_en>

      // Header info for CLI
      char* cliHeader = "\nsimpleCLI Interface v0.4\n------------------------------\n";
 80007ee:	4b36      	ldr	r3, [pc, #216]	; (80008c8 <main+0x110>)
 80007f0:	60fb      	str	r3, [r7, #12]
      HAL_UART_Transmit(&huart1, (uint8_t*) cliHeader, strlen(cliHeader), 1000);
 80007f2:	68f8      	ldr	r0, [r7, #12]
 80007f4:	f7ff fcec 	bl	80001d0 <strlen>
 80007f8:	4603      	mov	r3, r0
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000800:	68f9      	ldr	r1, [r7, #12]
 8000802:	4832      	ldr	r0, [pc, #200]	; (80008cc <main+0x114>)
 8000804:	f004 f917 	bl	8004a36 <HAL_UART_Transmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Define strings to structure prompt around
	  char* cliPrompt = "Options:\n\t1: Temperature read (HST221)\n\t2: TBD\n\t3: TBD\r\n$> ";
 8000808:	4b31      	ldr	r3, [pc, #196]	; (80008d0 <main+0x118>)
 800080a:	60bb      	str	r3, [r7, #8]
	  char* cliResponse = "Invalid input!\r\n";
 800080c:	4b31      	ldr	r3, [pc, #196]	; (80008d4 <main+0x11c>)
 800080e:	607b      	str	r3, [r7, #4]

	  // Issue prompt
	  HAL_UART_Transmit(&huart1, (uint8_t*) cliPrompt, strlen(cliPrompt), 1000);
 8000810:	68b8      	ldr	r0, [r7, #8]
 8000812:	f7ff fcdd 	bl	80001d0 <strlen>
 8000816:	4603      	mov	r3, r0
 8000818:	b29a      	uxth	r2, r3
 800081a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800081e:	68b9      	ldr	r1, [r7, #8]
 8000820:	482a      	ldr	r0, [pc, #168]	; (80008cc <main+0x114>)
 8000822:	f004 f908 	bl	8004a36 <HAL_UART_Transmit>

	  // Get the user selection and echo it on the terminal
	  char cliInput;
	  HAL_UART_Receive(&huart1, (uint8_t*) &cliInput, 1, HAL_MAX_DELAY);
 8000826:	1cf9      	adds	r1, r7, #3
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	2201      	movs	r2, #1
 800082e:	4827      	ldr	r0, [pc, #156]	; (80008cc <main+0x114>)
 8000830:	f004 f995 	bl	8004b5e <HAL_UART_Receive>
	  HAL_UART_Transmit(&huart1, (uint8_t*) &cliInput, 1, 1000);
 8000834:	1cf9      	adds	r1, r7, #3
 8000836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800083a:	2201      	movs	r2, #1
 800083c:	4823      	ldr	r0, [pc, #140]	; (80008cc <main+0x114>)
 800083e:	f004 f8fa 	bl	8004a36 <HAL_UART_Transmit>

	  // Evaluate input
	  switch (cliInput)
 8000842:	78fb      	ldrb	r3, [r7, #3]
 8000844:	2b33      	cmp	r3, #51	; 0x33
 8000846:	d024      	beq.n	8000892 <main+0xda>
 8000848:	2b33      	cmp	r3, #51	; 0x33
 800084a:	dc30      	bgt.n	80008ae <main+0xf6>
 800084c:	2b31      	cmp	r3, #49	; 0x31
 800084e:	d002      	beq.n	8000856 <main+0x9e>
 8000850:	2b32      	cmp	r3, #50	; 0x32
 8000852:	d010      	beq.n	8000876 <main+0xbe>
 8000854:	e02b      	b.n	80008ae <main+0xf6>
	  {
		case '1':
			cliResponse = "\r\nHST221 read request:\n";
 8000856:	4b20      	ldr	r3, [pc, #128]	; (80008d8 <main+0x120>)
 8000858:	607b      	str	r3, [r7, #4]
			HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f7ff fcb8 	bl	80001d0 <strlen>
 8000860:	4603      	mov	r3, r0
 8000862:	b29a      	uxth	r2, r3
 8000864:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000868:	6879      	ldr	r1, [r7, #4]
 800086a:	4818      	ldr	r0, [pc, #96]	; (80008cc <main+0x114>)
 800086c:	f004 f8e3 	bl	8004a36 <HAL_UART_Transmit>
			get_data_HST221();
 8000870:	f7ff fe9a 	bl	80005a8 <get_data_HST221>
			break;
 8000874:	e027      	b.n	80008c6 <main+0x10e>

		case '2':
			cliResponse = "\r\nTBD\n";
 8000876:	4b19      	ldr	r3, [pc, #100]	; (80008dc <main+0x124>)
 8000878:	607b      	str	r3, [r7, #4]
			HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f7ff fca8 	bl	80001d0 <strlen>
 8000880:	4603      	mov	r3, r0
 8000882:	b29a      	uxth	r2, r3
 8000884:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000888:	6879      	ldr	r1, [r7, #4]
 800088a:	4810      	ldr	r0, [pc, #64]	; (80008cc <main+0x114>)
 800088c:	f004 f8d3 	bl	8004a36 <HAL_UART_Transmit>
			// TBD()
			break;
 8000890:	e019      	b.n	80008c6 <main+0x10e>

		case '3':
			cliResponse = "\r\nTBD\n";
 8000892:	4b12      	ldr	r3, [pc, #72]	; (80008dc <main+0x124>)
 8000894:	607b      	str	r3, [r7, #4]
			HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f7ff fc9a 	bl	80001d0 <strlen>
 800089c:	4603      	mov	r3, r0
 800089e:	b29a      	uxth	r2, r3
 80008a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008a4:	6879      	ldr	r1, [r7, #4]
 80008a6:	4809      	ldr	r0, [pc, #36]	; (80008cc <main+0x114>)
 80008a8:	f004 f8c5 	bl	8004a36 <HAL_UART_Transmit>
			// TBD()
			break;
 80008ac:	e00b      	b.n	80008c6 <main+0x10e>

		default:
			HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 80008ae:	6878      	ldr	r0, [r7, #4]
 80008b0:	f7ff fc8e 	bl	80001d0 <strlen>
 80008b4:	4603      	mov	r3, r0
 80008b6:	b29a      	uxth	r2, r3
 80008b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008bc:	6879      	ldr	r1, [r7, #4]
 80008be:	4803      	ldr	r0, [pc, #12]	; (80008cc <main+0x114>)
 80008c0:	f004 f8b9 	bl	8004a36 <HAL_UART_Transmit>
			break;
 80008c4:	bf00      	nop
  {
 80008c6:	e79f      	b.n	8000808 <main+0x50>
 80008c8:	080062c8 	.word	0x080062c8
 80008cc:	200006c4 	.word	0x200006c4
 80008d0:	08006304 	.word	0x08006304
 80008d4:	08006340 	.word	0x08006340
 80008d8:	08006354 	.word	0x08006354
 80008dc:	0800636c 	.word	0x0800636c

080008e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b0b8      	sub	sp, #224	; 0xe0
 80008e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80008ea:	2244      	movs	r2, #68	; 0x44
 80008ec:	2100      	movs	r1, #0
 80008ee:	4618      	mov	r0, r3
 80008f0:	f005 f88a 	bl	8005a08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000904:	463b      	mov	r3, r7
 8000906:	2288      	movs	r2, #136	; 0x88
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f005 f87c 	bl	8005a08 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000910:	f002 fba8 	bl	8003064 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000914:	4b42      	ldr	r3, [pc, #264]	; (8000a20 <SystemClock_Config+0x140>)
 8000916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800091a:	4a41      	ldr	r2, [pc, #260]	; (8000a20 <SystemClock_Config+0x140>)
 800091c:	f023 0318 	bic.w	r3, r3, #24
 8000920:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000924:	2314      	movs	r3, #20
 8000926:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800092a:	2301      	movs	r3, #1
 800092c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000930:	2301      	movs	r3, #1
 8000932:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800093c:	2360      	movs	r3, #96	; 0x60
 800093e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000942:	2302      	movs	r3, #2
 8000944:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000948:	2301      	movs	r3, #1
 800094a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800094e:	2301      	movs	r3, #1
 8000950:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000954:	2328      	movs	r3, #40	; 0x28
 8000956:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800095a:	2307      	movs	r3, #7
 800095c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000960:	2302      	movs	r3, #2
 8000962:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000966:	2302      	movs	r3, #2
 8000968:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000970:	4618      	mov	r0, r3
 8000972:	f002 fcb7 	bl	80032e4 <HAL_RCC_OscConfig>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800097c:	f000 fb94 	bl	80010a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000980:	230f      	movs	r3, #15
 8000982:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000986:	2303      	movs	r3, #3
 8000988:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098c:	2300      	movs	r3, #0
 800098e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000998:	2300      	movs	r3, #0
 800099a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800099e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80009a2:	2104      	movs	r1, #4
 80009a4:	4618      	mov	r0, r3
 80009a6:	f003 f883 	bl	8003ab0 <HAL_RCC_ClockConfig>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80009b0:	f000 fb7a 	bl	80010a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 80009b4:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <SystemClock_Config+0x144>)
 80009b6:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80009b8:	2300      	movs	r3, #0
 80009ba:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80009bc:	2300      	movs	r3, #0
 80009be:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80009c0:	2300      	movs	r3, #0
 80009c2:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80009ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80009ce:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80009d0:	2301      	movs	r3, #1
 80009d2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80009d4:	2301      	movs	r3, #1
 80009d6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80009d8:	2318      	movs	r3, #24
 80009da:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80009dc:	2307      	movs	r3, #7
 80009de:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80009e0:	2302      	movs	r3, #2
 80009e2:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80009e4:	2302      	movs	r3, #2
 80009e6:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80009e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80009ec:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ee:	463b      	mov	r3, r7
 80009f0:	4618      	mov	r0, r3
 80009f2:	f003 fa63 	bl	8003ebc <HAL_RCCEx_PeriphCLKConfig>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <SystemClock_Config+0x120>
  {
    Error_Handler();
 80009fc:	f000 fb54 	bl	80010a8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a00:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a04:	f002 fb4c 	bl	80030a0 <HAL_PWREx_ControlVoltageScaling>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <SystemClock_Config+0x132>
  {
    Error_Handler();
 8000a0e:	f000 fb4b 	bl	80010a8 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000a12:	f003 fd3d 	bl	8004490 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000a16:	bf00      	nop
 8000a18:	37e0      	adds	r7, #224	; 0xe0
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000
 8000a24:	00012085 	.word	0x00012085

08000a28 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000a2c:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a2e:	4a19      	ldr	r2, [pc, #100]	; (8000a94 <MX_DFSDM1_Init+0x6c>)
 8000a30:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000a32:	4b17      	ldr	r3, [pc, #92]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000a38:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000a3e:	4b14      	ldr	r3, [pc, #80]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a40:	2202      	movs	r2, #2
 8000a42:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000a50:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a56:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000a58:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a60:	2204      	movs	r2, #4
 8000a62:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000a64:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000a7c:	4804      	ldr	r0, [pc, #16]	; (8000a90 <MX_DFSDM1_Init+0x68>)
 8000a7e:	f001 f845 	bl	8001b0c <HAL_DFSDM_ChannelInit>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000a88:	f000 fb0e 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200000c0 	.word	0x200000c0
 8000a94:	40016020 	.word	0x40016020

08000a98 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a9c:	4b1b      	ldr	r3, [pc, #108]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000a9e:	4a1c      	ldr	r2, [pc, #112]	; (8000b10 <MX_I2C2_Init+0x78>)
 8000aa0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000aa2:	4b1a      	ldr	r3, [pc, #104]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000aa4:	4a1b      	ldr	r2, [pc, #108]	; (8000b14 <MX_I2C2_Init+0x7c>)
 8000aa6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000aa8:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ab4:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000aba:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ac0:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ac6:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000acc:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000ad2:	480e      	ldr	r0, [pc, #56]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000ad4:	f001 fc73 	bl	80023be <HAL_I2C_Init>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000ade:	f000 fae3 	bl	80010a8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4809      	ldr	r0, [pc, #36]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000ae6:	f002 f8dd 	bl	8002ca4 <HAL_I2CEx_ConfigAnalogFilter>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000af0:	f000 fada 	bl	80010a8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000af4:	2100      	movs	r1, #0
 8000af6:	4805      	ldr	r0, [pc, #20]	; (8000b0c <MX_I2C2_Init+0x74>)
 8000af8:	f002 f91f 	bl	8002d3a <HAL_I2CEx_ConfigDigitalFilter>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b02:	f000 fad1 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000584 	.word	0x20000584
 8000b10:	40005800 	.word	0x40005800
 8000b14:	10909cec 	.word	0x10909cec

08000b18 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b1e:	4a10      	ldr	r2, [pc, #64]	; (8000b60 <MX_QUADSPI_Init+0x48>)
 8000b20:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b24:	2202      	movs	r2, #2
 8000b26:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b2a:	2204      	movs	r2, #4
 8000b2c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b30:	2210      	movs	r2, #16
 8000b32:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b36:	2217      	movs	r2, #23
 8000b38:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000b46:	4805      	ldr	r0, [pc, #20]	; (8000b5c <MX_QUADSPI_Init+0x44>)
 8000b48:	f002 fb10 	bl	800316c <HAL_QSPI_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000b52:	f000 faa9 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000748 	.word	0x20000748
 8000b60:	a0001000 	.word	0xa0001000

08000b64 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b6a:	4a1c      	ldr	r2, [pc, #112]	; (8000bdc <MX_SPI3_Init+0x78>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b6e:	4b1a      	ldr	r3, [pc, #104]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b74:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b76:	4b18      	ldr	r3, [pc, #96]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000b7c:	4b16      	ldr	r3, [pc, #88]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b7e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000b82:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b84:	4b14      	ldr	r3, [pc, #80]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b8a:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b96:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b98:	4b0f      	ldr	r3, [pc, #60]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000bb0:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000bb2:	2207      	movs	r2, #7
 8000bb4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000bbe:	2208      	movs	r2, #8
 8000bc0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bc2:	4805      	ldr	r0, [pc, #20]	; (8000bd8 <MX_SPI3_Init+0x74>)
 8000bc4:	f003 fe46 	bl	8004854 <HAL_SPI_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000bce:	f000 fa6b 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	200005d0 	.word	0x200005d0
 8000bdc:	40003c00 	.word	0x40003c00

08000be0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000be4:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000be6:	4a15      	ldr	r2, [pc, #84]	; (8000c3c <MX_USART1_UART_Init+0x5c>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bea:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bf0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b09      	ldr	r3, [pc, #36]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c1c:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c22:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c24:	f003 feb9 	bl	800499a <HAL_UART_Init>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c2e:	f000 fa3b 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200006c4 	.word	0x200006c4
 8000c3c:	40013800 	.word	0x40013800

08000c40 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c44:	4b14      	ldr	r3, [pc, #80]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c46:	4a15      	ldr	r2, [pc, #84]	; (8000c9c <MX_USART3_UART_Init+0x5c>)
 8000c48:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c4a:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c50:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c52:	4b11      	ldr	r3, [pc, #68]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c58:	4b0f      	ldr	r3, [pc, #60]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c64:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c66:	220c      	movs	r2, #12
 8000c68:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c6a:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c70:	4b09      	ldr	r3, [pc, #36]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c76:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c7c:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c82:	4805      	ldr	r0, [pc, #20]	; (8000c98 <MX_USART3_UART_Init+0x58>)
 8000c84:	f003 fe89 	bl	800499a <HAL_UART_Init>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000c8e:	f000 fa0b 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	200000f8 	.word	0x200000f8
 8000c9c:	40004800 	.word	0x40004800

08000ca0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ca4:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ca6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000caa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cae:	2206      	movs	r2, #6
 8000cb0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000cb8:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cba:	2202      	movs	r2, #2
 8000cbc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000cca:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000cd0:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000ce2:	4805      	ldr	r0, [pc, #20]	; (8000cf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ce4:	f002 f875 	bl	8002dd2 <HAL_PCD_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000cee:	f000 f9db 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	2000017c 	.word	0x2000017c

08000cfc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d02:	4b10      	ldr	r3, [pc, #64]	; (8000d44 <MX_DMA_Init+0x48>)
 8000d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d06:	4a0f      	ldr	r2, [pc, #60]	; (8000d44 <MX_DMA_Init+0x48>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6493      	str	r3, [r2, #72]	; 0x48
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	; (8000d44 <MX_DMA_Init+0x48>)
 8000d10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	200e      	movs	r0, #14
 8000d20:	f000 febd 	bl	8001a9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000d24:	200e      	movs	r0, #14
 8000d26:	f000 fed6 	bl	8001ad6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	200f      	movs	r0, #15
 8000d30:	f000 feb5 	bl	8001a9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000d34:	200f      	movs	r0, #15
 8000d36:	f000 fece 	bl	8001ad6 <HAL_NVIC_EnableIRQ>

}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40021000 	.word	0x40021000

08000d48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	; 0x28
 8000d4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4e:	f107 0314 	add.w	r3, r7, #20
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
 8000d5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d5e:	4bba      	ldr	r3, [pc, #744]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d62:	4ab9      	ldr	r2, [pc, #740]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d64:	f043 0310 	orr.w	r3, r3, #16
 8000d68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d6a:	4bb7      	ldr	r3, [pc, #732]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6e:	f003 0310 	and.w	r3, r3, #16
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d76:	4bb4      	ldr	r3, [pc, #720]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d7a:	4ab3      	ldr	r2, [pc, #716]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d7c:	f043 0304 	orr.w	r3, r3, #4
 8000d80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d82:	4bb1      	ldr	r3, [pc, #708]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d86:	f003 0304 	and.w	r3, r3, #4
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	4bae      	ldr	r3, [pc, #696]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	4aad      	ldr	r2, [pc, #692]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9a:	4bab      	ldr	r3, [pc, #684]	; (8001048 <MX_GPIO_Init+0x300>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da6:	4ba8      	ldr	r3, [pc, #672]	; (8001048 <MX_GPIO_Init+0x300>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	4aa7      	ldr	r2, [pc, #668]	; (8001048 <MX_GPIO_Init+0x300>)
 8000dac:	f043 0302 	orr.w	r3, r3, #2
 8000db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db2:	4ba5      	ldr	r3, [pc, #660]	; (8001048 <MX_GPIO_Init+0x300>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dbe:	4ba2      	ldr	r3, [pc, #648]	; (8001048 <MX_GPIO_Init+0x300>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc2:	4aa1      	ldr	r2, [pc, #644]	; (8001048 <MX_GPIO_Init+0x300>)
 8000dc4:	f043 0308 	orr.w	r3, r3, #8
 8000dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dca:	4b9f      	ldr	r3, [pc, #636]	; (8001048 <MX_GPIO_Init+0x300>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dce:	f003 0308 	and.w	r3, r3, #8
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000ddc:	489b      	ldr	r0, [pc, #620]	; (800104c <MX_GPIO_Init+0x304>)
 8000dde:	f001 fab3 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000de2:	2200      	movs	r2, #0
 8000de4:	f248 1104 	movw	r1, #33028	; 0x8104
 8000de8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dec:	f001 faac 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000df0:	2200      	movs	r2, #0
 8000df2:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000df6:	4896      	ldr	r0, [pc, #600]	; (8001050 <MX_GPIO_Init+0x308>)
 8000df8:	f001 faa6 	bl	8002348 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f241 0181 	movw	r1, #4225	; 0x1081
 8000e02:	4894      	ldr	r0, [pc, #592]	; (8001054 <MX_GPIO_Init+0x30c>)
 8000e04:	f001 faa0 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e0e:	4891      	ldr	r0, [pc, #580]	; (8001054 <MX_GPIO_Init+0x30c>)
 8000e10:	f001 fa9a 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000e1a:	488f      	ldr	r0, [pc, #572]	; (8001058 <MX_GPIO_Init+0x310>)
 8000e1c:	f001 fa94 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e20:	2201      	movs	r2, #1
 8000e22:	2120      	movs	r1, #32
 8000e24:	488a      	ldr	r0, [pc, #552]	; (8001050 <MX_GPIO_Init+0x308>)
 8000e26:	f001 fa8f 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	4887      	ldr	r0, [pc, #540]	; (800104c <MX_GPIO_Init+0x304>)
 8000e30:	f001 fa8a 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000e34:	f240 1315 	movw	r3, #277	; 0x115
 8000e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	487f      	ldr	r0, [pc, #508]	; (800104c <MX_GPIO_Init+0x304>)
 8000e4e:	f001 f8d1 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000e52:	236a      	movs	r3, #106	; 0x6a
 8000e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e56:	4b81      	ldr	r3, [pc, #516]	; (800105c <MX_GPIO_Init+0x314>)
 8000e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	4619      	mov	r1, r3
 8000e64:	4879      	ldr	r0, [pc, #484]	; (800104c <MX_GPIO_Init+0x304>)
 8000e66:	f001 f8c5 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000e6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e70:	4b7b      	ldr	r3, [pc, #492]	; (8001060 <MX_GPIO_Init+0x318>)
 8000e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4876      	ldr	r0, [pc, #472]	; (8001058 <MX_GPIO_Init+0x310>)
 8000e80:	f001 f8b8 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000e84:	233f      	movs	r3, #63	; 0x3f
 8000e86:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e88:	230b      	movs	r3, #11
 8000e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4870      	ldr	r0, [pc, #448]	; (8001058 <MX_GPIO_Init+0x310>)
 8000e98:	f001 f8ac 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000eac:	2308      	movs	r3, #8
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eba:	f001 f89b 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000ebe:	f248 1304 	movw	r3, #33028	; 0x8104
 8000ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eda:	f001 f88b 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000ede:	2308      	movs	r3, #8
 8000ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eea:	2300      	movs	r3, #0
 8000eec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000efc:	f001 f87a 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000f00:	2310      	movs	r3, #16
 8000f02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f04:	230b      	movs	r3, #11
 8000f06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000f0c:	f107 0314 	add.w	r3, r7, #20
 8000f10:	4619      	mov	r1, r3
 8000f12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f16:	f001 f86d 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000f1a:	23e0      	movs	r3, #224	; 0xe0
 8000f1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f2a:	2305      	movs	r3, #5
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f38:	f001 f85c 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f40:	4b46      	ldr	r3, [pc, #280]	; (800105c <MX_GPIO_Init+0x314>)
 8000f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4840      	ldr	r0, [pc, #256]	; (8001050 <MX_GPIO_Init+0x308>)
 8000f50:	f001 f850 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000f54:	2302      	movs	r3, #2
 8000f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f58:	230b      	movs	r3, #11
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	483a      	ldr	r0, [pc, #232]	; (8001050 <MX_GPIO_Init+0x308>)
 8000f68:	f001 f844 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000f6c:	f24f 0334 	movw	r3, #61492	; 0xf034
 8000f70:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f72:	2301      	movs	r3, #1
 8000f74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	4832      	ldr	r0, [pc, #200]	; (8001050 <MX_GPIO_Init+0x308>)
 8000f86:	f001 f835 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000f8a:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8000f8e:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f90:	4b32      	ldr	r3, [pc, #200]	; (800105c <MX_GPIO_Init+0x314>)
 8000f92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f98:	f107 0314 	add.w	r3, r7, #20
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	482d      	ldr	r0, [pc, #180]	; (8001054 <MX_GPIO_Init+0x30c>)
 8000fa0:	f001 f828 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000fa4:	f243 0381 	movw	r3, #12417	; 0x3081
 8000fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4825      	ldr	r0, [pc, #148]	; (8001054 <MX_GPIO_Init+0x30c>)
 8000fbe:	f001 f819 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000fc2:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	481f      	ldr	r0, [pc, #124]	; (8001058 <MX_GPIO_Init+0x310>)
 8000fdc:	f001 f80a 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000fe0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fe6:	4b1d      	ldr	r3, [pc, #116]	; (800105c <MX_GPIO_Init+0x314>)
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4818      	ldr	r0, [pc, #96]	; (8001058 <MX_GPIO_Init+0x310>)
 8000ff6:	f000 fffd 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001006:	2303      	movs	r3, #3
 8001008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800100a:	2305      	movs	r3, #5
 800100c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	480f      	ldr	r0, [pc, #60]	; (8001054 <MX_GPIO_Init+0x30c>)
 8001016:	f000 ffed 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800101a:	2378      	movs	r3, #120	; 0x78
 800101c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001026:	2303      	movs	r3, #3
 8001028:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800102a:	2307      	movs	r3, #7
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	4807      	ldr	r0, [pc, #28]	; (8001054 <MX_GPIO_Init+0x30c>)
 8001036:	f000 ffdd 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 800103a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800103e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001040:	2312      	movs	r3, #18
 8001042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001044:	2301      	movs	r3, #1
 8001046:	e00d      	b.n	8001064 <MX_GPIO_Init+0x31c>
 8001048:	40021000 	.word	0x40021000
 800104c:	48001000 	.word	0x48001000
 8001050:	48000400 	.word	0x48000400
 8001054:	48000c00 	.word	0x48000c00
 8001058:	48000800 	.word	0x48000800
 800105c:	10110000 	.word	0x10110000
 8001060:	10210000 	.word	0x10210000
 8001064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001066:	2303      	movs	r3, #3
 8001068:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800106a:	2304      	movs	r3, #4
 800106c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	480b      	ldr	r0, [pc, #44]	; (80010a4 <MX_GPIO_Init+0x35c>)
 8001076:	f000 ffbd 	bl	8001ff4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	2017      	movs	r0, #23
 8001080:	f000 fd0d 	bl	8001a9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001084:	2017      	movs	r0, #23
 8001086:	f000 fd26 	bl	8001ad6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2100      	movs	r1, #0
 800108e:	2028      	movs	r0, #40	; 0x28
 8001090:	f000 fd05 	bl	8001a9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001094:	2028      	movs	r0, #40	; 0x28
 8001096:	f000 fd1e 	bl	8001ad6 <HAL_NVIC_EnableIRQ>

}
 800109a:	bf00      	nop
 800109c:	3728      	adds	r7, #40	; 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	48000400 	.word	0x48000400

080010a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010ac:	b672      	cpsid	i
}
 80010ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <Error_Handler+0x8>
	...

080010b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <HAL_MspInit+0x44>)
 80010bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010be:	4a0e      	ldr	r2, [pc, #56]	; (80010f8 <HAL_MspInit+0x44>)
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	6613      	str	r3, [r2, #96]	; 0x60
 80010c6:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <HAL_MspInit+0x44>)
 80010c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d2:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <HAL_MspInit+0x44>)
 80010d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d6:	4a08      	ldr	r2, [pc, #32]	; (80010f8 <HAL_MspInit+0x44>)
 80010d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010dc:	6593      	str	r3, [r2, #88]	; 0x58
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <HAL_MspInit+0x44>)
 80010e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000

080010fc <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001114:	4b1a      	ldr	r3, [pc, #104]	; (8001180 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d12d      	bne.n	8001178 <HAL_DFSDM_ChannelMspInit+0x7c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800111c:	4b19      	ldr	r3, [pc, #100]	; (8001184 <HAL_DFSDM_ChannelMspInit+0x88>)
 800111e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001120:	4a18      	ldr	r2, [pc, #96]	; (8001184 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001122:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001126:	6613      	str	r3, [r2, #96]	; 0x60
 8001128:	4b16      	ldr	r3, [pc, #88]	; (8001184 <HAL_DFSDM_ChannelMspInit+0x88>)
 800112a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800112c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001130:	613b      	str	r3, [r7, #16]
 8001132:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001134:	4b13      	ldr	r3, [pc, #76]	; (8001184 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001138:	4a12      	ldr	r2, [pc, #72]	; (8001184 <HAL_DFSDM_ChannelMspInit+0x88>)
 800113a:	f043 0310 	orr.w	r3, r3, #16
 800113e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001140:	4b10      	ldr	r3, [pc, #64]	; (8001184 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001144:	f003 0310 	and.w	r3, r3, #16
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800114c:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	2302      	movs	r3, #2
 8001154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800115e:	2306      	movs	r3, #6
 8001160:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	4807      	ldr	r0, [pc, #28]	; (8001188 <HAL_DFSDM_ChannelMspInit+0x8c>)
 800116a:	f000 ff43 	bl	8001ff4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800116e:	4b04      	ldr	r3, [pc, #16]	; (8001180 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	3301      	adds	r3, #1
 8001174:	4a02      	ldr	r2, [pc, #8]	; (8001180 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001176:	6013      	str	r3, [r2, #0]
  }

}
 8001178:	bf00      	nop
 800117a:	3728      	adds	r7, #40	; 0x28
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	2000008c 	.word	0x2000008c
 8001184:	40021000 	.word	0x40021000
 8001188:	48001000 	.word	0x48001000

0800118c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	; 0x28
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a45      	ldr	r2, [pc, #276]	; (80012c0 <HAL_I2C_MspInit+0x134>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	f040 8083 	bne.w	80012b6 <HAL_I2C_MspInit+0x12a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b0:	4b44      	ldr	r3, [pc, #272]	; (80012c4 <HAL_I2C_MspInit+0x138>)
 80011b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b4:	4a43      	ldr	r2, [pc, #268]	; (80012c4 <HAL_I2C_MspInit+0x138>)
 80011b6:	f043 0302 	orr.w	r3, r3, #2
 80011ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011bc:	4b41      	ldr	r3, [pc, #260]	; (80012c4 <HAL_I2C_MspInit+0x138>)
 80011be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80011c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ce:	2312      	movs	r3, #18
 80011d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d6:	2303      	movs	r3, #3
 80011d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80011da:	2304      	movs	r3, #4
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	4838      	ldr	r0, [pc, #224]	; (80012c8 <HAL_I2C_MspInit+0x13c>)
 80011e6:	f000 ff05 	bl	8001ff4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80011ea:	4b36      	ldr	r3, [pc, #216]	; (80012c4 <HAL_I2C_MspInit+0x138>)
 80011ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ee:	4a35      	ldr	r2, [pc, #212]	; (80012c4 <HAL_I2C_MspInit+0x138>)
 80011f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011f4:	6593      	str	r3, [r2, #88]	; 0x58
 80011f6:	4b33      	ldr	r3, [pc, #204]	; (80012c4 <HAL_I2C_MspInit+0x138>)
 80011f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8001202:	4b32      	ldr	r3, [pc, #200]	; (80012cc <HAL_I2C_MspInit+0x140>)
 8001204:	4a32      	ldr	r2, [pc, #200]	; (80012d0 <HAL_I2C_MspInit+0x144>)
 8001206:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_3;
 8001208:	4b30      	ldr	r3, [pc, #192]	; (80012cc <HAL_I2C_MspInit+0x140>)
 800120a:	2203      	movs	r2, #3
 800120c:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800120e:	4b2f      	ldr	r3, [pc, #188]	; (80012cc <HAL_I2C_MspInit+0x140>)
 8001210:	2210      	movs	r2, #16
 8001212:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001214:	4b2d      	ldr	r3, [pc, #180]	; (80012cc <HAL_I2C_MspInit+0x140>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800121a:	4b2c      	ldr	r3, [pc, #176]	; (80012cc <HAL_I2C_MspInit+0x140>)
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001220:	4b2a      	ldr	r3, [pc, #168]	; (80012cc <HAL_I2C_MspInit+0x140>)
 8001222:	2200      	movs	r2, #0
 8001224:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001226:	4b29      	ldr	r3, [pc, #164]	; (80012cc <HAL_I2C_MspInit+0x140>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 800122c:	4b27      	ldr	r3, [pc, #156]	; (80012cc <HAL_I2C_MspInit+0x140>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001232:	4b26      	ldr	r3, [pc, #152]	; (80012cc <HAL_I2C_MspInit+0x140>)
 8001234:	2200      	movs	r2, #0
 8001236:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001238:	4824      	ldr	r0, [pc, #144]	; (80012cc <HAL_I2C_MspInit+0x140>)
 800123a:	f000 fd73 	bl	8001d24 <HAL_DMA_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <HAL_I2C_MspInit+0xbc>
    {
      Error_Handler();
 8001244:	f7ff ff30 	bl	80010a8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a20      	ldr	r2, [pc, #128]	; (80012cc <HAL_I2C_MspInit+0x140>)
 800124c:	639a      	str	r2, [r3, #56]	; 0x38
 800124e:	4a1f      	ldr	r2, [pc, #124]	; (80012cc <HAL_I2C_MspInit+0x140>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8001254:	4b1f      	ldr	r3, [pc, #124]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 8001256:	4a20      	ldr	r2, [pc, #128]	; (80012d8 <HAL_I2C_MspInit+0x14c>)
 8001258:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_3;
 800125a:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 800125c:	2203      	movs	r2, #3
 800125e:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001260:	4b1c      	ldr	r3, [pc, #112]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001266:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800126c:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 800126e:	2280      	movs	r2, #128	; 0x80
 8001270:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001272:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 8001274:	2200      	movs	r2, #0
 8001276:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001278:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 8001280:	2200      	movs	r2, #0
 8001282:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 8001286:	2200      	movs	r2, #0
 8001288:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 800128a:	4812      	ldr	r0, [pc, #72]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 800128c:	f000 fd4a 	bl	8001d24 <HAL_DMA_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8001296:	f7ff ff07 	bl	80010a8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a0d      	ldr	r2, [pc, #52]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 800129e:	63da      	str	r2, [r3, #60]	; 0x3c
 80012a0:	4a0c      	ldr	r2, [pc, #48]	; (80012d4 <HAL_I2C_MspInit+0x148>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	2021      	movs	r0, #33	; 0x21
 80012ac:	f000 fbf7 	bl	8001a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80012b0:	2021      	movs	r0, #33	; 0x21
 80012b2:	f000 fc10 	bl	8001ad6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80012b6:	bf00      	nop
 80012b8:	3728      	adds	r7, #40	; 0x28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40005800 	.word	0x40005800
 80012c4:	40021000 	.word	0x40021000
 80012c8:	48000400 	.word	0x48000400
 80012cc:	2000067c 	.word	0x2000067c
 80012d0:	40020044 	.word	0x40020044
 80012d4:	20000634 	.word	0x20000634
 80012d8:	40020058 	.word	0x40020058

080012dc <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08a      	sub	sp, #40	; 0x28
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a17      	ldr	r2, [pc, #92]	; (8001358 <HAL_QSPI_MspInit+0x7c>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d128      	bne.n	8001350 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80012fe:	4b17      	ldr	r3, [pc, #92]	; (800135c <HAL_QSPI_MspInit+0x80>)
 8001300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001302:	4a16      	ldr	r2, [pc, #88]	; (800135c <HAL_QSPI_MspInit+0x80>)
 8001304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001308:	6513      	str	r3, [r2, #80]	; 0x50
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <HAL_QSPI_MspInit+0x80>)
 800130c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800130e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001316:	4b11      	ldr	r3, [pc, #68]	; (800135c <HAL_QSPI_MspInit+0x80>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	4a10      	ldr	r2, [pc, #64]	; (800135c <HAL_QSPI_MspInit+0x80>)
 800131c:	f043 0310 	orr.w	r3, r3, #16
 8001320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001322:	4b0e      	ldr	r3, [pc, #56]	; (800135c <HAL_QSPI_MspInit+0x80>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	f003 0310 	and.w	r3, r3, #16
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800132e:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001332:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133c:	2303      	movs	r3, #3
 800133e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001340:	230a      	movs	r3, #10
 8001342:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	4619      	mov	r1, r3
 800134a:	4805      	ldr	r0, [pc, #20]	; (8001360 <HAL_QSPI_MspInit+0x84>)
 800134c:	f000 fe52 	bl	8001ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001350:	bf00      	nop
 8001352:	3728      	adds	r7, #40	; 0x28
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	a0001000 	.word	0xa0001000
 800135c:	40021000 	.word	0x40021000
 8001360:	48001000 	.word	0x48001000

08001364 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	; 0x28
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a17      	ldr	r2, [pc, #92]	; (80013e0 <HAL_SPI_MspInit+0x7c>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d128      	bne.n	80013d8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001386:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <HAL_SPI_MspInit+0x80>)
 8001388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800138a:	4a16      	ldr	r2, [pc, #88]	; (80013e4 <HAL_SPI_MspInit+0x80>)
 800138c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001390:	6593      	str	r3, [r2, #88]	; 0x58
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <HAL_SPI_MspInit+0x80>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001396:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <HAL_SPI_MspInit+0x80>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a2:	4a10      	ldr	r2, [pc, #64]	; (80013e4 <HAL_SPI_MspInit+0x80>)
 80013a4:	f043 0304 	orr.w	r3, r3, #4
 80013a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013aa:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <HAL_SPI_MspInit+0x80>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80013b6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80013ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013bc:	2302      	movs	r3, #2
 80013be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c4:	2303      	movs	r3, #3
 80013c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013c8:	2306      	movs	r3, #6
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4805      	ldr	r0, [pc, #20]	; (80013e8 <HAL_SPI_MspInit+0x84>)
 80013d4:	f000 fe0e 	bl	8001ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80013d8:	bf00      	nop
 80013da:	3728      	adds	r7, #40	; 0x28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40003c00 	.word	0x40003c00
 80013e4:	40021000 	.word	0x40021000
 80013e8:	48000800 	.word	0x48000800

080013ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08c      	sub	sp, #48	; 0x30
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a2e      	ldr	r2, [pc, #184]	; (80014c4 <HAL_UART_MspInit+0xd8>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d128      	bne.n	8001460 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800140e:	4b2e      	ldr	r3, [pc, #184]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001410:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001412:	4a2d      	ldr	r2, [pc, #180]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001418:	6613      	str	r3, [r2, #96]	; 0x60
 800141a:	4b2b      	ldr	r3, [pc, #172]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 800141c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800141e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001422:	61bb      	str	r3, [r7, #24]
 8001424:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	4b28      	ldr	r3, [pc, #160]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142a:	4a27      	ldr	r2, [pc, #156]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 800142c:	f043 0302 	orr.w	r3, r3, #2
 8001430:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001432:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800143e:	23c0      	movs	r3, #192	; 0xc0
 8001440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001442:	2302      	movs	r3, #2
 8001444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144a:	2303      	movs	r3, #3
 800144c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800144e:	2307      	movs	r3, #7
 8001450:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001452:	f107 031c 	add.w	r3, r7, #28
 8001456:	4619      	mov	r1, r3
 8001458:	481c      	ldr	r0, [pc, #112]	; (80014cc <HAL_UART_MspInit+0xe0>)
 800145a:	f000 fdcb 	bl	8001ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800145e:	e02d      	b.n	80014bc <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a1a      	ldr	r2, [pc, #104]	; (80014d0 <HAL_UART_MspInit+0xe4>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d128      	bne.n	80014bc <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800146a:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 800146c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800146e:	4a16      	ldr	r2, [pc, #88]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001474:	6593      	str	r3, [r2, #88]	; 0x58
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001482:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	4a10      	ldr	r2, [pc, #64]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001488:	f043 0308 	orr.w	r3, r3, #8
 800148c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148e:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <HAL_UART_MspInit+0xdc>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	f003 0308 	and.w	r3, r3, #8
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800149a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a0:	2302      	movs	r3, #2
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a8:	2303      	movs	r3, #3
 80014aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014ac:	2307      	movs	r3, #7
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b0:	f107 031c 	add.w	r3, r7, #28
 80014b4:	4619      	mov	r1, r3
 80014b6:	4807      	ldr	r0, [pc, #28]	; (80014d4 <HAL_UART_MspInit+0xe8>)
 80014b8:	f000 fd9c 	bl	8001ff4 <HAL_GPIO_Init>
}
 80014bc:	bf00      	nop
 80014be:	3730      	adds	r7, #48	; 0x30
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40013800 	.word	0x40013800
 80014c8:	40021000 	.word	0x40021000
 80014cc:	48000400 	.word	0x48000400
 80014d0:	40004800 	.word	0x40004800
 80014d4:	48000c00 	.word	0x48000c00

080014d8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014f8:	d154      	bne.n	80015a4 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fa:	4b2c      	ldr	r3, [pc, #176]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fe:	4a2b      	ldr	r2, [pc, #172]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001506:	4b29      	ldr	r3, [pc, #164]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001518:	2300      	movs	r3, #0
 800151a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	4619      	mov	r1, r3
 8001526:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800152a:	f000 fd63 	bl	8001ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800152e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001534:	2302      	movs	r3, #2
 8001536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153c:	2303      	movs	r3, #3
 800153e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001540:	230a      	movs	r3, #10
 8001542:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800154e:	f000 fd51 	bl	8001ff4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001552:	4b16      	ldr	r3, [pc, #88]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001556:	4a15      	ldr	r2, [pc, #84]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001558:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800155c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800155e:	4b13      	ldr	r3, [pc, #76]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001562:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 800156c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d114      	bne.n	80015a0 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b0d      	ldr	r3, [pc, #52]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157a:	4a0c      	ldr	r2, [pc, #48]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001580:	6593      	str	r3, [r2, #88]	; 0x58
 8001582:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800158e:	f001 fddd 	bl	800314c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001596:	4a05      	ldr	r2, [pc, #20]	; (80015ac <HAL_PCD_MspInit+0xd4>)
 8001598:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800159c:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800159e:	e001      	b.n	80015a4 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 80015a0:	f001 fdd4 	bl	800314c <HAL_PWREx_EnableVddUSB>
}
 80015a4:	bf00      	nop
 80015a6:	3728      	adds	r7, #40	; 0x28
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40021000 	.word	0x40021000

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b4:	e7fe      	b.n	80015b4 <NMI_Handler+0x4>

080015b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b6:	b480      	push	{r7}
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ba:	e7fe      	b.n	80015ba <HardFault_Handler+0x4>

080015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c0:	e7fe      	b.n	80015c0 <MemManage_Handler+0x4>

080015c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c6:	e7fe      	b.n	80015c6 <BusFault_Handler+0x4>

080015c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015cc:	e7fe      	b.n	80015cc <UsageFault_Handler+0x4>

080015ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fc:	f000 f930 	bl	8001860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}

08001604 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8001608:	4802      	ldr	r0, [pc, #8]	; (8001614 <DMA1_Channel4_IRQHandler+0x10>)
 800160a:	f000 fc43 	bl	8001e94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	2000067c 	.word	0x2000067c

08001618 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <DMA1_Channel5_IRQHandler+0x10>)
 800161e:	f000 fc39 	bl	8001e94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000634 	.word	0x20000634

0800162c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001630:	2020      	movs	r0, #32
 8001632:	f000 fea1 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001636:	2040      	movs	r0, #64	; 0x40
 8001638:	f000 fe9e 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800163c:	2080      	movs	r0, #128	; 0x80
 800163e:	f000 fe9b 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001642:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001646:	f000 fe97 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <I2C2_EV_IRQHandler+0x10>)
 8001656:	f001 f92b 	bl	80028b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000584 	.word	0x20000584

08001664 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001668:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800166c:	f000 fe84 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001670:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001674:	f000 fe80 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001678:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800167c:	f000 fe7c 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001680:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001684:	f000 fe78 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001688:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800168c:	f000 fe74 	bl	8002378 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}

08001694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800169c:	4a14      	ldr	r2, [pc, #80]	; (80016f0 <_sbrk+0x5c>)
 800169e:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <_sbrk+0x60>)
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a8:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <_sbrk+0x64>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d102      	bne.n	80016b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b0:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <_sbrk+0x64>)
 80016b2:	4a12      	ldr	r2, [pc, #72]	; (80016fc <_sbrk+0x68>)
 80016b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <_sbrk+0x64>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d207      	bcs.n	80016d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c4:	f004 f976 	bl	80059b4 <__errno>
 80016c8:	4603      	mov	r3, r0
 80016ca:	220c      	movs	r2, #12
 80016cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ce:	f04f 33ff 	mov.w	r3, #4294967295
 80016d2:	e009      	b.n	80016e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d4:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <_sbrk+0x64>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016da:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <_sbrk+0x64>)
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4413      	add	r3, r2
 80016e2:	4a05      	ldr	r2, [pc, #20]	; (80016f8 <_sbrk+0x64>)
 80016e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016e6:	68fb      	ldr	r3, [r7, #12]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20018000 	.word	0x20018000
 80016f4:	00000400 	.word	0x00000400
 80016f8:	20000090 	.word	0x20000090
 80016fc:	200007a0 	.word	0x200007a0

08001700 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001704:	4b15      	ldr	r3, [pc, #84]	; (800175c <SystemInit+0x5c>)
 8001706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800170a:	4a14      	ldr	r2, [pc, #80]	; (800175c <SystemInit+0x5c>)
 800170c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <SystemInit+0x60>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a11      	ldr	r2, [pc, #68]	; (8001760 <SystemInit+0x60>)
 800171a:	f043 0301 	orr.w	r3, r3, #1
 800171e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <SystemInit+0x60>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <SystemInit+0x60>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a0d      	ldr	r2, [pc, #52]	; (8001760 <SystemInit+0x60>)
 800172c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001730:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001734:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001736:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <SystemInit+0x60>)
 8001738:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800173c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <SystemInit+0x60>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a07      	ldr	r2, [pc, #28]	; (8001760 <SystemInit+0x60>)
 8001744:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001748:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800174a:	4b05      	ldr	r3, [pc, #20]	; (8001760 <SystemInit+0x60>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed00 	.word	0xe000ed00
 8001760:	40021000 	.word	0x40021000

08001764 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001764:	f8df d034 	ldr.w	sp, [pc, #52]	; 800179c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001768:	f7ff ffca 	bl	8001700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800176c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800176e:	e003      	b.n	8001778 <LoopCopyDataInit>

08001770 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001770:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001772:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001774:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001776:	3104      	adds	r1, #4

08001778 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001778:	480a      	ldr	r0, [pc, #40]	; (80017a4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800177a:	4b0b      	ldr	r3, [pc, #44]	; (80017a8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800177c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800177e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001780:	d3f6      	bcc.n	8001770 <CopyDataInit>
	ldr	r2, =_sbss
 8001782:	4a0a      	ldr	r2, [pc, #40]	; (80017ac <LoopForever+0x12>)
	b	LoopFillZerobss
 8001784:	e002      	b.n	800178c <LoopFillZerobss>

08001786 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001786:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001788:	f842 3b04 	str.w	r3, [r2], #4

0800178c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <LoopForever+0x16>)
	cmp	r2, r3
 800178e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001790:	d3f9      	bcc.n	8001786 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001792:	f004 f915 	bl	80059c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001796:	f7ff f80f 	bl	80007b8 <main>

0800179a <LoopForever>:

LoopForever:
    b LoopForever
 800179a:	e7fe      	b.n	800179a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800179c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80017a0:	08006400 	.word	0x08006400
	ldr	r0, =_sdata
 80017a4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80017a8:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 80017ac:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 80017b0:	200007a0 	.word	0x200007a0

080017b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017b4:	e7fe      	b.n	80017b4 <ADC1_2_IRQHandler>

080017b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017bc:	2300      	movs	r3, #0
 80017be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c0:	2003      	movs	r0, #3
 80017c2:	f000 f961 	bl	8001a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017c6:	2000      	movs	r0, #0
 80017c8:	f000 f80e 	bl	80017e8 <HAL_InitTick>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d002      	beq.n	80017d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	71fb      	strb	r3, [r7, #7]
 80017d6:	e001      	b.n	80017dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017d8:	f7ff fc6c 	bl	80010b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017dc:	79fb      	ldrb	r3, [r7, #7]
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017f0:	2300      	movs	r3, #0
 80017f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017f4:	4b17      	ldr	r3, [pc, #92]	; (8001854 <HAL_InitTick+0x6c>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d023      	beq.n	8001844 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017fc:	4b16      	ldr	r3, [pc, #88]	; (8001858 <HAL_InitTick+0x70>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4b14      	ldr	r3, [pc, #80]	; (8001854 <HAL_InitTick+0x6c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	4619      	mov	r1, r3
 8001806:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800180a:	fbb3 f3f1 	udiv	r3, r3, r1
 800180e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001812:	4618      	mov	r0, r3
 8001814:	f000 f96d 	bl	8001af2 <HAL_SYSTICK_Config>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10f      	bne.n	800183e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b0f      	cmp	r3, #15
 8001822:	d809      	bhi.n	8001838 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001824:	2200      	movs	r2, #0
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	f04f 30ff 	mov.w	r0, #4294967295
 800182c:	f000 f937 	bl	8001a9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001830:	4a0a      	ldr	r2, [pc, #40]	; (800185c <HAL_InitTick+0x74>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e007      	b.n	8001848 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	73fb      	strb	r3, [r7, #15]
 800183c:	e004      	b.n	8001848 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	73fb      	strb	r3, [r7, #15]
 8001842:	e001      	b.n	8001848 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001848:	7bfb      	ldrb	r3, [r7, #15]
}
 800184a:	4618      	mov	r0, r3
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000008 	.word	0x20000008
 8001858:	20000000 	.word	0x20000000
 800185c:	20000004 	.word	0x20000004

08001860 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <HAL_IncTick+0x20>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	461a      	mov	r2, r3
 800186a:	4b06      	ldr	r3, [pc, #24]	; (8001884 <HAL_IncTick+0x24>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4413      	add	r3, r2
 8001870:	4a04      	ldr	r2, [pc, #16]	; (8001884 <HAL_IncTick+0x24>)
 8001872:	6013      	str	r3, [r2, #0]
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	20000008 	.word	0x20000008
 8001884:	2000078c 	.word	0x2000078c

08001888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  return uwTick;
 800188c:	4b03      	ldr	r3, [pc, #12]	; (800189c <HAL_GetTick+0x14>)
 800188e:	681b      	ldr	r3, [r3, #0]
}
 8001890:	4618      	mov	r0, r3
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	2000078c 	.word	0x2000078c

080018a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f7ff ffee 	bl	8001888 <HAL_GetTick>
 80018ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b8:	d005      	beq.n	80018c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018ba:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <HAL_Delay+0x44>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	4413      	add	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018c6:	bf00      	nop
 80018c8:	f7ff ffde 	bl	8001888 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d8f7      	bhi.n	80018c8 <HAL_Delay+0x28>
  {
  }
}
 80018d8:	bf00      	nop
 80018da:	bf00      	nop
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000008 	.word	0x20000008

080018e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <__NVIC_SetPriorityGrouping+0x44>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001904:	4013      	ands	r3, r2
 8001906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001910:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800191a:	4a04      	ldr	r2, [pc, #16]	; (800192c <__NVIC_SetPriorityGrouping+0x44>)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	60d3      	str	r3, [r2, #12]
}
 8001920:	bf00      	nop
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001934:	4b04      	ldr	r3, [pc, #16]	; (8001948 <__NVIC_GetPriorityGrouping+0x18>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	0a1b      	lsrs	r3, r3, #8
 800193a:	f003 0307 	and.w	r3, r3, #7
}
 800193e:	4618      	mov	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	2b00      	cmp	r3, #0
 800195c:	db0b      	blt.n	8001976 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	f003 021f 	and.w	r2, r3, #31
 8001964:	4907      	ldr	r1, [pc, #28]	; (8001984 <__NVIC_EnableIRQ+0x38>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	095b      	lsrs	r3, r3, #5
 800196c:	2001      	movs	r0, #1
 800196e:	fa00 f202 	lsl.w	r2, r0, r2
 8001972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000e100 	.word	0xe000e100

08001988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	db0a      	blt.n	80019b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	490c      	ldr	r1, [pc, #48]	; (80019d4 <__NVIC_SetPriority+0x4c>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	0112      	lsls	r2, r2, #4
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	440b      	add	r3, r1
 80019ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b0:	e00a      	b.n	80019c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4908      	ldr	r1, [pc, #32]	; (80019d8 <__NVIC_SetPriority+0x50>)
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	3b04      	subs	r3, #4
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	440b      	add	r3, r1
 80019c6:	761a      	strb	r2, [r3, #24]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000e100 	.word	0xe000e100
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	f1c3 0307 	rsb	r3, r3, #7
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	bf28      	it	cs
 80019fa:	2304      	movcs	r3, #4
 80019fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3304      	adds	r3, #4
 8001a02:	2b06      	cmp	r3, #6
 8001a04:	d902      	bls.n	8001a0c <NVIC_EncodePriority+0x30>
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3b03      	subs	r3, #3
 8001a0a:	e000      	b.n	8001a0e <NVIC_EncodePriority+0x32>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	f04f 32ff 	mov.w	r2, #4294967295
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	401a      	ands	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a24:	f04f 31ff 	mov.w	r1, #4294967295
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2e:	43d9      	mvns	r1, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	4313      	orrs	r3, r2
         );
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3724      	adds	r7, #36	; 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a54:	d301      	bcc.n	8001a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a56:	2301      	movs	r3, #1
 8001a58:	e00f      	b.n	8001a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5a:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <SysTick_Config+0x40>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a62:	210f      	movs	r1, #15
 8001a64:	f04f 30ff 	mov.w	r0, #4294967295
 8001a68:	f7ff ff8e 	bl	8001988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <SysTick_Config+0x40>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a72:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <SysTick_Config+0x40>)
 8001a74:	2207      	movs	r2, #7
 8001a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	e000e010 	.word	0xe000e010

08001a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ff29 	bl	80018e8 <__NVIC_SetPriorityGrouping>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
 8001aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab0:	f7ff ff3e 	bl	8001930 <__NVIC_GetPriorityGrouping>
 8001ab4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	68b9      	ldr	r1, [r7, #8]
 8001aba:	6978      	ldr	r0, [r7, #20]
 8001abc:	f7ff ff8e 	bl	80019dc <NVIC_EncodePriority>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff5d 	bl	8001988 <__NVIC_SetPriority>
}
 8001ace:	bf00      	nop
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff31 	bl	800194c <__NVIC_EnableIRQ>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b082      	sub	sp, #8
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ffa2 	bl	8001a44 <SysTick_Config>
 8001b00:	4603      	mov	r3, r0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e0ac      	b.n	8001c78 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f8b2 	bl	8001c8c <DFSDM_GetChannelFromInstance>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	4a55      	ldr	r2, [pc, #340]	; (8001c80 <HAL_DFSDM_ChannelInit+0x174>)
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e09f      	b.n	8001c78 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff fadf 	bl	80010fc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001b3e:	4b51      	ldr	r3, [pc, #324]	; (8001c84 <HAL_DFSDM_ChannelInit+0x178>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	4a4f      	ldr	r2, [pc, #316]	; (8001c84 <HAL_DFSDM_ChannelInit+0x178>)
 8001b46:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001b48:	4b4e      	ldr	r3, [pc, #312]	; (8001c84 <HAL_DFSDM_ChannelInit+0x178>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d125      	bne.n	8001b9c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001b50:	4b4d      	ldr	r3, [pc, #308]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a4c      	ldr	r2, [pc, #304]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001b5a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001b5c:	4b4a      	ldr	r3, [pc, #296]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	4948      	ldr	r1, [pc, #288]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001b6a:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a46      	ldr	r2, [pc, #280]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b70:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001b74:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	791b      	ldrb	r3, [r3, #4]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d108      	bne.n	8001b90 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001b7e:	4b42      	ldr	r3, [pc, #264]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	041b      	lsls	r3, r3, #16
 8001b8a:	493f      	ldr	r1, [pc, #252]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001b90:	4b3d      	ldr	r3, [pc, #244]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a3c      	ldr	r2, [pc, #240]	; (8001c88 <HAL_DFSDM_ChannelInit+0x17c>)
 8001b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001b9a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001baa:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6819      	ldr	r1, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001bba:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001bc0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f022 020f 	bic.w	r2, r2, #15
 8001bd8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6819      	ldr	r1, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001be8:	431a      	orrs	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001c00:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	6899      	ldr	r1, [r3, #8]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c10:	3b01      	subs	r3, #1
 8001c12:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001c14:	431a      	orrs	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	685a      	ldr	r2, [r3, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f002 0207 	and.w	r2, r2, #7
 8001c2c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	6859      	ldr	r1, [r3, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c38:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001c40:	431a      	orrs	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c58:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f810 	bl	8001c8c <DFSDM_GetChannelFromInstance>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	4904      	ldr	r1, [pc, #16]	; (8001c80 <HAL_DFSDM_ChannelInit+0x174>)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000098 	.word	0x20000098
 8001c84:	20000094 	.word	0x20000094
 8001c88:	40016000 	.word	0x40016000

08001c8c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a1c      	ldr	r2, [pc, #112]	; (8001d08 <DFSDM_GetChannelFromInstance+0x7c>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d102      	bne.n	8001ca2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	e02b      	b.n	8001cfa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a19      	ldr	r2, [pc, #100]	; (8001d0c <DFSDM_GetChannelFromInstance+0x80>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d102      	bne.n	8001cb0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001caa:	2301      	movs	r3, #1
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	e024      	b.n	8001cfa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a17      	ldr	r2, [pc, #92]	; (8001d10 <DFSDM_GetChannelFromInstance+0x84>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d102      	bne.n	8001cbe <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	e01d      	b.n	8001cfa <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a14      	ldr	r2, [pc, #80]	; (8001d14 <DFSDM_GetChannelFromInstance+0x88>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d102      	bne.n	8001ccc <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	e016      	b.n	8001cfa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a12      	ldr	r2, [pc, #72]	; (8001d18 <DFSDM_GetChannelFromInstance+0x8c>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d102      	bne.n	8001cda <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001cd4:	2305      	movs	r3, #5
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	e00f      	b.n	8001cfa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a0f      	ldr	r2, [pc, #60]	; (8001d1c <DFSDM_GetChannelFromInstance+0x90>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d102      	bne.n	8001ce8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001ce2:	2306      	movs	r3, #6
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	e008      	b.n	8001cfa <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a0d      	ldr	r2, [pc, #52]	; (8001d20 <DFSDM_GetChannelFromInstance+0x94>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d102      	bne.n	8001cf6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001cf0:	2307      	movs	r3, #7
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	e001      	b.n	8001cfa <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	40016000 	.word	0x40016000
 8001d0c:	40016020 	.word	0x40016020
 8001d10:	40016040 	.word	0x40016040
 8001d14:	40016080 	.word	0x40016080
 8001d18:	400160a0 	.word	0x400160a0
 8001d1c:	400160c0 	.word	0x400160c0
 8001d20:	400160e0 	.word	0x400160e0

08001d24 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e098      	b.n	8001e68 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	4b4d      	ldr	r3, [pc, #308]	; (8001e74 <HAL_DMA_Init+0x150>)
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d80f      	bhi.n	8001d62 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	4b4b      	ldr	r3, [pc, #300]	; (8001e78 <HAL_DMA_Init+0x154>)
 8001d4a:	4413      	add	r3, r2
 8001d4c:	4a4b      	ldr	r2, [pc, #300]	; (8001e7c <HAL_DMA_Init+0x158>)
 8001d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d52:	091b      	lsrs	r3, r3, #4
 8001d54:	009a      	lsls	r2, r3, #2
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a48      	ldr	r2, [pc, #288]	; (8001e80 <HAL_DMA_Init+0x15c>)
 8001d5e:	641a      	str	r2, [r3, #64]	; 0x40
 8001d60:	e00e      	b.n	8001d80 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	4b46      	ldr	r3, [pc, #280]	; (8001e84 <HAL_DMA_Init+0x160>)
 8001d6a:	4413      	add	r3, r2
 8001d6c:	4a43      	ldr	r2, [pc, #268]	; (8001e7c <HAL_DMA_Init+0x158>)
 8001d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d72:	091b      	lsrs	r3, r3, #4
 8001d74:	009a      	lsls	r2, r3, #2
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a42      	ldr	r2, [pc, #264]	; (8001e88 <HAL_DMA_Init+0x164>)
 8001d7e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a1b      	ldr	r3, [r3, #32]
 8001dc2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001dda:	d039      	beq.n	8001e50 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	4a27      	ldr	r2, [pc, #156]	; (8001e80 <HAL_DMA_Init+0x15c>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d11a      	bne.n	8001e1c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001de6:	4b29      	ldr	r3, [pc, #164]	; (8001e8c <HAL_DMA_Init+0x168>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dee:	f003 031c 	and.w	r3, r3, #28
 8001df2:	210f      	movs	r1, #15
 8001df4:	fa01 f303 	lsl.w	r3, r1, r3
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	4924      	ldr	r1, [pc, #144]	; (8001e8c <HAL_DMA_Init+0x168>)
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e00:	4b22      	ldr	r3, [pc, #136]	; (8001e8c <HAL_DMA_Init+0x168>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6859      	ldr	r1, [r3, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0c:	f003 031c 	and.w	r3, r3, #28
 8001e10:	fa01 f303 	lsl.w	r3, r1, r3
 8001e14:	491d      	ldr	r1, [pc, #116]	; (8001e8c <HAL_DMA_Init+0x168>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]
 8001e1a:	e019      	b.n	8001e50 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e1c:	4b1c      	ldr	r3, [pc, #112]	; (8001e90 <HAL_DMA_Init+0x16c>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e24:	f003 031c 	and.w	r3, r3, #28
 8001e28:	210f      	movs	r1, #15
 8001e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	4917      	ldr	r1, [pc, #92]	; (8001e90 <HAL_DMA_Init+0x16c>)
 8001e32:	4013      	ands	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e36:	4b16      	ldr	r3, [pc, #88]	; (8001e90 <HAL_DMA_Init+0x16c>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6859      	ldr	r1, [r3, #4]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f003 031c 	and.w	r3, r3, #28
 8001e46:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4a:	4911      	ldr	r1, [pc, #68]	; (8001e90 <HAL_DMA_Init+0x16c>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	40020407 	.word	0x40020407
 8001e78:	bffdfff8 	.word	0xbffdfff8
 8001e7c:	cccccccd 	.word	0xcccccccd
 8001e80:	40020000 	.word	0x40020000
 8001e84:	bffdfbf8 	.word	0xbffdfbf8
 8001e88:	40020400 	.word	0x40020400
 8001e8c:	400200a8 	.word	0x400200a8
 8001e90:	400204a8 	.word	0x400204a8

08001e94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb0:	f003 031c 	and.w	r3, r3, #28
 8001eb4:	2204      	movs	r2, #4
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d026      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x7a>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d021      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0320 	and.w	r3, r3, #32
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d107      	bne.n	8001ee8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 0204 	bic.w	r2, r2, #4
 8001ee6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eec:	f003 021c 	and.w	r2, r3, #28
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef4:	2104      	movs	r1, #4
 8001ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8001efa:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d071      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001f0c:	e06c      	b.n	8001fe8 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f12:	f003 031c 	and.w	r3, r3, #28
 8001f16:	2202      	movs	r2, #2
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d02e      	beq.n	8001f80 <HAL_DMA_IRQHandler+0xec>
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d029      	beq.n	8001f80 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0320 	and.w	r3, r3, #32
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10b      	bne.n	8001f52 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 020a 	bic.w	r2, r2, #10
 8001f48:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	f003 021c 	and.w	r2, r3, #28
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	2102      	movs	r1, #2
 8001f60:	fa01 f202 	lsl.w	r2, r1, r2
 8001f64:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d038      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f7e:	e033      	b.n	8001fe8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f84:	f003 031c 	and.w	r3, r3, #28
 8001f88:	2208      	movs	r2, #8
 8001f8a:	409a      	lsls	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d02a      	beq.n	8001fea <HAL_DMA_IRQHandler+0x156>
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	f003 0308 	and.w	r3, r3, #8
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d025      	beq.n	8001fea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 020e 	bic.w	r2, r2, #14
 8001fac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f003 021c 	and.w	r2, r3, #28
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	2101      	movs	r1, #1
 8001fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d004      	beq.n	8001fea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
}
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b087      	sub	sp, #28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002002:	e17f      	b.n	8002304 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	2101      	movs	r1, #1
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	fa01 f303 	lsl.w	r3, r1, r3
 8002010:	4013      	ands	r3, r2
 8002012:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 8171 	beq.w	80022fe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d00b      	beq.n	800203c <HAL_GPIO_Init+0x48>
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b02      	cmp	r3, #2
 800202a:	d007      	beq.n	800203c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002030:	2b11      	cmp	r3, #17
 8002032:	d003      	beq.n	800203c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b12      	cmp	r3, #18
 800203a:	d130      	bne.n	800209e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	2203      	movs	r2, #3
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	4313      	orrs	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002072:	2201      	movs	r2, #1
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43db      	mvns	r3, r3
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	4013      	ands	r3, r2
 8002080:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	091b      	lsrs	r3, r3, #4
 8002088:	f003 0201 	and.w	r2, r3, #1
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	4313      	orrs	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f003 0303 	and.w	r3, r3, #3
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d118      	bne.n	80020dc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020b0:	2201      	movs	r2, #1
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	43db      	mvns	r3, r3
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	08db      	lsrs	r3, r3, #3
 80020c6:	f003 0201 	and.w	r2, r3, #1
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	2203      	movs	r2, #3
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	4313      	orrs	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x128>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b12      	cmp	r3, #18
 800211a:	d123      	bne.n	8002164 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	08da      	lsrs	r2, r3, #3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3208      	adds	r2, #8
 8002124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002128:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	220f      	movs	r2, #15
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	4013      	ands	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4313      	orrs	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	08da      	lsrs	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3208      	adds	r2, #8
 800215e:	6939      	ldr	r1, [r7, #16]
 8002160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	2203      	movs	r2, #3
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0203 	and.w	r2, r3, #3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 80ac 	beq.w	80022fe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a6:	4b5f      	ldr	r3, [pc, #380]	; (8002324 <HAL_GPIO_Init+0x330>)
 80021a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021aa:	4a5e      	ldr	r2, [pc, #376]	; (8002324 <HAL_GPIO_Init+0x330>)
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	6613      	str	r3, [r2, #96]	; 0x60
 80021b2:	4b5c      	ldr	r3, [pc, #368]	; (8002324 <HAL_GPIO_Init+0x330>)
 80021b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021be:	4a5a      	ldr	r2, [pc, #360]	; (8002328 <HAL_GPIO_Init+0x334>)
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	089b      	lsrs	r3, r3, #2
 80021c4:	3302      	adds	r3, #2
 80021c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	220f      	movs	r2, #15
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	4013      	ands	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021e8:	d025      	beq.n	8002236 <HAL_GPIO_Init+0x242>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a4f      	ldr	r2, [pc, #316]	; (800232c <HAL_GPIO_Init+0x338>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d01f      	beq.n	8002232 <HAL_GPIO_Init+0x23e>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a4e      	ldr	r2, [pc, #312]	; (8002330 <HAL_GPIO_Init+0x33c>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d019      	beq.n	800222e <HAL_GPIO_Init+0x23a>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a4d      	ldr	r2, [pc, #308]	; (8002334 <HAL_GPIO_Init+0x340>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d013      	beq.n	800222a <HAL_GPIO_Init+0x236>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a4c      	ldr	r2, [pc, #304]	; (8002338 <HAL_GPIO_Init+0x344>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d00d      	beq.n	8002226 <HAL_GPIO_Init+0x232>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a4b      	ldr	r2, [pc, #300]	; (800233c <HAL_GPIO_Init+0x348>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d007      	beq.n	8002222 <HAL_GPIO_Init+0x22e>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4a      	ldr	r2, [pc, #296]	; (8002340 <HAL_GPIO_Init+0x34c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d101      	bne.n	800221e <HAL_GPIO_Init+0x22a>
 800221a:	2306      	movs	r3, #6
 800221c:	e00c      	b.n	8002238 <HAL_GPIO_Init+0x244>
 800221e:	2307      	movs	r3, #7
 8002220:	e00a      	b.n	8002238 <HAL_GPIO_Init+0x244>
 8002222:	2305      	movs	r3, #5
 8002224:	e008      	b.n	8002238 <HAL_GPIO_Init+0x244>
 8002226:	2304      	movs	r3, #4
 8002228:	e006      	b.n	8002238 <HAL_GPIO_Init+0x244>
 800222a:	2303      	movs	r3, #3
 800222c:	e004      	b.n	8002238 <HAL_GPIO_Init+0x244>
 800222e:	2302      	movs	r3, #2
 8002230:	e002      	b.n	8002238 <HAL_GPIO_Init+0x244>
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <HAL_GPIO_Init+0x244>
 8002236:	2300      	movs	r3, #0
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	f002 0203 	and.w	r2, r2, #3
 800223e:	0092      	lsls	r2, r2, #2
 8002240:	4093      	lsls	r3, r2
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	4313      	orrs	r3, r2
 8002246:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002248:	4937      	ldr	r1, [pc, #220]	; (8002328 <HAL_GPIO_Init+0x334>)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	089b      	lsrs	r3, r3, #2
 800224e:	3302      	adds	r3, #2
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002256:	4b3b      	ldr	r3, [pc, #236]	; (8002344 <HAL_GPIO_Init+0x350>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	43db      	mvns	r3, r3
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4013      	ands	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d003      	beq.n	800227a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	4313      	orrs	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800227a:	4a32      	ldr	r2, [pc, #200]	; (8002344 <HAL_GPIO_Init+0x350>)
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002280:	4b30      	ldr	r3, [pc, #192]	; (8002344 <HAL_GPIO_Init+0x350>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	43db      	mvns	r3, r3
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	4013      	ands	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d003      	beq.n	80022a4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022a4:	4a27      	ldr	r2, [pc, #156]	; (8002344 <HAL_GPIO_Init+0x350>)
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022aa:	4b26      	ldr	r3, [pc, #152]	; (8002344 <HAL_GPIO_Init+0x350>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	43db      	mvns	r3, r3
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	4013      	ands	r3, r2
 80022b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022ce:	4a1d      	ldr	r2, [pc, #116]	; (8002344 <HAL_GPIO_Init+0x350>)
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022d4:	4b1b      	ldr	r3, [pc, #108]	; (8002344 <HAL_GPIO_Init+0x350>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	43db      	mvns	r3, r3
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	4013      	ands	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022f8:	4a12      	ldr	r2, [pc, #72]	; (8002344 <HAL_GPIO_Init+0x350>)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	3301      	adds	r3, #1
 8002302:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	fa22 f303 	lsr.w	r3, r2, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	f47f ae78 	bne.w	8002004 <HAL_GPIO_Init+0x10>
  }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	371c      	adds	r7, #28
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000
 8002328:	40010000 	.word	0x40010000
 800232c:	48000400 	.word	0x48000400
 8002330:	48000800 	.word	0x48000800
 8002334:	48000c00 	.word	0x48000c00
 8002338:	48001000 	.word	0x48001000
 800233c:	48001400 	.word	0x48001400
 8002340:	48001800 	.word	0x48001800
 8002344:	40010400 	.word	0x40010400

08002348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	460b      	mov	r3, r1
 8002352:	807b      	strh	r3, [r7, #2]
 8002354:	4613      	mov	r3, r2
 8002356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002358:	787b      	ldrb	r3, [r7, #1]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800235e:	887a      	ldrh	r2, [r7, #2]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002364:	e002      	b.n	800236c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002366:	887a      	ldrh	r2, [r7, #2]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002382:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002384:	695a      	ldr	r2, [r3, #20]
 8002386:	88fb      	ldrh	r3, [r7, #6]
 8002388:	4013      	ands	r3, r2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d006      	beq.n	800239c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800238e:	4a05      	ldr	r2, [pc, #20]	; (80023a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002394:	88fb      	ldrh	r3, [r7, #6]
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f806 	bl	80023a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800239c:	bf00      	nop
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40010400 	.word	0x40010400

080023a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e081      	b.n	80024d4 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d106      	bne.n	80023ea <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7fe fed1 	bl	800118c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2224      	movs	r2, #36	; 0x24
 80023ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f022 0201 	bic.w	r2, r2, #1
 8002400:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800240e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800241e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d107      	bne.n	8002438 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002434:	609a      	str	r2, [r3, #8]
 8002436:	e006      	b.n	8002446 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002444:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	2b02      	cmp	r3, #2
 800244c:	d104      	bne.n	8002458 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002456:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002466:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800246a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800247a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	ea42 0103 	orr.w	r1, r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	021a      	lsls	r2, r3, #8
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	69d9      	ldr	r1, [r3, #28]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a1a      	ldr	r2, [r3, #32]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f042 0201 	orr.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2220      	movs	r2, #32
 80024c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af02      	add	r7, sp, #8
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	607a      	str	r2, [r7, #4]
 80024e6:	461a      	mov	r2, r3
 80024e8:	460b      	mov	r3, r1
 80024ea:	817b      	strh	r3, [r7, #10]
 80024ec:	4613      	mov	r3, r2
 80024ee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	2b20      	cmp	r3, #32
 80024fa:	f040 80da 	bne.w	80026b2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002504:	2b01      	cmp	r3, #1
 8002506:	d101      	bne.n	800250c <HAL_I2C_Master_Transmit+0x30>
 8002508:	2302      	movs	r3, #2
 800250a:	e0d3      	b.n	80026b4 <HAL_I2C_Master_Transmit+0x1d8>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002514:	f7ff f9b8 	bl	8001888 <HAL_GetTick>
 8002518:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	2319      	movs	r3, #25
 8002520:	2201      	movs	r2, #1
 8002522:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f000 fa00 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e0be      	b.n	80026b4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2221      	movs	r2, #33	; 0x21
 800253a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2210      	movs	r2, #16
 8002542:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	893a      	ldrh	r2, [r7, #8]
 8002556:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002562:	b29b      	uxth	r3, r3
 8002564:	2bff      	cmp	r3, #255	; 0xff
 8002566:	d90e      	bls.n	8002586 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	22ff      	movs	r2, #255	; 0xff
 800256c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002572:	b2da      	uxtb	r2, r3
 8002574:	8979      	ldrh	r1, [r7, #10]
 8002576:	4b51      	ldr	r3, [pc, #324]	; (80026bc <HAL_I2C_Master_Transmit+0x1e0>)
 8002578:	9300      	str	r3, [sp, #0]
 800257a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 fb62 	bl	8002c48 <I2C_TransferConfig>
 8002584:	e06c      	b.n	8002660 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002594:	b2da      	uxtb	r2, r3
 8002596:	8979      	ldrh	r1, [r7, #10]
 8002598:	4b48      	ldr	r3, [pc, #288]	; (80026bc <HAL_I2C_Master_Transmit+0x1e0>)
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 fb51 	bl	8002c48 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80025a6:	e05b      	b.n	8002660 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	6a39      	ldr	r1, [r7, #32]
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f000 f9fd 	bl	80029ac <I2C_WaitOnTXISFlagUntilTimeout>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e07b      	b.n	80026b4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c0:	781a      	ldrb	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	1c5a      	adds	r2, r3, #1
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	3b01      	subs	r3, #1
 80025da:	b29a      	uxth	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d034      	beq.n	8002660 <HAL_I2C_Master_Transmit+0x184>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d130      	bne.n	8002660 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	6a3b      	ldr	r3, [r7, #32]
 8002604:	2200      	movs	r2, #0
 8002606:	2180      	movs	r1, #128	; 0x80
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f000 f98f 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e04d      	b.n	80026b4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261c:	b29b      	uxth	r3, r3
 800261e:	2bff      	cmp	r3, #255	; 0xff
 8002620:	d90e      	bls.n	8002640 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	22ff      	movs	r2, #255	; 0xff
 8002626:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262c:	b2da      	uxtb	r2, r3
 800262e:	8979      	ldrh	r1, [r7, #10]
 8002630:	2300      	movs	r3, #0
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 fb05 	bl	8002c48 <I2C_TransferConfig>
 800263e:	e00f      	b.n	8002660 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002644:	b29a      	uxth	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264e:	b2da      	uxtb	r2, r3
 8002650:	8979      	ldrh	r1, [r7, #10]
 8002652:	2300      	movs	r3, #0
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f000 faf4 	bl	8002c48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002664:	b29b      	uxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d19e      	bne.n	80025a8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	6a39      	ldr	r1, [r7, #32]
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f000 f9dc 	bl	8002a2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e01a      	b.n	80026b4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2220      	movs	r2, #32
 8002684:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b0b      	ldr	r3, [pc, #44]	; (80026c0 <HAL_I2C_Master_Transmit+0x1e4>)
 8002692:	400b      	ands	r3, r1
 8002694:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2220      	movs	r2, #32
 800269a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e000      	b.n	80026b4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80026b2:	2302      	movs	r3, #2
  }
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	80002000 	.word	0x80002000
 80026c0:	fe00e800 	.word	0xfe00e800

080026c4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	607a      	str	r2, [r7, #4]
 80026ce:	461a      	mov	r2, r3
 80026d0:	460b      	mov	r3, r1
 80026d2:	817b      	strh	r3, [r7, #10]
 80026d4:	4613      	mov	r3, r2
 80026d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b20      	cmp	r3, #32
 80026e2:	f040 80db 	bne.w	800289c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d101      	bne.n	80026f4 <HAL_I2C_Master_Receive+0x30>
 80026f0:	2302      	movs	r3, #2
 80026f2:	e0d4      	b.n	800289e <HAL_I2C_Master_Receive+0x1da>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026fc:	f7ff f8c4 	bl	8001888 <HAL_GetTick>
 8002700:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	2319      	movs	r3, #25
 8002708:	2201      	movs	r2, #1
 800270a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 f90c 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e0bf      	b.n	800289e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2222      	movs	r2, #34	; 0x22
 8002722:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2210      	movs	r2, #16
 800272a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	893a      	ldrh	r2, [r7, #8]
 800273e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2200      	movs	r2, #0
 8002744:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800274a:	b29b      	uxth	r3, r3
 800274c:	2bff      	cmp	r3, #255	; 0xff
 800274e:	d90e      	bls.n	800276e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	22ff      	movs	r2, #255	; 0xff
 8002754:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800275a:	b2da      	uxtb	r2, r3
 800275c:	8979      	ldrh	r1, [r7, #10]
 800275e:	4b52      	ldr	r3, [pc, #328]	; (80028a8 <HAL_I2C_Master_Receive+0x1e4>)
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f000 fa6e 	bl	8002c48 <I2C_TransferConfig>
 800276c:	e06d      	b.n	800284a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800277c:	b2da      	uxtb	r2, r3
 800277e:	8979      	ldrh	r1, [r7, #10]
 8002780:	4b49      	ldr	r3, [pc, #292]	; (80028a8 <HAL_I2C_Master_Receive+0x1e4>)
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 fa5d 	bl	8002c48 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800278e:	e05c      	b.n	800284a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	6a39      	ldr	r1, [r7, #32]
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f000 f985 	bl	8002aa4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e07c      	b.n	800289e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ae:	b2d2      	uxtb	r2, r2
 80027b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b6:	1c5a      	adds	r2, r3, #1
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c0:	3b01      	subs	r3, #1
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	3b01      	subs	r3, #1
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027da:	b29b      	uxth	r3, r3
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d034      	beq.n	800284a <HAL_I2C_Master_Receive+0x186>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d130      	bne.n	800284a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	6a3b      	ldr	r3, [r7, #32]
 80027ee:	2200      	movs	r2, #0
 80027f0:	2180      	movs	r1, #128	; 0x80
 80027f2:	68f8      	ldr	r0, [r7, #12]
 80027f4:	f000 f89a 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e04d      	b.n	800289e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002806:	b29b      	uxth	r3, r3
 8002808:	2bff      	cmp	r3, #255	; 0xff
 800280a:	d90e      	bls.n	800282a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	22ff      	movs	r2, #255	; 0xff
 8002810:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002816:	b2da      	uxtb	r2, r3
 8002818:	8979      	ldrh	r1, [r7, #10]
 800281a:	2300      	movs	r3, #0
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 fa10 	bl	8002c48 <I2C_TransferConfig>
 8002828:	e00f      	b.n	800284a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800282e:	b29a      	uxth	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002838:	b2da      	uxtb	r2, r3
 800283a:	8979      	ldrh	r1, [r7, #10]
 800283c:	2300      	movs	r3, #0
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 f9ff 	bl	8002c48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284e:	b29b      	uxth	r3, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	d19d      	bne.n	8002790 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	6a39      	ldr	r1, [r7, #32]
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f8e7 	bl	8002a2c <I2C_WaitOnSTOPFlagUntilTimeout>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e01a      	b.n	800289e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2220      	movs	r2, #32
 800286e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6859      	ldr	r1, [r3, #4]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	4b0c      	ldr	r3, [pc, #48]	; (80028ac <HAL_I2C_Master_Receive+0x1e8>)
 800287c:	400b      	ands	r3, r1
 800287e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2220      	movs	r2, #32
 8002884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002898:	2300      	movs	r3, #0
 800289a:	e000      	b.n	800289e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800289c:	2302      	movs	r3, #2
  }
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	80002400 	.word	0x80002400
 80028ac:	fe00e800 	.word	0xfe00e800

080028b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	68f9      	ldr	r1, [r7, #12]
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4798      	blx	r3
  }
}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d103      	bne.n	8002902 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2200      	movs	r2, #0
 8002900:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b01      	cmp	r3, #1
 800290e:	d007      	beq.n	8002920 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699a      	ldr	r2, [r3, #24]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	619a      	str	r2, [r3, #24]
  }
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	4613      	mov	r3, r2
 800293a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800293c:	e022      	b.n	8002984 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002944:	d01e      	beq.n	8002984 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002946:	f7fe ff9f 	bl	8001888 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d302      	bcc.n	800295c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d113      	bne.n	8002984 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002960:	f043 0220 	orr.w	r2, r3, #32
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2220      	movs	r2, #32
 800296c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e00f      	b.n	80029a4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	699a      	ldr	r2, [r3, #24]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	4013      	ands	r3, r2
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	429a      	cmp	r2, r3
 8002992:	bf0c      	ite	eq
 8002994:	2301      	moveq	r3, #1
 8002996:	2300      	movne	r3, #0
 8002998:	b2db      	uxtb	r3, r3
 800299a:	461a      	mov	r2, r3
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d0cd      	beq.n	800293e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3710      	adds	r7, #16
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029b8:	e02c      	b.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 f8dc 	bl	8002b7c <I2C_IsAcknowledgeFailed>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e02a      	b.n	8002a24 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d4:	d01e      	beq.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029d6:	f7fe ff57 	bl	8001888 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	68ba      	ldr	r2, [r7, #8]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d302      	bcc.n	80029ec <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d113      	bne.n	8002a14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f0:	f043 0220 	orr.w	r2, r3, #32
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e007      	b.n	8002a24 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d1cb      	bne.n	80029ba <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a38:	e028      	b.n	8002a8c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	68b9      	ldr	r1, [r7, #8]
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f000 f89c 	bl	8002b7c <I2C_IsAcknowledgeFailed>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e026      	b.n	8002a9c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a4e:	f7fe ff1b 	bl	8001888 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	68ba      	ldr	r2, [r7, #8]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d302      	bcc.n	8002a64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d113      	bne.n	8002a8c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a68:	f043 0220 	orr.w	r2, r3, #32
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e007      	b.n	8002a9c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f003 0320 	and.w	r3, r3, #32
 8002a96:	2b20      	cmp	r3, #32
 8002a98:	d1cf      	bne.n	8002a3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ab0:	e055      	b.n	8002b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f860 	bl	8002b7c <I2C_IsAcknowledgeFailed>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e053      	b.n	8002b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	f003 0320 	and.w	r3, r3, #32
 8002ad0:	2b20      	cmp	r3, #32
 8002ad2:	d129      	bne.n	8002b28 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	f003 0304 	and.w	r3, r3, #4
 8002ade:	2b04      	cmp	r3, #4
 8002ae0:	d105      	bne.n	8002aee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	e03f      	b.n	8002b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2220      	movs	r2, #32
 8002af4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	6859      	ldr	r1, [r3, #4]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b1d      	ldr	r3, [pc, #116]	; (8002b78 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002b02:	400b      	ands	r3, r1
 8002b04:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e022      	b.n	8002b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b28:	f7fe feae 	bl	8001888 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d302      	bcc.n	8002b3e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10f      	bne.n	8002b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b42:	f043 0220 	orr.w	r2, r3, #32
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e007      	b.n	8002b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b04      	cmp	r3, #4
 8002b6a:	d1a2      	bne.n	8002ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	fe00e800 	.word	0xfe00e800

08002b7c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	f003 0310 	and.w	r3, r3, #16
 8002b92:	2b10      	cmp	r3, #16
 8002b94:	d151      	bne.n	8002c3a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b96:	e022      	b.n	8002bde <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9e:	d01e      	beq.n	8002bde <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba0:	f7fe fe72 	bl	8001888 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d302      	bcc.n	8002bb6 <I2C_IsAcknowledgeFailed+0x3a>
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d113      	bne.n	8002bde <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bba:	f043 0220 	orr.w	r2, r3, #32
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2220      	movs	r2, #32
 8002bc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e02e      	b.n	8002c3c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	f003 0320 	and.w	r3, r3, #32
 8002be8:	2b20      	cmp	r3, #32
 8002bea:	d1d5      	bne.n	8002b98 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2210      	movs	r2, #16
 8002bf2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f7ff fe71 	bl	80028e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6859      	ldr	r1, [r3, #4]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	4b0d      	ldr	r3, [pc, #52]	; (8002c44 <I2C_IsAcknowledgeFailed+0xc8>)
 8002c0e:	400b      	ands	r3, r1
 8002c10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c16:	f043 0204 	orr.w	r2, r3, #4
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2220      	movs	r2, #32
 8002c22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	fe00e800 	.word	0xfe00e800

08002c48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	607b      	str	r3, [r7, #4]
 8002c52:	460b      	mov	r3, r1
 8002c54:	817b      	strh	r3, [r7, #10]
 8002c56:	4613      	mov	r3, r2
 8002c58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	0d5b      	lsrs	r3, r3, #21
 8002c64:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002c68:	4b0d      	ldr	r3, [pc, #52]	; (8002ca0 <I2C_TransferConfig+0x58>)
 8002c6a:	430b      	orrs	r3, r1
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	ea02 0103 	and.w	r1, r2, r3
 8002c72:	897b      	ldrh	r3, [r7, #10]
 8002c74:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002c78:	7a7b      	ldrb	r3, [r7, #9]
 8002c7a:	041b      	lsls	r3, r3, #16
 8002c7c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	431a      	orrs	r2, r3
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	431a      	orrs	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002c92:	bf00      	nop
 8002c94:	3714      	adds	r7, #20
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	03ff63ff 	.word	0x03ff63ff

08002ca4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b20      	cmp	r3, #32
 8002cb8:	d138      	bne.n	8002d2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d101      	bne.n	8002cc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	e032      	b.n	8002d2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2224      	movs	r2, #36	; 0x24
 8002cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0201 	bic.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cf6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6819      	ldr	r1, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0201 	orr.w	r2, r2, #1
 8002d16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	e000      	b.n	8002d2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d2c:	2302      	movs	r3, #2
  }
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b085      	sub	sp, #20
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
 8002d42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b20      	cmp	r3, #32
 8002d4e:	d139      	bne.n	8002dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d101      	bne.n	8002d5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	e033      	b.n	8002dc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2224      	movs	r2, #36	; 0x24
 8002d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 0201 	bic.w	r2, r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	021b      	lsls	r3, r3, #8
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0201 	orr.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2220      	movs	r2, #32
 8002db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	e000      	b.n	8002dc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002dc4:	2302      	movs	r3, #2
  }
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002dd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dd4:	b08f      	sub	sp, #60	; 0x3c
 8002dd6:	af0a      	add	r7, sp, #40	; 0x28
 8002dd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e116      	b.n	8003012 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d106      	bne.n	8002e04 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f7fe fb6a 	bl	80014d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2203      	movs	r2, #3
 8002e08:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d102      	bne.n	8002e1e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f002 fb89 	bl	800553a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	687e      	ldr	r6, [r7, #4]
 8002e30:	466d      	mov	r5, sp
 8002e32:	f106 0410 	add.w	r4, r6, #16
 8002e36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e42:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e46:	1d33      	adds	r3, r6, #4
 8002e48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e4a:	6838      	ldr	r0, [r7, #0]
 8002e4c:	f002 fb49 	bl	80054e2 <USB_CoreInit>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d005      	beq.n	8002e62 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2202      	movs	r2, #2
 8002e5a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e0d7      	b.n	8003012 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2100      	movs	r1, #0
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f002 fb77 	bl	800555c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e6e:	2300      	movs	r3, #0
 8002e70:	73fb      	strb	r3, [r7, #15]
 8002e72:	e04a      	b.n	8002f0a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e74:	7bfa      	ldrb	r2, [r7, #15]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	333d      	adds	r3, #61	; 0x3d
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e88:	7bfa      	ldrb	r2, [r7, #15]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	333c      	adds	r3, #60	; 0x3c
 8002e98:	7bfa      	ldrb	r2, [r7, #15]
 8002e9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e9c:	7bfa      	ldrb	r2, [r7, #15]
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	b298      	uxth	r0, r3
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	1a9b      	subs	r3, r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	440b      	add	r3, r1
 8002eae:	3342      	adds	r3, #66	; 0x42
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002eb4:	7bfa      	ldrb	r2, [r7, #15]
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	1a9b      	subs	r3, r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	333f      	adds	r3, #63	; 0x3f
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ec8:	7bfa      	ldrb	r2, [r7, #15]
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	3344      	adds	r3, #68	; 0x44
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002edc:	7bfa      	ldrb	r2, [r7, #15]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	1a9b      	subs	r3, r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	3348      	adds	r3, #72	; 0x48
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ef0:	7bfa      	ldrb	r2, [r7, #15]
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	1a9b      	subs	r3, r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	3350      	adds	r3, #80	; 0x50
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	3301      	adds	r3, #1
 8002f08:	73fb      	strb	r3, [r7, #15]
 8002f0a:	7bfa      	ldrb	r2, [r7, #15]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d3af      	bcc.n	8002e74 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f14:	2300      	movs	r3, #0
 8002f16:	73fb      	strb	r3, [r7, #15]
 8002f18:	e044      	b.n	8002fa4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f1a:	7bfa      	ldrb	r2, [r7, #15]
 8002f1c:	6879      	ldr	r1, [r7, #4]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	00db      	lsls	r3, r3, #3
 8002f22:	1a9b      	subs	r3, r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	440b      	add	r3, r1
 8002f28:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f30:	7bfa      	ldrb	r2, [r7, #15]
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	00db      	lsls	r3, r3, #3
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002f42:	7bfa      	ldrb	r2, [r7, #15]
 8002f44:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f46:	7bfa      	ldrb	r2, [r7, #15]
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	1a9b      	subs	r3, r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002f58:	2200      	movs	r2, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f5c:	7bfa      	ldrb	r2, [r7, #15]
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002f6e:	2200      	movs	r2, #0
 8002f70:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f72:	7bfa      	ldrb	r2, [r7, #15]
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	1a9b      	subs	r3, r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f88:	7bfa      	ldrb	r2, [r7, #15]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	1a9b      	subs	r3, r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	440b      	add	r3, r1
 8002f96:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f9e:	7bfb      	ldrb	r3, [r7, #15]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	73fb      	strb	r3, [r7, #15]
 8002fa4:	7bfa      	ldrb	r2, [r7, #15]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d3b5      	bcc.n	8002f1a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	687e      	ldr	r6, [r7, #4]
 8002fb6:	466d      	mov	r5, sp
 8002fb8:	f106 0410 	add.w	r4, r6, #16
 8002fbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fc4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002fc8:	e885 0003 	stmia.w	r5, {r0, r1}
 8002fcc:	1d33      	adds	r3, r6, #4
 8002fce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fd0:	6838      	ldr	r0, [r7, #0]
 8002fd2:	f002 faed 	bl	80055b0 <USB_DevInit>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d005      	beq.n	8002fe8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e014      	b.n	8003012 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d102      	bne.n	8003006 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 f80a 	bl	800301a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4618      	mov	r0, r3
 800300c:	f002 fc7d 	bl	800590a <USB_DevDisconnect>

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800301a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800301a:	b480      	push	{r7}
 800301c:	b085      	sub	sp, #20
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800304c:	f043 0303 	orr.w	r3, r3, #3
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a04      	ldr	r2, [pc, #16]	; (8003080 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800306e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003072:	6013      	str	r3, [r2, #0]
}
 8003074:	bf00      	nop
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	40007000 	.word	0x40007000

08003084 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003088:	4b04      	ldr	r3, [pc, #16]	; (800309c <HAL_PWREx_GetVoltageRange+0x18>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003090:	4618      	mov	r0, r3
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	40007000 	.word	0x40007000

080030a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030ae:	d130      	bne.n	8003112 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80030b0:	4b23      	ldr	r3, [pc, #140]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030bc:	d038      	beq.n	8003130 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030be:	4b20      	ldr	r3, [pc, #128]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030c6:	4a1e      	ldr	r2, [pc, #120]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030ce:	4b1d      	ldr	r3, [pc, #116]	; (8003144 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2232      	movs	r2, #50	; 0x32
 80030d4:	fb02 f303 	mul.w	r3, r2, r3
 80030d8:	4a1b      	ldr	r2, [pc, #108]	; (8003148 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80030da:	fba2 2303 	umull	r2, r3, r2, r3
 80030de:	0c9b      	lsrs	r3, r3, #18
 80030e0:	3301      	adds	r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030e4:	e002      	b.n	80030ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	3b01      	subs	r3, #1
 80030ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030ec:	4b14      	ldr	r3, [pc, #80]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ee:	695b      	ldr	r3, [r3, #20]
 80030f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f8:	d102      	bne.n	8003100 <HAL_PWREx_ControlVoltageScaling+0x60>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1f2      	bne.n	80030e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003100:	4b0f      	ldr	r3, [pc, #60]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003108:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800310c:	d110      	bne.n	8003130 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e00f      	b.n	8003132 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003112:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800311a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800311e:	d007      	beq.n	8003130 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003120:	4b07      	ldr	r3, [pc, #28]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003128:	4a05      	ldr	r2, [pc, #20]	; (8003140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800312a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800312e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3714      	adds	r7, #20
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	40007000 	.word	0x40007000
 8003144:	20000000 	.word	0x20000000
 8003148:	431bde83 	.word	0x431bde83

0800314c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003150:	4b05      	ldr	r3, [pc, #20]	; (8003168 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	4a04      	ldr	r2, [pc, #16]	; (8003168 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003156:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800315a:	6053      	str	r3, [r2, #4]
}
 800315c:	bf00      	nop
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	40007000 	.word	0x40007000

0800316c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af02      	add	r7, sp, #8
 8003172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003174:	f7fe fb88 	bl	8001888 <HAL_GetTick>
 8003178:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e063      	b.n	800324c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10b      	bne.n	80031a8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f7fe f89f 	bl	80012dc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800319e:	f241 3188 	movw	r1, #5000	; 0x1388
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f858 	bl	8003258 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	021a      	lsls	r2, r3, #8
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	430a      	orrs	r2, r1
 80031c0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	2120      	movs	r1, #32
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f850 	bl	8003274 <QSPI_WaitFlagStateUntilTimeout>
 80031d4:	4603      	mov	r3, r0
 80031d6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80031d8:	7afb      	ldrb	r3, [r7, #11]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d131      	bne.n	8003242 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80031e8:	f023 0310 	bic.w	r3, r3, #16
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6852      	ldr	r2, [r2, #4]
 80031f0:	0611      	lsls	r1, r2, #24
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	68d2      	ldr	r2, [r2, #12]
 80031f6:	4311      	orrs	r1, r2
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	6812      	ldr	r2, [r2, #0]
 80031fc:	430b      	orrs	r3, r1
 80031fe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685a      	ldr	r2, [r3, #4]
 8003206:	4b13      	ldr	r3, [pc, #76]	; (8003254 <HAL_QSPI_Init+0xe8>)
 8003208:	4013      	ands	r3, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6912      	ldr	r2, [r2, #16]
 800320e:	0411      	lsls	r1, r2, #16
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6952      	ldr	r2, [r2, #20]
 8003214:	4311      	orrs	r1, r2
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6992      	ldr	r2, [r2, #24]
 800321a:	4311      	orrs	r1, r2
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6812      	ldr	r2, [r2, #0]
 8003220:	430b      	orrs	r3, r1
 8003222:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800324a:	7afb      	ldrb	r3, [r7, #11]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	ffe0f8fe 	.word	0xffe0f8fe

08003258 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	4613      	mov	r3, r2
 8003282:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003284:	e01a      	b.n	80032bc <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800328c:	d016      	beq.n	80032bc <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800328e:	f7fe fafb 	bl	8001888 <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	429a      	cmp	r2, r3
 800329c:	d302      	bcc.n	80032a4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10b      	bne.n	80032bc <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2204      	movs	r2, #4
 80032a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b0:	f043 0201 	orr.w	r2, r3, #1
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e00e      	b.n	80032da <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	4013      	ands	r3, r2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	bf14      	ite	ne
 80032ca:	2301      	movne	r3, #1
 80032cc:	2300      	moveq	r3, #0
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	461a      	mov	r2, r3
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d1d6      	bne.n	8003286 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b088      	sub	sp, #32
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e3d4      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032f6:	4ba1      	ldr	r3, [pc, #644]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 030c 	and.w	r3, r3, #12
 80032fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003300:	4b9e      	ldr	r3, [pc, #632]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 80e4 	beq.w	80034e0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d007      	beq.n	800332e <HAL_RCC_OscConfig+0x4a>
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	2b0c      	cmp	r3, #12
 8003322:	f040 808b 	bne.w	800343c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	2b01      	cmp	r3, #1
 800332a:	f040 8087 	bne.w	800343c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800332e:	4b93      	ldr	r3, [pc, #588]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d005      	beq.n	8003346 <HAL_RCC_OscConfig+0x62>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e3ac      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1a      	ldr	r2, [r3, #32]
 800334a:	4b8c      	ldr	r3, [pc, #560]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d004      	beq.n	8003360 <HAL_RCC_OscConfig+0x7c>
 8003356:	4b89      	ldr	r3, [pc, #548]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800335e:	e005      	b.n	800336c <HAL_RCC_OscConfig+0x88>
 8003360:	4b86      	ldr	r3, [pc, #536]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003362:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003366:	091b      	lsrs	r3, r3, #4
 8003368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800336c:	4293      	cmp	r3, r2
 800336e:	d223      	bcs.n	80033b8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	4618      	mov	r0, r3
 8003376:	f000 fd41 	bl	8003dfc <RCC_SetFlashLatencyFromMSIRange>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e38d      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003384:	4b7d      	ldr	r3, [pc, #500]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a7c      	ldr	r2, [pc, #496]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800338a:	f043 0308 	orr.w	r3, r3, #8
 800338e:	6013      	str	r3, [r2, #0]
 8003390:	4b7a      	ldr	r3, [pc, #488]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	4977      	ldr	r1, [pc, #476]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033a2:	4b76      	ldr	r3, [pc, #472]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	021b      	lsls	r3, r3, #8
 80033b0:	4972      	ldr	r1, [pc, #456]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	604b      	str	r3, [r1, #4]
 80033b6:	e025      	b.n	8003404 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033b8:	4b70      	ldr	r3, [pc, #448]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a6f      	ldr	r2, [pc, #444]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033be:	f043 0308 	orr.w	r3, r3, #8
 80033c2:	6013      	str	r3, [r2, #0]
 80033c4:	4b6d      	ldr	r3, [pc, #436]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	496a      	ldr	r1, [pc, #424]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033d6:	4b69      	ldr	r3, [pc, #420]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69db      	ldr	r3, [r3, #28]
 80033e2:	021b      	lsls	r3, r3, #8
 80033e4:	4965      	ldr	r1, [pc, #404]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d109      	bne.n	8003404 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 fd01 	bl	8003dfc <RCC_SetFlashLatencyFromMSIRange>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e34d      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003404:	f000 fc36 	bl	8003c74 <HAL_RCC_GetSysClockFreq>
 8003408:	4602      	mov	r2, r0
 800340a:	4b5c      	ldr	r3, [pc, #368]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	091b      	lsrs	r3, r3, #4
 8003410:	f003 030f 	and.w	r3, r3, #15
 8003414:	495a      	ldr	r1, [pc, #360]	; (8003580 <HAL_RCC_OscConfig+0x29c>)
 8003416:	5ccb      	ldrb	r3, [r1, r3]
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	fa22 f303 	lsr.w	r3, r2, r3
 8003420:	4a58      	ldr	r2, [pc, #352]	; (8003584 <HAL_RCC_OscConfig+0x2a0>)
 8003422:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003424:	4b58      	ldr	r3, [pc, #352]	; (8003588 <HAL_RCC_OscConfig+0x2a4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4618      	mov	r0, r3
 800342a:	f7fe f9dd 	bl	80017e8 <HAL_InitTick>
 800342e:	4603      	mov	r3, r0
 8003430:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d052      	beq.n	80034de <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003438:	7bfb      	ldrb	r3, [r7, #15]
 800343a:	e331      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d032      	beq.n	80034aa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003444:	4b4d      	ldr	r3, [pc, #308]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a4c      	ldr	r2, [pc, #304]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003450:	f7fe fa1a 	bl	8001888 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003458:	f7fe fa16 	bl	8001888 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e31a      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800346a:	4b44      	ldr	r3, [pc, #272]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0f0      	beq.n	8003458 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003476:	4b41      	ldr	r3, [pc, #260]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a40      	ldr	r2, [pc, #256]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800347c:	f043 0308 	orr.w	r3, r3, #8
 8003480:	6013      	str	r3, [r2, #0]
 8003482:	4b3e      	ldr	r3, [pc, #248]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	493b      	ldr	r1, [pc, #236]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003490:	4313      	orrs	r3, r2
 8003492:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003494:	4b39      	ldr	r3, [pc, #228]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	69db      	ldr	r3, [r3, #28]
 80034a0:	021b      	lsls	r3, r3, #8
 80034a2:	4936      	ldr	r1, [pc, #216]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	604b      	str	r3, [r1, #4]
 80034a8:	e01a      	b.n	80034e0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034aa:	4b34      	ldr	r3, [pc, #208]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a33      	ldr	r2, [pc, #204]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80034b0:	f023 0301 	bic.w	r3, r3, #1
 80034b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034b6:	f7fe f9e7 	bl	8001888 <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034be:	f7fe f9e3 	bl	8001888 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e2e7      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034d0:	4b2a      	ldr	r3, [pc, #168]	; (800357c <HAL_RCC_OscConfig+0x298>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1f0      	bne.n	80034be <HAL_RCC_OscConfig+0x1da>
 80034dc:	e000      	b.n	80034e0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034de:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d074      	beq.n	80035d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	2b08      	cmp	r3, #8
 80034f0:	d005      	beq.n	80034fe <HAL_RCC_OscConfig+0x21a>
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	2b0c      	cmp	r3, #12
 80034f6:	d10e      	bne.n	8003516 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	2b03      	cmp	r3, #3
 80034fc:	d10b      	bne.n	8003516 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034fe:	4b1f      	ldr	r3, [pc, #124]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d064      	beq.n	80035d4 <HAL_RCC_OscConfig+0x2f0>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d160      	bne.n	80035d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e2c4      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800351e:	d106      	bne.n	800352e <HAL_RCC_OscConfig+0x24a>
 8003520:	4b16      	ldr	r3, [pc, #88]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a15      	ldr	r2, [pc, #84]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003526:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800352a:	6013      	str	r3, [r2, #0]
 800352c:	e01d      	b.n	800356a <HAL_RCC_OscConfig+0x286>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003536:	d10c      	bne.n	8003552 <HAL_RCC_OscConfig+0x26e>
 8003538:	4b10      	ldr	r3, [pc, #64]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a0f      	ldr	r2, [pc, #60]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800353e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	4b0d      	ldr	r3, [pc, #52]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a0c      	ldr	r2, [pc, #48]	; (800357c <HAL_RCC_OscConfig+0x298>)
 800354a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800354e:	6013      	str	r3, [r2, #0]
 8003550:	e00b      	b.n	800356a <HAL_RCC_OscConfig+0x286>
 8003552:	4b0a      	ldr	r3, [pc, #40]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a09      	ldr	r2, [pc, #36]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003558:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	4b07      	ldr	r3, [pc, #28]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a06      	ldr	r2, [pc, #24]	; (800357c <HAL_RCC_OscConfig+0x298>)
 8003564:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003568:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d01c      	beq.n	80035ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003572:	f7fe f989 	bl	8001888 <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003578:	e011      	b.n	800359e <HAL_RCC_OscConfig+0x2ba>
 800357a:	bf00      	nop
 800357c:	40021000 	.word	0x40021000
 8003580:	08006374 	.word	0x08006374
 8003584:	20000000 	.word	0x20000000
 8003588:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800358c:	f7fe f97c 	bl	8001888 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b64      	cmp	r3, #100	; 0x64
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e280      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800359e:	4baf      	ldr	r3, [pc, #700]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f0      	beq.n	800358c <HAL_RCC_OscConfig+0x2a8>
 80035aa:	e014      	b.n	80035d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ac:	f7fe f96c 	bl	8001888 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035b2:	e008      	b.n	80035c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b4:	f7fe f968 	bl	8001888 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b64      	cmp	r3, #100	; 0x64
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e26c      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035c6:	4ba5      	ldr	r3, [pc, #660]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1f0      	bne.n	80035b4 <HAL_RCC_OscConfig+0x2d0>
 80035d2:	e000      	b.n	80035d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d060      	beq.n	80036a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d005      	beq.n	80035f4 <HAL_RCC_OscConfig+0x310>
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	2b0c      	cmp	r3, #12
 80035ec:	d119      	bne.n	8003622 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d116      	bne.n	8003622 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035f4:	4b99      	ldr	r3, [pc, #612]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d005      	beq.n	800360c <HAL_RCC_OscConfig+0x328>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d101      	bne.n	800360c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e249      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360c:	4b93      	ldr	r3, [pc, #588]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	061b      	lsls	r3, r3, #24
 800361a:	4990      	ldr	r1, [pc, #576]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800361c:	4313      	orrs	r3, r2
 800361e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003620:	e040      	b.n	80036a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d023      	beq.n	8003672 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800362a:	4b8c      	ldr	r3, [pc, #560]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a8b      	ldr	r2, [pc, #556]	; (800385c <HAL_RCC_OscConfig+0x578>)
 8003630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003634:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003636:	f7fe f927 	bl	8001888 <HAL_GetTick>
 800363a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800363c:	e008      	b.n	8003650 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800363e:	f7fe f923 	bl	8001888 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e227      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003650:	4b82      	ldr	r3, [pc, #520]	; (800385c <HAL_RCC_OscConfig+0x578>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f0      	beq.n	800363e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800365c:	4b7f      	ldr	r3, [pc, #508]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	061b      	lsls	r3, r3, #24
 800366a:	497c      	ldr	r1, [pc, #496]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]
 8003670:	e018      	b.n	80036a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003672:	4b7a      	ldr	r3, [pc, #488]	; (800385c <HAL_RCC_OscConfig+0x578>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a79      	ldr	r2, [pc, #484]	; (800385c <HAL_RCC_OscConfig+0x578>)
 8003678:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800367c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367e:	f7fe f903 	bl	8001888 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003684:	e008      	b.n	8003698 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003686:	f7fe f8ff 	bl	8001888 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d901      	bls.n	8003698 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e203      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003698:	4b70      	ldr	r3, [pc, #448]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1f0      	bne.n	8003686 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0308 	and.w	r3, r3, #8
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d03c      	beq.n	800372a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d01c      	beq.n	80036f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036b8:	4b68      	ldr	r3, [pc, #416]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80036ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036be:	4a67      	ldr	r2, [pc, #412]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c8:	f7fe f8de 	bl	8001888 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d0:	f7fe f8da 	bl	8001888 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e1de      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036e2:	4b5e      	ldr	r3, [pc, #376]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80036e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0ef      	beq.n	80036d0 <HAL_RCC_OscConfig+0x3ec>
 80036f0:	e01b      	b.n	800372a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f2:	4b5a      	ldr	r3, [pc, #360]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80036f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036f8:	4a58      	ldr	r2, [pc, #352]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80036fa:	f023 0301 	bic.w	r3, r3, #1
 80036fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003702:	f7fe f8c1 	bl	8001888 <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800370a:	f7fe f8bd 	bl	8001888 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e1c1      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800371c:	4b4f      	ldr	r3, [pc, #316]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800371e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1ef      	bne.n	800370a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0304 	and.w	r3, r3, #4
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 80a6 	beq.w	8003884 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003738:	2300      	movs	r3, #0
 800373a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800373c:	4b47      	ldr	r3, [pc, #284]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800373e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10d      	bne.n	8003764 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003748:	4b44      	ldr	r3, [pc, #272]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800374a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374c:	4a43      	ldr	r2, [pc, #268]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800374e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003752:	6593      	str	r3, [r2, #88]	; 0x58
 8003754:	4b41      	ldr	r3, [pc, #260]	; (800385c <HAL_RCC_OscConfig+0x578>)
 8003756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003760:	2301      	movs	r3, #1
 8003762:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003764:	4b3e      	ldr	r3, [pc, #248]	; (8003860 <HAL_RCC_OscConfig+0x57c>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376c:	2b00      	cmp	r3, #0
 800376e:	d118      	bne.n	80037a2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003770:	4b3b      	ldr	r3, [pc, #236]	; (8003860 <HAL_RCC_OscConfig+0x57c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a3a      	ldr	r2, [pc, #232]	; (8003860 <HAL_RCC_OscConfig+0x57c>)
 8003776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800377a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377c:	f7fe f884 	bl	8001888 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003784:	f7fe f880 	bl	8001888 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e184      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003796:	4b32      	ldr	r3, [pc, #200]	; (8003860 <HAL_RCC_OscConfig+0x57c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f0      	beq.n	8003784 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d108      	bne.n	80037bc <HAL_RCC_OscConfig+0x4d8>
 80037aa:	4b2c      	ldr	r3, [pc, #176]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b0:	4a2a      	ldr	r2, [pc, #168]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037b2:	f043 0301 	orr.w	r3, r3, #1
 80037b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037ba:	e024      	b.n	8003806 <HAL_RCC_OscConfig+0x522>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	2b05      	cmp	r3, #5
 80037c2:	d110      	bne.n	80037e6 <HAL_RCC_OscConfig+0x502>
 80037c4:	4b25      	ldr	r3, [pc, #148]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ca:	4a24      	ldr	r2, [pc, #144]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037cc:	f043 0304 	orr.w	r3, r3, #4
 80037d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037d4:	4b21      	ldr	r3, [pc, #132]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037da:	4a20      	ldr	r2, [pc, #128]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037dc:	f043 0301 	orr.w	r3, r3, #1
 80037e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037e4:	e00f      	b.n	8003806 <HAL_RCC_OscConfig+0x522>
 80037e6:	4b1d      	ldr	r3, [pc, #116]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ec:	4a1b      	ldr	r2, [pc, #108]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037ee:	f023 0301 	bic.w	r3, r3, #1
 80037f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037f6:	4b19      	ldr	r3, [pc, #100]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037fc:	4a17      	ldr	r2, [pc, #92]	; (800385c <HAL_RCC_OscConfig+0x578>)
 80037fe:	f023 0304 	bic.w	r3, r3, #4
 8003802:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d016      	beq.n	800383c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380e:	f7fe f83b 	bl	8001888 <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003814:	e00a      	b.n	800382c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003816:	f7fe f837 	bl	8001888 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	f241 3288 	movw	r2, #5000	; 0x1388
 8003824:	4293      	cmp	r3, r2
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e139      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800382c:	4b0b      	ldr	r3, [pc, #44]	; (800385c <HAL_RCC_OscConfig+0x578>)
 800382e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d0ed      	beq.n	8003816 <HAL_RCC_OscConfig+0x532>
 800383a:	e01a      	b.n	8003872 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383c:	f7fe f824 	bl	8001888 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003842:	e00f      	b.n	8003864 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003844:	f7fe f820 	bl	8001888 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003852:	4293      	cmp	r3, r2
 8003854:	d906      	bls.n	8003864 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e122      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
 800385a:	bf00      	nop
 800385c:	40021000 	.word	0x40021000
 8003860:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003864:	4b90      	ldr	r3, [pc, #576]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1e8      	bne.n	8003844 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003872:	7ffb      	ldrb	r3, [r7, #31]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d105      	bne.n	8003884 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003878:	4b8b      	ldr	r3, [pc, #556]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 800387a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800387c:	4a8a      	ldr	r2, [pc, #552]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 800387e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003882:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 8108 	beq.w	8003a9e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003892:	2b02      	cmp	r3, #2
 8003894:	f040 80d0 	bne.w	8003a38 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003898:	4b83      	ldr	r3, [pc, #524]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	f003 0203 	and.w	r2, r3, #3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d130      	bne.n	800390e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	3b01      	subs	r3, #1
 80038b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d127      	bne.n	800390e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d11f      	bne.n	800390e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038d8:	2a07      	cmp	r2, #7
 80038da:	bf14      	ite	ne
 80038dc:	2201      	movne	r2, #1
 80038de:	2200      	moveq	r2, #0
 80038e0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d113      	bne.n	800390e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f0:	085b      	lsrs	r3, r3, #1
 80038f2:	3b01      	subs	r3, #1
 80038f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d109      	bne.n	800390e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003904:	085b      	lsrs	r3, r3, #1
 8003906:	3b01      	subs	r3, #1
 8003908:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800390a:	429a      	cmp	r2, r3
 800390c:	d06e      	beq.n	80039ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	2b0c      	cmp	r3, #12
 8003912:	d069      	beq.n	80039e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003914:	4b64      	ldr	r3, [pc, #400]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d105      	bne.n	800392c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003920:	4b61      	ldr	r3, [pc, #388]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e0b7      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003930:	4b5d      	ldr	r3, [pc, #372]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a5c      	ldr	r2, [pc, #368]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003936:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800393a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800393c:	f7fd ffa4 	bl	8001888 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003944:	f7fd ffa0 	bl	8001888 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e0a4      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003956:	4b54      	ldr	r3, [pc, #336]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f0      	bne.n	8003944 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003962:	4b51      	ldr	r3, [pc, #324]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	4b51      	ldr	r3, [pc, #324]	; (8003aac <HAL_RCC_OscConfig+0x7c8>)
 8003968:	4013      	ands	r3, r2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003972:	3a01      	subs	r2, #1
 8003974:	0112      	lsls	r2, r2, #4
 8003976:	4311      	orrs	r1, r2
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800397c:	0212      	lsls	r2, r2, #8
 800397e:	4311      	orrs	r1, r2
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003984:	0852      	lsrs	r2, r2, #1
 8003986:	3a01      	subs	r2, #1
 8003988:	0552      	lsls	r2, r2, #21
 800398a:	4311      	orrs	r1, r2
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003990:	0852      	lsrs	r2, r2, #1
 8003992:	3a01      	subs	r2, #1
 8003994:	0652      	lsls	r2, r2, #25
 8003996:	4311      	orrs	r1, r2
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800399c:	0912      	lsrs	r2, r2, #4
 800399e:	0452      	lsls	r2, r2, #17
 80039a0:	430a      	orrs	r2, r1
 80039a2:	4941      	ldr	r1, [pc, #260]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039a8:	4b3f      	ldr	r3, [pc, #252]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a3e      	ldr	r2, [pc, #248]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039b4:	4b3c      	ldr	r3, [pc, #240]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	4a3b      	ldr	r2, [pc, #236]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039c0:	f7fd ff62 	bl	8001888 <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c8:	f7fd ff5e 	bl	8001888 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e062      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039da:	4b33      	ldr	r3, [pc, #204]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d0f0      	beq.n	80039c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039e6:	e05a      	b.n	8003a9e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e059      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ec:	4b2e      	ldr	r3, [pc, #184]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d152      	bne.n	8003a9e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80039f8:	4b2b      	ldr	r3, [pc, #172]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a2a      	ldr	r2, [pc, #168]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 80039fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a02:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a04:	4b28      	ldr	r3, [pc, #160]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	4a27      	ldr	r2, [pc, #156]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a0e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a10:	f7fd ff3a 	bl	8001888 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a18:	f7fd ff36 	bl	8001888 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e03a      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a2a:	4b1f      	ldr	r3, [pc, #124]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0x734>
 8003a36:	e032      	b.n	8003a9e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	2b0c      	cmp	r3, #12
 8003a3c:	d02d      	beq.n	8003a9a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a3e:	4b1a      	ldr	r3, [pc, #104]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a19      	ldr	r2, [pc, #100]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a44:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a48:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003a4a:	4b17      	ldr	r3, [pc, #92]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d105      	bne.n	8003a62 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003a56:	4b14      	ldr	r3, [pc, #80]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	4a13      	ldr	r2, [pc, #76]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a5c:	f023 0303 	bic.w	r3, r3, #3
 8003a60:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a62:	4b11      	ldr	r3, [pc, #68]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	4a10      	ldr	r2, [pc, #64]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a68:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003a6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a70:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a72:	f7fd ff09 	bl	8001888 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a7a:	f7fd ff05 	bl	8001888 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e009      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a8c:	4b06      	ldr	r3, [pc, #24]	; (8003aa8 <HAL_RCC_OscConfig+0x7c4>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1f0      	bne.n	8003a7a <HAL_RCC_OscConfig+0x796>
 8003a98:	e001      	b.n	8003a9e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3720      	adds	r7, #32
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	f99d808c 	.word	0xf99d808c

08003ab0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e0c8      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ac4:	4b66      	ldr	r3, [pc, #408]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0307 	and.w	r3, r3, #7
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d910      	bls.n	8003af4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad2:	4b63      	ldr	r3, [pc, #396]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f023 0207 	bic.w	r2, r3, #7
 8003ada:	4961      	ldr	r1, [pc, #388]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae2:	4b5f      	ldr	r3, [pc, #380]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0307 	and.w	r3, r3, #7
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d001      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e0b0      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d04c      	beq.n	8003b9a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	2b03      	cmp	r3, #3
 8003b06:	d107      	bne.n	8003b18 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b08:	4b56      	ldr	r3, [pc, #344]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d121      	bne.n	8003b58 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e09e      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d107      	bne.n	8003b30 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b20:	4b50      	ldr	r3, [pc, #320]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d115      	bne.n	8003b58 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e092      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d107      	bne.n	8003b48 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b38:	4b4a      	ldr	r3, [pc, #296]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d109      	bne.n	8003b58 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e086      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b48:	4b46      	ldr	r3, [pc, #280]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d101      	bne.n	8003b58 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e07e      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b58:	4b42      	ldr	r3, [pc, #264]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f023 0203 	bic.w	r2, r3, #3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	493f      	ldr	r1, [pc, #252]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b6a:	f7fd fe8d 	bl	8001888 <HAL_GetTick>
 8003b6e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b70:	e00a      	b.n	8003b88 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b72:	f7fd fe89 	bl	8001888 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e066      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b88:	4b36      	ldr	r3, [pc, #216]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 020c 	and.w	r2, r3, #12
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d1eb      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ba6:	4b2f      	ldr	r3, [pc, #188]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	492c      	ldr	r1, [pc, #176]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bb8:	4b29      	ldr	r3, [pc, #164]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d210      	bcs.n	8003be8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc6:	4b26      	ldr	r3, [pc, #152]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f023 0207 	bic.w	r2, r3, #7
 8003bce:	4924      	ldr	r1, [pc, #144]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bd6:	4b22      	ldr	r3, [pc, #136]	; (8003c60 <HAL_RCC_ClockConfig+0x1b0>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d001      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e036      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d008      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf4:	4b1b      	ldr	r3, [pc, #108]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	4918      	ldr	r1, [pc, #96]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0308 	and.w	r3, r3, #8
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d009      	beq.n	8003c26 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c12:	4b14      	ldr	r3, [pc, #80]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	4910      	ldr	r1, [pc, #64]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c26:	f000 f825 	bl	8003c74 <HAL_RCC_GetSysClockFreq>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	4b0d      	ldr	r3, [pc, #52]	; (8003c64 <HAL_RCC_ClockConfig+0x1b4>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	091b      	lsrs	r3, r3, #4
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	490c      	ldr	r1, [pc, #48]	; (8003c68 <HAL_RCC_ClockConfig+0x1b8>)
 8003c38:	5ccb      	ldrb	r3, [r1, r3]
 8003c3a:	f003 031f 	and.w	r3, r3, #31
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	4a0a      	ldr	r2, [pc, #40]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c46:	4b0a      	ldr	r3, [pc, #40]	; (8003c70 <HAL_RCC_ClockConfig+0x1c0>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fd fdcc 	bl	80017e8 <HAL_InitTick>
 8003c50:	4603      	mov	r3, r0
 8003c52:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c54:	7afb      	ldrb	r3, [r7, #11]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40022000 	.word	0x40022000
 8003c64:	40021000 	.word	0x40021000
 8003c68:	08006374 	.word	0x08006374
 8003c6c:	20000000 	.word	0x20000000
 8003c70:	20000004 	.word	0x20000004

08003c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b089      	sub	sp, #36	; 0x24
 8003c78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c82:	4b3e      	ldr	r3, [pc, #248]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 030c 	and.w	r3, r3, #12
 8003c8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c8c:	4b3b      	ldr	r3, [pc, #236]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	f003 0303 	and.w	r3, r3, #3
 8003c94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d005      	beq.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x34>
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	2b0c      	cmp	r3, #12
 8003ca0:	d121      	bne.n	8003ce6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d11e      	bne.n	8003ce6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ca8:	4b34      	ldr	r3, [pc, #208]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d107      	bne.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cb4:	4b31      	ldr	r3, [pc, #196]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cba:	0a1b      	lsrs	r3, r3, #8
 8003cbc:	f003 030f 	and.w	r3, r3, #15
 8003cc0:	61fb      	str	r3, [r7, #28]
 8003cc2:	e005      	b.n	8003cd0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cc4:	4b2d      	ldr	r3, [pc, #180]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	091b      	lsrs	r3, r3, #4
 8003cca:	f003 030f 	and.w	r3, r3, #15
 8003cce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cd0:	4a2b      	ldr	r2, [pc, #172]	; (8003d80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d10d      	bne.n	8003cfc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ce4:	e00a      	b.n	8003cfc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	2b04      	cmp	r3, #4
 8003cea:	d102      	bne.n	8003cf2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003cec:	4b25      	ldr	r3, [pc, #148]	; (8003d84 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cee:	61bb      	str	r3, [r7, #24]
 8003cf0:	e004      	b.n	8003cfc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d101      	bne.n	8003cfc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003cf8:	4b23      	ldr	r3, [pc, #140]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cfa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	2b0c      	cmp	r3, #12
 8003d00:	d134      	bne.n	8003d6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d02:	4b1e      	ldr	r3, [pc, #120]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f003 0303 	and.w	r3, r3, #3
 8003d0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d003      	beq.n	8003d1a <HAL_RCC_GetSysClockFreq+0xa6>
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d003      	beq.n	8003d20 <HAL_RCC_GetSysClockFreq+0xac>
 8003d18:	e005      	b.n	8003d26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d1a:	4b1a      	ldr	r3, [pc, #104]	; (8003d84 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d1c:	617b      	str	r3, [r7, #20]
      break;
 8003d1e:	e005      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d20:	4b19      	ldr	r3, [pc, #100]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d22:	617b      	str	r3, [r7, #20]
      break;
 8003d24:	e002      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	617b      	str	r3, [r7, #20]
      break;
 8003d2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d2c:	4b13      	ldr	r3, [pc, #76]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	3301      	adds	r3, #1
 8003d38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d3a:	4b10      	ldr	r3, [pc, #64]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	0a1b      	lsrs	r3, r3, #8
 8003d40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	fb02 f203 	mul.w	r2, r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d52:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	0e5b      	lsrs	r3, r3, #25
 8003d58:	f003 0303 	and.w	r3, r3, #3
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d6c:	69bb      	ldr	r3, [r7, #24]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3724      	adds	r7, #36	; 0x24
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	0800638c 	.word	0x0800638c
 8003d84:	00f42400 	.word	0x00f42400
 8003d88:	007a1200 	.word	0x007a1200

08003d8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d90:	4b03      	ldr	r3, [pc, #12]	; (8003da0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d92:	681b      	ldr	r3, [r3, #0]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	20000000 	.word	0x20000000

08003da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003da8:	f7ff fff0 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003dac:	4602      	mov	r2, r0
 8003dae:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	0a1b      	lsrs	r3, r3, #8
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	4904      	ldr	r1, [pc, #16]	; (8003dcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8003dba:	5ccb      	ldrb	r3, [r1, r3]
 8003dbc:	f003 031f 	and.w	r3, r3, #31
 8003dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	08006384 	.word	0x08006384

08003dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003dd4:	f7ff ffda 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	0adb      	lsrs	r3, r3, #11
 8003de0:	f003 0307 	and.w	r3, r3, #7
 8003de4:	4904      	ldr	r1, [pc, #16]	; (8003df8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003de6:	5ccb      	ldrb	r3, [r1, r3]
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40021000 	.word	0x40021000
 8003df8:	08006384 	.word	0x08006384

08003dfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e04:	2300      	movs	r3, #0
 8003e06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e08:	4b2a      	ldr	r3, [pc, #168]	; (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d003      	beq.n	8003e1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e14:	f7ff f936 	bl	8003084 <HAL_PWREx_GetVoltageRange>
 8003e18:	6178      	str	r0, [r7, #20]
 8003e1a:	e014      	b.n	8003e46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e1c:	4b25      	ldr	r3, [pc, #148]	; (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e20:	4a24      	ldr	r2, [pc, #144]	; (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e26:	6593      	str	r3, [r2, #88]	; 0x58
 8003e28:	4b22      	ldr	r3, [pc, #136]	; (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e34:	f7ff f926 	bl	8003084 <HAL_PWREx_GetVoltageRange>
 8003e38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e3a:	4b1e      	ldr	r3, [pc, #120]	; (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3e:	4a1d      	ldr	r2, [pc, #116]	; (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e44:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e4c:	d10b      	bne.n	8003e66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2b80      	cmp	r3, #128	; 0x80
 8003e52:	d919      	bls.n	8003e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2ba0      	cmp	r3, #160	; 0xa0
 8003e58:	d902      	bls.n	8003e60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	613b      	str	r3, [r7, #16]
 8003e5e:	e013      	b.n	8003e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e60:	2301      	movs	r3, #1
 8003e62:	613b      	str	r3, [r7, #16]
 8003e64:	e010      	b.n	8003e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b80      	cmp	r3, #128	; 0x80
 8003e6a:	d902      	bls.n	8003e72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	613b      	str	r3, [r7, #16]
 8003e70:	e00a      	b.n	8003e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b80      	cmp	r3, #128	; 0x80
 8003e76:	d102      	bne.n	8003e7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e78:	2302      	movs	r3, #2
 8003e7a:	613b      	str	r3, [r7, #16]
 8003e7c:	e004      	b.n	8003e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b70      	cmp	r3, #112	; 0x70
 8003e82:	d101      	bne.n	8003e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e84:	2301      	movs	r3, #1
 8003e86:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e88:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f023 0207 	bic.w	r2, r3, #7
 8003e90:	4909      	ldr	r1, [pc, #36]	; (8003eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e98:	4b07      	ldr	r3, [pc, #28]	; (8003eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d001      	beq.n	8003eaa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	40022000 	.word	0x40022000

08003ebc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ec8:	2300      	movs	r3, #0
 8003eca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d041      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003edc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ee0:	d02a      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003ee2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ee6:	d824      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003ee8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003eec:	d008      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003eee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ef2:	d81e      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00a      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003ef8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003efc:	d010      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003efe:	e018      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f00:	4b86      	ldr	r3, [pc, #536]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	4a85      	ldr	r2, [pc, #532]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f0c:	e015      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3304      	adds	r3, #4
 8003f12:	2100      	movs	r1, #0
 8003f14:	4618      	mov	r0, r3
 8003f16:	f000 facb 	bl	80044b0 <RCCEx_PLLSAI1_Config>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f1e:	e00c      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	3320      	adds	r3, #32
 8003f24:	2100      	movs	r1, #0
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 fbb6 	bl	8004698 <RCCEx_PLLSAI2_Config>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f30:	e003      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	74fb      	strb	r3, [r7, #19]
      break;
 8003f36:	e000      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f3a:	7cfb      	ldrb	r3, [r7, #19]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10b      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f40:	4b76      	ldr	r3, [pc, #472]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f46:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f4e:	4973      	ldr	r1, [pc, #460]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003f56:	e001      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f58:	7cfb      	ldrb	r3, [r7, #19]
 8003f5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d041      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f6c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003f70:	d02a      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003f76:	d824      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f7c:	d008      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f82:	d81e      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00a      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003f88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f8c:	d010      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f8e:	e018      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f90:	4b62      	ldr	r3, [pc, #392]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	4a61      	ldr	r2, [pc, #388]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f9c:	e015      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 fa83 	bl	80044b0 <RCCEx_PLLSAI1_Config>
 8003faa:	4603      	mov	r3, r0
 8003fac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fae:	e00c      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3320      	adds	r3, #32
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 fb6e 	bl	8004698 <RCCEx_PLLSAI2_Config>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fc0:	e003      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	74fb      	strb	r3, [r7, #19]
      break;
 8003fc6:	e000      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003fc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fca:	7cfb      	ldrb	r3, [r7, #19]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003fd0:	4b52      	ldr	r3, [pc, #328]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fde:	494f      	ldr	r1, [pc, #316]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003fe6:	e001      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe8:	7cfb      	ldrb	r3, [r7, #19]
 8003fea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 80a0 	beq.w	800413a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ffe:	4b47      	ldr	r3, [pc, #284]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800400a:	2301      	movs	r3, #1
 800400c:	e000      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800400e:	2300      	movs	r3, #0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00d      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004014:	4b41      	ldr	r3, [pc, #260]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004018:	4a40      	ldr	r2, [pc, #256]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800401a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800401e:	6593      	str	r3, [r2, #88]	; 0x58
 8004020:	4b3e      	ldr	r3, [pc, #248]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004028:	60bb      	str	r3, [r7, #8]
 800402a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800402c:	2301      	movs	r3, #1
 800402e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004030:	4b3b      	ldr	r3, [pc, #236]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a3a      	ldr	r2, [pc, #232]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800403a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800403c:	f7fd fc24 	bl	8001888 <HAL_GetTick>
 8004040:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004042:	e009      	b.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004044:	f7fd fc20 	bl	8001888 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d902      	bls.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	74fb      	strb	r3, [r7, #19]
        break;
 8004056:	e005      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004058:	4b31      	ldr	r3, [pc, #196]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0ef      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004064:	7cfb      	ldrb	r3, [r7, #19]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d15c      	bne.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800406a:	4b2c      	ldr	r3, [pc, #176]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800406c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004074:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d01f      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	429a      	cmp	r2, r3
 8004086:	d019      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004088:	4b24      	ldr	r3, [pc, #144]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800408a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800408e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004092:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004094:	4b21      	ldr	r3, [pc, #132]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800409a:	4a20      	ldr	r2, [pc, #128]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800409c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040a4:	4b1d      	ldr	r3, [pc, #116]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040aa:	4a1c      	ldr	r2, [pc, #112]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040b4:	4a19      	ldr	r2, [pc, #100]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d016      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c6:	f7fd fbdf 	bl	8001888 <HAL_GetTick>
 80040ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040cc:	e00b      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ce:	f7fd fbdb 	bl	8001888 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040dc:	4293      	cmp	r3, r2
 80040de:	d902      	bls.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	74fb      	strb	r3, [r7, #19]
            break;
 80040e4:	e006      	b.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040e6:	4b0d      	ldr	r3, [pc, #52]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0ec      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80040f4:	7cfb      	ldrb	r3, [r7, #19]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10c      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040fa:	4b08      	ldr	r3, [pc, #32]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004100:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800410a:	4904      	ldr	r1, [pc, #16]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800410c:	4313      	orrs	r3, r2
 800410e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004112:	e009      	b.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004114:	7cfb      	ldrb	r3, [r7, #19]
 8004116:	74bb      	strb	r3, [r7, #18]
 8004118:	e006      	b.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800411a:	bf00      	nop
 800411c:	40021000 	.word	0x40021000
 8004120:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004124:	7cfb      	ldrb	r3, [r7, #19]
 8004126:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004128:	7c7b      	ldrb	r3, [r7, #17]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d105      	bne.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800412e:	4b9e      	ldr	r3, [pc, #632]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004132:	4a9d      	ldr	r2, [pc, #628]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004134:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004138:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004146:	4b98      	ldr	r3, [pc, #608]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800414c:	f023 0203 	bic.w	r2, r3, #3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004154:	4994      	ldr	r1, [pc, #592]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004156:	4313      	orrs	r3, r2
 8004158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00a      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004168:	4b8f      	ldr	r3, [pc, #572]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416e:	f023 020c 	bic.w	r2, r3, #12
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004176:	498c      	ldr	r1, [pc, #560]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800418a:	4b87      	ldr	r3, [pc, #540]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004190:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004198:	4983      	ldr	r1, [pc, #524]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419a:	4313      	orrs	r3, r2
 800419c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0308 	and.w	r3, r3, #8
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00a      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041ac:	4b7e      	ldr	r3, [pc, #504]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041b2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ba:	497b      	ldr	r1, [pc, #492]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0310 	and.w	r3, r3, #16
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00a      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041ce:	4b76      	ldr	r3, [pc, #472]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041dc:	4972      	ldr	r1, [pc, #456]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00a      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041f0:	4b6d      	ldr	r3, [pc, #436]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041f6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041fe:	496a      	ldr	r1, [pc, #424]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004200:	4313      	orrs	r3, r2
 8004202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00a      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004212:	4b65      	ldr	r3, [pc, #404]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004218:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004220:	4961      	ldr	r1, [pc, #388]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004222:	4313      	orrs	r3, r2
 8004224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00a      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004234:	4b5c      	ldr	r3, [pc, #368]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800423a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004242:	4959      	ldr	r1, [pc, #356]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004244:	4313      	orrs	r3, r2
 8004246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00a      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004256:	4b54      	ldr	r3, [pc, #336]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004264:	4950      	ldr	r1, [pc, #320]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004266:	4313      	orrs	r3, r2
 8004268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00a      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004278:	4b4b      	ldr	r3, [pc, #300]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800427a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800427e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004286:	4948      	ldr	r1, [pc, #288]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00a      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800429a:	4b43      	ldr	r3, [pc, #268]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042a8:	493f      	ldr	r1, [pc, #252]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d028      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042bc:	4b3a      	ldr	r3, [pc, #232]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042ca:	4937      	ldr	r1, [pc, #220]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042da:	d106      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042dc:	4b32      	ldr	r3, [pc, #200]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	4a31      	ldr	r2, [pc, #196]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042e6:	60d3      	str	r3, [r2, #12]
 80042e8:	e011      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042f2:	d10c      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3304      	adds	r3, #4
 80042f8:	2101      	movs	r1, #1
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 f8d8 	bl	80044b0 <RCCEx_PLLSAI1_Config>
 8004300:	4603      	mov	r3, r0
 8004302:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800430a:	7cfb      	ldrb	r3, [r7, #19]
 800430c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d028      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800431a:	4b23      	ldr	r3, [pc, #140]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800431c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004320:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004328:	491f      	ldr	r1, [pc, #124]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800432a:	4313      	orrs	r3, r2
 800432c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004338:	d106      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800433a:	4b1b      	ldr	r3, [pc, #108]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	4a1a      	ldr	r2, [pc, #104]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004340:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004344:	60d3      	str	r3, [r2, #12]
 8004346:	e011      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004350:	d10c      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	3304      	adds	r3, #4
 8004356:	2101      	movs	r1, #1
 8004358:	4618      	mov	r0, r3
 800435a:	f000 f8a9 	bl	80044b0 <RCCEx_PLLSAI1_Config>
 800435e:	4603      	mov	r3, r0
 8004360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004362:	7cfb      	ldrb	r3, [r7, #19]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004368:	7cfb      	ldrb	r3, [r7, #19]
 800436a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d02b      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004378:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800437e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004386:	4908      	ldr	r1, [pc, #32]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004392:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004396:	d109      	bne.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004398:	4b03      	ldr	r3, [pc, #12]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	4a02      	ldr	r2, [pc, #8]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800439e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043a2:	60d3      	str	r3, [r2, #12]
 80043a4:	e014      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80043a6:	bf00      	nop
 80043a8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043b4:	d10c      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	3304      	adds	r3, #4
 80043ba:	2101      	movs	r1, #1
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 f877 	bl	80044b0 <RCCEx_PLLSAI1_Config>
 80043c2:	4603      	mov	r3, r0
 80043c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043c6:	7cfb      	ldrb	r3, [r7, #19]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80043cc:	7cfb      	ldrb	r3, [r7, #19]
 80043ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d02f      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043dc:	4b2b      	ldr	r3, [pc, #172]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043ea:	4928      	ldr	r1, [pc, #160]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043fa:	d10d      	bne.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	3304      	adds	r3, #4
 8004400:	2102      	movs	r1, #2
 8004402:	4618      	mov	r0, r3
 8004404:	f000 f854 	bl	80044b0 <RCCEx_PLLSAI1_Config>
 8004408:	4603      	mov	r3, r0
 800440a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800440c:	7cfb      	ldrb	r3, [r7, #19]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d014      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004412:	7cfb      	ldrb	r3, [r7, #19]
 8004414:	74bb      	strb	r3, [r7, #18]
 8004416:	e011      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800441c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004420:	d10c      	bne.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	3320      	adds	r3, #32
 8004426:	2102      	movs	r1, #2
 8004428:	4618      	mov	r0, r3
 800442a:	f000 f935 	bl	8004698 <RCCEx_PLLSAI2_Config>
 800442e:	4603      	mov	r3, r0
 8004430:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004432:	7cfb      	ldrb	r3, [r7, #19]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d001      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004438:	7cfb      	ldrb	r3, [r7, #19]
 800443a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00a      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004448:	4b10      	ldr	r3, [pc, #64]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800444e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004456:	490d      	ldr	r1, [pc, #52]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00b      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800446a:	4b08      	ldr	r3, [pc, #32]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004470:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800447a:	4904      	ldr	r1, [pc, #16]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800447c:	4313      	orrs	r3, r2
 800447e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004482:	7cbb      	ldrb	r3, [r7, #18]
}
 8004484:	4618      	mov	r0, r3
 8004486:	3718      	adds	r7, #24
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40021000 	.word	0x40021000

08004490 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004494:	4b05      	ldr	r3, [pc, #20]	; (80044ac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a04      	ldr	r2, [pc, #16]	; (80044ac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800449a:	f043 0304 	orr.w	r3, r3, #4
 800449e:	6013      	str	r3, [r2, #0]
}
 80044a0:	bf00      	nop
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40021000 	.word	0x40021000

080044b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044ba:	2300      	movs	r3, #0
 80044bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044be:	4b75      	ldr	r3, [pc, #468]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d018      	beq.n	80044fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044ca:	4b72      	ldr	r3, [pc, #456]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0203 	and.w	r2, r3, #3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d10d      	bne.n	80044f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
       ||
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d009      	beq.n	80044f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80044e2:	4b6c      	ldr	r3, [pc, #432]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	091b      	lsrs	r3, r3, #4
 80044e8:	f003 0307 	and.w	r3, r3, #7
 80044ec:	1c5a      	adds	r2, r3, #1
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
       ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d047      	beq.n	8004586 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	73fb      	strb	r3, [r7, #15]
 80044fa:	e044      	b.n	8004586 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2b03      	cmp	r3, #3
 8004502:	d018      	beq.n	8004536 <RCCEx_PLLSAI1_Config+0x86>
 8004504:	2b03      	cmp	r3, #3
 8004506:	d825      	bhi.n	8004554 <RCCEx_PLLSAI1_Config+0xa4>
 8004508:	2b01      	cmp	r3, #1
 800450a:	d002      	beq.n	8004512 <RCCEx_PLLSAI1_Config+0x62>
 800450c:	2b02      	cmp	r3, #2
 800450e:	d009      	beq.n	8004524 <RCCEx_PLLSAI1_Config+0x74>
 8004510:	e020      	b.n	8004554 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004512:	4b60      	ldr	r3, [pc, #384]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d11d      	bne.n	800455a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004522:	e01a      	b.n	800455a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004524:	4b5b      	ldr	r3, [pc, #364]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800452c:	2b00      	cmp	r3, #0
 800452e:	d116      	bne.n	800455e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004534:	e013      	b.n	800455e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004536:	4b57      	ldr	r3, [pc, #348]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10f      	bne.n	8004562 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004542:	4b54      	ldr	r3, [pc, #336]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d109      	bne.n	8004562 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004552:	e006      	b.n	8004562 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	73fb      	strb	r3, [r7, #15]
      break;
 8004558:	e004      	b.n	8004564 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800455a:	bf00      	nop
 800455c:	e002      	b.n	8004564 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800455e:	bf00      	nop
 8004560:	e000      	b.n	8004564 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004562:	bf00      	nop
    }

    if(status == HAL_OK)
 8004564:	7bfb      	ldrb	r3, [r7, #15]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10d      	bne.n	8004586 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800456a:	4b4a      	ldr	r3, [pc, #296]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6819      	ldr	r1, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	3b01      	subs	r3, #1
 800457c:	011b      	lsls	r3, r3, #4
 800457e:	430b      	orrs	r3, r1
 8004580:	4944      	ldr	r1, [pc, #272]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004582:	4313      	orrs	r3, r2
 8004584:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004586:	7bfb      	ldrb	r3, [r7, #15]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d17d      	bne.n	8004688 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800458c:	4b41      	ldr	r3, [pc, #260]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a40      	ldr	r2, [pc, #256]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004592:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004596:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004598:	f7fd f976 	bl	8001888 <HAL_GetTick>
 800459c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800459e:	e009      	b.n	80045b4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045a0:	f7fd f972 	bl	8001888 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d902      	bls.n	80045b4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	73fb      	strb	r3, [r7, #15]
        break;
 80045b2:	e005      	b.n	80045c0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045b4:	4b37      	ldr	r3, [pc, #220]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1ef      	bne.n	80045a0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d160      	bne.n	8004688 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d111      	bne.n	80045f0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045cc:	4b31      	ldr	r3, [pc, #196]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6892      	ldr	r2, [r2, #8]
 80045dc:	0211      	lsls	r1, r2, #8
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	68d2      	ldr	r2, [r2, #12]
 80045e2:	0912      	lsrs	r2, r2, #4
 80045e4:	0452      	lsls	r2, r2, #17
 80045e6:	430a      	orrs	r2, r1
 80045e8:	492a      	ldr	r1, [pc, #168]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	610b      	str	r3, [r1, #16]
 80045ee:	e027      	b.n	8004640 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d112      	bne.n	800461c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045f6:	4b27      	ldr	r3, [pc, #156]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80045fe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	6892      	ldr	r2, [r2, #8]
 8004606:	0211      	lsls	r1, r2, #8
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6912      	ldr	r2, [r2, #16]
 800460c:	0852      	lsrs	r2, r2, #1
 800460e:	3a01      	subs	r2, #1
 8004610:	0552      	lsls	r2, r2, #21
 8004612:	430a      	orrs	r2, r1
 8004614:	491f      	ldr	r1, [pc, #124]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004616:	4313      	orrs	r3, r2
 8004618:	610b      	str	r3, [r1, #16]
 800461a:	e011      	b.n	8004640 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800461c:	4b1d      	ldr	r3, [pc, #116]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004624:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	6892      	ldr	r2, [r2, #8]
 800462c:	0211      	lsls	r1, r2, #8
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	6952      	ldr	r2, [r2, #20]
 8004632:	0852      	lsrs	r2, r2, #1
 8004634:	3a01      	subs	r2, #1
 8004636:	0652      	lsls	r2, r2, #25
 8004638:	430a      	orrs	r2, r1
 800463a:	4916      	ldr	r1, [pc, #88]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 800463c:	4313      	orrs	r3, r2
 800463e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004640:	4b14      	ldr	r3, [pc, #80]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a13      	ldr	r2, [pc, #76]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004646:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800464a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800464c:	f7fd f91c 	bl	8001888 <HAL_GetTick>
 8004650:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004652:	e009      	b.n	8004668 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004654:	f7fd f918 	bl	8001888 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d902      	bls.n	8004668 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	73fb      	strb	r3, [r7, #15]
          break;
 8004666:	e005      	b.n	8004674 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004668:	4b0a      	ldr	r3, [pc, #40]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0ef      	beq.n	8004654 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004674:	7bfb      	ldrb	r3, [r7, #15]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800467a:	4b06      	ldr	r3, [pc, #24]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 800467c:	691a      	ldr	r2, [r3, #16]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	4904      	ldr	r1, [pc, #16]	; (8004694 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004684:	4313      	orrs	r3, r2
 8004686:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004688:	7bfb      	ldrb	r3, [r7, #15]
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40021000 	.word	0x40021000

08004698 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046a2:	2300      	movs	r3, #0
 80046a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046a6:	4b6a      	ldr	r3, [pc, #424]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f003 0303 	and.w	r3, r3, #3
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d018      	beq.n	80046e4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046b2:	4b67      	ldr	r3, [pc, #412]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f003 0203 	and.w	r2, r3, #3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d10d      	bne.n	80046de <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
       ||
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d009      	beq.n	80046de <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80046ca:	4b61      	ldr	r3, [pc, #388]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	091b      	lsrs	r3, r3, #4
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	1c5a      	adds	r2, r3, #1
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
       ||
 80046da:	429a      	cmp	r2, r3
 80046dc:	d047      	beq.n	800476e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	73fb      	strb	r3, [r7, #15]
 80046e2:	e044      	b.n	800476e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2b03      	cmp	r3, #3
 80046ea:	d018      	beq.n	800471e <RCCEx_PLLSAI2_Config+0x86>
 80046ec:	2b03      	cmp	r3, #3
 80046ee:	d825      	bhi.n	800473c <RCCEx_PLLSAI2_Config+0xa4>
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d002      	beq.n	80046fa <RCCEx_PLLSAI2_Config+0x62>
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d009      	beq.n	800470c <RCCEx_PLLSAI2_Config+0x74>
 80046f8:	e020      	b.n	800473c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046fa:	4b55      	ldr	r3, [pc, #340]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11d      	bne.n	8004742 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800470a:	e01a      	b.n	8004742 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800470c:	4b50      	ldr	r3, [pc, #320]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004714:	2b00      	cmp	r3, #0
 8004716:	d116      	bne.n	8004746 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800471c:	e013      	b.n	8004746 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800471e:	4b4c      	ldr	r3, [pc, #304]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d10f      	bne.n	800474a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800472a:	4b49      	ldr	r3, [pc, #292]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d109      	bne.n	800474a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800473a:	e006      	b.n	800474a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	73fb      	strb	r3, [r7, #15]
      break;
 8004740:	e004      	b.n	800474c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004742:	bf00      	nop
 8004744:	e002      	b.n	800474c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004746:	bf00      	nop
 8004748:	e000      	b.n	800474c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800474a:	bf00      	nop
    }

    if(status == HAL_OK)
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d10d      	bne.n	800476e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004752:	4b3f      	ldr	r3, [pc, #252]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6819      	ldr	r1, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	3b01      	subs	r3, #1
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	430b      	orrs	r3, r1
 8004768:	4939      	ldr	r1, [pc, #228]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 800476a:	4313      	orrs	r3, r2
 800476c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800476e:	7bfb      	ldrb	r3, [r7, #15]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d167      	bne.n	8004844 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004774:	4b36      	ldr	r3, [pc, #216]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a35      	ldr	r2, [pc, #212]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 800477a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800477e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004780:	f7fd f882 	bl	8001888 <HAL_GetTick>
 8004784:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004786:	e009      	b.n	800479c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004788:	f7fd f87e 	bl	8001888 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d902      	bls.n	800479c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	73fb      	strb	r3, [r7, #15]
        break;
 800479a:	e005      	b.n	80047a8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800479c:	4b2c      	ldr	r3, [pc, #176]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1ef      	bne.n	8004788 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d14a      	bne.n	8004844 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d111      	bne.n	80047d8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047b4:	4b26      	ldr	r3, [pc, #152]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80047bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	6892      	ldr	r2, [r2, #8]
 80047c4:	0211      	lsls	r1, r2, #8
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	68d2      	ldr	r2, [r2, #12]
 80047ca:	0912      	lsrs	r2, r2, #4
 80047cc:	0452      	lsls	r2, r2, #17
 80047ce:	430a      	orrs	r2, r1
 80047d0:	491f      	ldr	r1, [pc, #124]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	614b      	str	r3, [r1, #20]
 80047d6:	e011      	b.n	80047fc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047d8:	4b1d      	ldr	r3, [pc, #116]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80047e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6892      	ldr	r2, [r2, #8]
 80047e8:	0211      	lsls	r1, r2, #8
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6912      	ldr	r2, [r2, #16]
 80047ee:	0852      	lsrs	r2, r2, #1
 80047f0:	3a01      	subs	r2, #1
 80047f2:	0652      	lsls	r2, r2, #25
 80047f4:	430a      	orrs	r2, r1
 80047f6:	4916      	ldr	r1, [pc, #88]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80047fc:	4b14      	ldr	r3, [pc, #80]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a13      	ldr	r2, [pc, #76]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004802:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004806:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004808:	f7fd f83e 	bl	8001888 <HAL_GetTick>
 800480c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800480e:	e009      	b.n	8004824 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004810:	f7fd f83a 	bl	8001888 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d902      	bls.n	8004824 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	73fb      	strb	r3, [r7, #15]
          break;
 8004822:	e005      	b.n	8004830 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004824:	4b0a      	ldr	r3, [pc, #40]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0ef      	beq.n	8004810 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004830:	7bfb      	ldrb	r3, [r7, #15]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d106      	bne.n	8004844 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004836:	4b06      	ldr	r3, [pc, #24]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004838:	695a      	ldr	r2, [r3, #20]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	4904      	ldr	r1, [pc, #16]	; (8004850 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004840:	4313      	orrs	r3, r2
 8004842:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004844:	7bfb      	ldrb	r3, [r7, #15]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	40021000 	.word	0x40021000

08004854 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e095      	b.n	8004992 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	2b00      	cmp	r3, #0
 800486c:	d108      	bne.n	8004880 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004876:	d009      	beq.n	800488c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	61da      	str	r2, [r3, #28]
 800487e:	e005      	b.n	800488c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d106      	bne.n	80048ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7fc fd5c 	bl	8001364 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048cc:	d902      	bls.n	80048d4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	e002      	b.n	80048da <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80048e2:	d007      	beq.n	80048f4 <HAL_SPI_Init+0xa0>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048ec:	d002      	beq.n	80048f4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004904:	431a      	orrs	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	695b      	ldr	r3, [r3, #20]
 8004914:	f003 0301 	and.w	r3, r3, #1
 8004918:	431a      	orrs	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004936:	ea42 0103 	orr.w	r1, r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	0c1b      	lsrs	r3, r3, #16
 8004950:	f003 0204 	and.w	r2, r3, #4
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	f003 0310 	and.w	r3, r3, #16
 800495c:	431a      	orrs	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004970:	ea42 0103 	orr.w	r1, r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	430a      	orrs	r2, r1
 8004980:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b082      	sub	sp, #8
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e040      	b.n	8004a2e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d106      	bne.n	80049c2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7fc fd15 	bl	80013ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2224      	movs	r2, #36	; 0x24
 80049c6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 0201 	bic.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f991 	bl	8004d00 <UART_SetConfig>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d101      	bne.n	80049e8 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e022      	b.n	8004a2e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 fc0f 	bl	8005214 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a04:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a14:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f042 0201 	orr.w	r2, r2, #1
 8004a24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 fc96 	bl	8005358 <UART_CheckIdleState>
 8004a2c:	4603      	mov	r3, r0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b08a      	sub	sp, #40	; 0x28
 8004a3a:	af02      	add	r7, sp, #8
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	603b      	str	r3, [r7, #0]
 8004a42:	4613      	mov	r3, r2
 8004a44:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	f040 8082 	bne.w	8004b54 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d002      	beq.n	8004a5c <HAL_UART_Transmit+0x26>
 8004a56:	88fb      	ldrh	r3, [r7, #6]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e07a      	b.n	8004b56 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <HAL_UART_Transmit+0x38>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e073      	b.n	8004b56 <HAL_UART_Transmit+0x120>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2221      	movs	r2, #33	; 0x21
 8004a82:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a84:	f7fc ff00 	bl	8001888 <HAL_GetTick>
 8004a88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	88fa      	ldrh	r2, [r7, #6]
 8004a8e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	88fa      	ldrh	r2, [r7, #6]
 8004a96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aa2:	d108      	bne.n	8004ab6 <HAL_UART_Transmit+0x80>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d104      	bne.n	8004ab6 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004aac:	2300      	movs	r3, #0
 8004aae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	61bb      	str	r3, [r7, #24]
 8004ab4:	e003      	b.n	8004abe <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004aba:	2300      	movs	r3, #0
 8004abc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004ac6:	e02d      	b.n	8004b24 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2180      	movs	r1, #128	; 0x80
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fc89 	bl	80053ea <UART_WaitOnFlagUntilTimeout>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e039      	b.n	8004b56 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d10b      	bne.n	8004b00 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	881a      	ldrh	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004af4:	b292      	uxth	r2, r2
 8004af6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	3302      	adds	r3, #2
 8004afc:	61bb      	str	r3, [r7, #24]
 8004afe:	e008      	b.n	8004b12 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	781a      	ldrb	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	b292      	uxth	r2, r2
 8004b0a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1cb      	bne.n	8004ac8 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2200      	movs	r2, #0
 8004b38:	2140      	movs	r1, #64	; 0x40
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 fc55 	bl	80053ea <UART_WaitOnFlagUntilTimeout>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e005      	b.n	8004b56 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004b50:	2300      	movs	r3, #0
 8004b52:	e000      	b.n	8004b56 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004b54:	2302      	movs	r3, #2
  }
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3720      	adds	r7, #32
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b08a      	sub	sp, #40	; 0x28
 8004b62:	af02      	add	r7, sp, #8
 8004b64:	60f8      	str	r0, [r7, #12]
 8004b66:	60b9      	str	r1, [r7, #8]
 8004b68:	603b      	str	r3, [r7, #0]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b72:	2b20      	cmp	r3, #32
 8004b74:	f040 80bf 	bne.w	8004cf6 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_UART_Receive+0x26>
 8004b7e:	88fb      	ldrh	r3, [r7, #6]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e0b7      	b.n	8004cf8 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d101      	bne.n	8004b96 <HAL_UART_Receive+0x38>
 8004b92:	2302      	movs	r3, #2
 8004b94:	e0b0      	b.n	8004cf8 <HAL_UART_Receive+0x19a>
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2222      	movs	r2, #34	; 0x22
 8004baa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bb2:	f7fc fe69 	bl	8001888 <HAL_GetTick>
 8004bb6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	88fa      	ldrh	r2, [r7, #6]
 8004bbc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	88fa      	ldrh	r2, [r7, #6]
 8004bc4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bd0:	d10e      	bne.n	8004bf0 <HAL_UART_Receive+0x92>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d105      	bne.n	8004be6 <HAL_UART_Receive+0x88>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004be0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004be4:	e02d      	b.n	8004c42 <HAL_UART_Receive+0xe4>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	22ff      	movs	r2, #255	; 0xff
 8004bea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004bee:	e028      	b.n	8004c42 <HAL_UART_Receive+0xe4>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10d      	bne.n	8004c14 <HAL_UART_Receive+0xb6>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d104      	bne.n	8004c0a <HAL_UART_Receive+0xac>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	22ff      	movs	r2, #255	; 0xff
 8004c04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c08:	e01b      	b.n	8004c42 <HAL_UART_Receive+0xe4>
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	227f      	movs	r2, #127	; 0x7f
 8004c0e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c12:	e016      	b.n	8004c42 <HAL_UART_Receive+0xe4>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c1c:	d10d      	bne.n	8004c3a <HAL_UART_Receive+0xdc>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d104      	bne.n	8004c30 <HAL_UART_Receive+0xd2>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	227f      	movs	r2, #127	; 0x7f
 8004c2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c2e:	e008      	b.n	8004c42 <HAL_UART_Receive+0xe4>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	223f      	movs	r2, #63	; 0x3f
 8004c34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c38:	e003      	b.n	8004c42 <HAL_UART_Receive+0xe4>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c48:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c52:	d108      	bne.n	8004c66 <HAL_UART_Receive+0x108>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d104      	bne.n	8004c66 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	61bb      	str	r3, [r7, #24]
 8004c64:	e003      	b.n	8004c6e <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004c76:	e033      	b.n	8004ce0 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	2120      	movs	r1, #32
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f000 fbb1 	bl	80053ea <UART_WaitOnFlagUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e032      	b.n	8004cf8 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10c      	bne.n	8004cb2 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	8a7b      	ldrh	r3, [r7, #18]
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	b29a      	uxth	r2, r3
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	3302      	adds	r3, #2
 8004cae:	61bb      	str	r3, [r7, #24]
 8004cb0:	e00d      	b.n	8004cce <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	8a7b      	ldrh	r3, [r7, #18]
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	b2da      	uxtb	r2, r3
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1c5      	bne.n	8004c78 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	e000      	b.n	8004cf8 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004cf6:	2302      	movs	r3, #2
  }
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3720      	adds	r7, #32
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d00:	b5b0      	push	{r4, r5, r7, lr}
 8004d02:	b088      	sub	sp, #32
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	431a      	orrs	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	69db      	ldr	r3, [r3, #28]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	4bad      	ldr	r3, [pc, #692]	; (8004fe0 <UART_SetConfig+0x2e0>)
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6812      	ldr	r2, [r2, #0]
 8004d32:	69f9      	ldr	r1, [r7, #28]
 8004d34:	430b      	orrs	r3, r1
 8004d36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4aa2      	ldr	r2, [pc, #648]	; (8004fe4 <UART_SetConfig+0x2e4>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d004      	beq.n	8004d68 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	69fa      	ldr	r2, [r7, #28]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	69fa      	ldr	r2, [r7, #28]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a99      	ldr	r2, [pc, #612]	; (8004fe8 <UART_SetConfig+0x2e8>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d121      	bne.n	8004dca <UART_SetConfig+0xca>
 8004d86:	4b99      	ldr	r3, [pc, #612]	; (8004fec <UART_SetConfig+0x2ec>)
 8004d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8c:	f003 0303 	and.w	r3, r3, #3
 8004d90:	2b03      	cmp	r3, #3
 8004d92:	d817      	bhi.n	8004dc4 <UART_SetConfig+0xc4>
 8004d94:	a201      	add	r2, pc, #4	; (adr r2, 8004d9c <UART_SetConfig+0x9c>)
 8004d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d9a:	bf00      	nop
 8004d9c:	08004dad 	.word	0x08004dad
 8004da0:	08004db9 	.word	0x08004db9
 8004da4:	08004db3 	.word	0x08004db3
 8004da8:	08004dbf 	.word	0x08004dbf
 8004dac:	2301      	movs	r3, #1
 8004dae:	76fb      	strb	r3, [r7, #27]
 8004db0:	e0e7      	b.n	8004f82 <UART_SetConfig+0x282>
 8004db2:	2302      	movs	r3, #2
 8004db4:	76fb      	strb	r3, [r7, #27]
 8004db6:	e0e4      	b.n	8004f82 <UART_SetConfig+0x282>
 8004db8:	2304      	movs	r3, #4
 8004dba:	76fb      	strb	r3, [r7, #27]
 8004dbc:	e0e1      	b.n	8004f82 <UART_SetConfig+0x282>
 8004dbe:	2308      	movs	r3, #8
 8004dc0:	76fb      	strb	r3, [r7, #27]
 8004dc2:	e0de      	b.n	8004f82 <UART_SetConfig+0x282>
 8004dc4:	2310      	movs	r3, #16
 8004dc6:	76fb      	strb	r3, [r7, #27]
 8004dc8:	e0db      	b.n	8004f82 <UART_SetConfig+0x282>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a88      	ldr	r2, [pc, #544]	; (8004ff0 <UART_SetConfig+0x2f0>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d132      	bne.n	8004e3a <UART_SetConfig+0x13a>
 8004dd4:	4b85      	ldr	r3, [pc, #532]	; (8004fec <UART_SetConfig+0x2ec>)
 8004dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dda:	f003 030c 	and.w	r3, r3, #12
 8004dde:	2b0c      	cmp	r3, #12
 8004de0:	d828      	bhi.n	8004e34 <UART_SetConfig+0x134>
 8004de2:	a201      	add	r2, pc, #4	; (adr r2, 8004de8 <UART_SetConfig+0xe8>)
 8004de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de8:	08004e1d 	.word	0x08004e1d
 8004dec:	08004e35 	.word	0x08004e35
 8004df0:	08004e35 	.word	0x08004e35
 8004df4:	08004e35 	.word	0x08004e35
 8004df8:	08004e29 	.word	0x08004e29
 8004dfc:	08004e35 	.word	0x08004e35
 8004e00:	08004e35 	.word	0x08004e35
 8004e04:	08004e35 	.word	0x08004e35
 8004e08:	08004e23 	.word	0x08004e23
 8004e0c:	08004e35 	.word	0x08004e35
 8004e10:	08004e35 	.word	0x08004e35
 8004e14:	08004e35 	.word	0x08004e35
 8004e18:	08004e2f 	.word	0x08004e2f
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	76fb      	strb	r3, [r7, #27]
 8004e20:	e0af      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e22:	2302      	movs	r3, #2
 8004e24:	76fb      	strb	r3, [r7, #27]
 8004e26:	e0ac      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e28:	2304      	movs	r3, #4
 8004e2a:	76fb      	strb	r3, [r7, #27]
 8004e2c:	e0a9      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e2e:	2308      	movs	r3, #8
 8004e30:	76fb      	strb	r3, [r7, #27]
 8004e32:	e0a6      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e34:	2310      	movs	r3, #16
 8004e36:	76fb      	strb	r3, [r7, #27]
 8004e38:	e0a3      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a6d      	ldr	r2, [pc, #436]	; (8004ff4 <UART_SetConfig+0x2f4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d120      	bne.n	8004e86 <UART_SetConfig+0x186>
 8004e44:	4b69      	ldr	r3, [pc, #420]	; (8004fec <UART_SetConfig+0x2ec>)
 8004e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e4e:	2b30      	cmp	r3, #48	; 0x30
 8004e50:	d013      	beq.n	8004e7a <UART_SetConfig+0x17a>
 8004e52:	2b30      	cmp	r3, #48	; 0x30
 8004e54:	d814      	bhi.n	8004e80 <UART_SetConfig+0x180>
 8004e56:	2b20      	cmp	r3, #32
 8004e58:	d009      	beq.n	8004e6e <UART_SetConfig+0x16e>
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	d810      	bhi.n	8004e80 <UART_SetConfig+0x180>
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <UART_SetConfig+0x168>
 8004e62:	2b10      	cmp	r3, #16
 8004e64:	d006      	beq.n	8004e74 <UART_SetConfig+0x174>
 8004e66:	e00b      	b.n	8004e80 <UART_SetConfig+0x180>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	76fb      	strb	r3, [r7, #27]
 8004e6c:	e089      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	76fb      	strb	r3, [r7, #27]
 8004e72:	e086      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e74:	2304      	movs	r3, #4
 8004e76:	76fb      	strb	r3, [r7, #27]
 8004e78:	e083      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e7a:	2308      	movs	r3, #8
 8004e7c:	76fb      	strb	r3, [r7, #27]
 8004e7e:	e080      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e80:	2310      	movs	r3, #16
 8004e82:	76fb      	strb	r3, [r7, #27]
 8004e84:	e07d      	b.n	8004f82 <UART_SetConfig+0x282>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a5b      	ldr	r2, [pc, #364]	; (8004ff8 <UART_SetConfig+0x2f8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d120      	bne.n	8004ed2 <UART_SetConfig+0x1d2>
 8004e90:	4b56      	ldr	r3, [pc, #344]	; (8004fec <UART_SetConfig+0x2ec>)
 8004e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e9a:	2bc0      	cmp	r3, #192	; 0xc0
 8004e9c:	d013      	beq.n	8004ec6 <UART_SetConfig+0x1c6>
 8004e9e:	2bc0      	cmp	r3, #192	; 0xc0
 8004ea0:	d814      	bhi.n	8004ecc <UART_SetConfig+0x1cc>
 8004ea2:	2b80      	cmp	r3, #128	; 0x80
 8004ea4:	d009      	beq.n	8004eba <UART_SetConfig+0x1ba>
 8004ea6:	2b80      	cmp	r3, #128	; 0x80
 8004ea8:	d810      	bhi.n	8004ecc <UART_SetConfig+0x1cc>
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <UART_SetConfig+0x1b4>
 8004eae:	2b40      	cmp	r3, #64	; 0x40
 8004eb0:	d006      	beq.n	8004ec0 <UART_SetConfig+0x1c0>
 8004eb2:	e00b      	b.n	8004ecc <UART_SetConfig+0x1cc>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	76fb      	strb	r3, [r7, #27]
 8004eb8:	e063      	b.n	8004f82 <UART_SetConfig+0x282>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	76fb      	strb	r3, [r7, #27]
 8004ebe:	e060      	b.n	8004f82 <UART_SetConfig+0x282>
 8004ec0:	2304      	movs	r3, #4
 8004ec2:	76fb      	strb	r3, [r7, #27]
 8004ec4:	e05d      	b.n	8004f82 <UART_SetConfig+0x282>
 8004ec6:	2308      	movs	r3, #8
 8004ec8:	76fb      	strb	r3, [r7, #27]
 8004eca:	e05a      	b.n	8004f82 <UART_SetConfig+0x282>
 8004ecc:	2310      	movs	r3, #16
 8004ece:	76fb      	strb	r3, [r7, #27]
 8004ed0:	e057      	b.n	8004f82 <UART_SetConfig+0x282>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a49      	ldr	r2, [pc, #292]	; (8004ffc <UART_SetConfig+0x2fc>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d125      	bne.n	8004f28 <UART_SetConfig+0x228>
 8004edc:	4b43      	ldr	r3, [pc, #268]	; (8004fec <UART_SetConfig+0x2ec>)
 8004ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ee6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004eea:	d017      	beq.n	8004f1c <UART_SetConfig+0x21c>
 8004eec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ef0:	d817      	bhi.n	8004f22 <UART_SetConfig+0x222>
 8004ef2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ef6:	d00b      	beq.n	8004f10 <UART_SetConfig+0x210>
 8004ef8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004efc:	d811      	bhi.n	8004f22 <UART_SetConfig+0x222>
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <UART_SetConfig+0x20a>
 8004f02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f06:	d006      	beq.n	8004f16 <UART_SetConfig+0x216>
 8004f08:	e00b      	b.n	8004f22 <UART_SetConfig+0x222>
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	76fb      	strb	r3, [r7, #27]
 8004f0e:	e038      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f10:	2302      	movs	r3, #2
 8004f12:	76fb      	strb	r3, [r7, #27]
 8004f14:	e035      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f16:	2304      	movs	r3, #4
 8004f18:	76fb      	strb	r3, [r7, #27]
 8004f1a:	e032      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f1c:	2308      	movs	r3, #8
 8004f1e:	76fb      	strb	r3, [r7, #27]
 8004f20:	e02f      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f22:	2310      	movs	r3, #16
 8004f24:	76fb      	strb	r3, [r7, #27]
 8004f26:	e02c      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a2d      	ldr	r2, [pc, #180]	; (8004fe4 <UART_SetConfig+0x2e4>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d125      	bne.n	8004f7e <UART_SetConfig+0x27e>
 8004f32:	4b2e      	ldr	r3, [pc, #184]	; (8004fec <UART_SetConfig+0x2ec>)
 8004f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004f3c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f40:	d017      	beq.n	8004f72 <UART_SetConfig+0x272>
 8004f42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f46:	d817      	bhi.n	8004f78 <UART_SetConfig+0x278>
 8004f48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f4c:	d00b      	beq.n	8004f66 <UART_SetConfig+0x266>
 8004f4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f52:	d811      	bhi.n	8004f78 <UART_SetConfig+0x278>
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d003      	beq.n	8004f60 <UART_SetConfig+0x260>
 8004f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f5c:	d006      	beq.n	8004f6c <UART_SetConfig+0x26c>
 8004f5e:	e00b      	b.n	8004f78 <UART_SetConfig+0x278>
 8004f60:	2300      	movs	r3, #0
 8004f62:	76fb      	strb	r3, [r7, #27]
 8004f64:	e00d      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f66:	2302      	movs	r3, #2
 8004f68:	76fb      	strb	r3, [r7, #27]
 8004f6a:	e00a      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	76fb      	strb	r3, [r7, #27]
 8004f70:	e007      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f72:	2308      	movs	r3, #8
 8004f74:	76fb      	strb	r3, [r7, #27]
 8004f76:	e004      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f78:	2310      	movs	r3, #16
 8004f7a:	76fb      	strb	r3, [r7, #27]
 8004f7c:	e001      	b.n	8004f82 <UART_SetConfig+0x282>
 8004f7e:	2310      	movs	r3, #16
 8004f80:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a17      	ldr	r2, [pc, #92]	; (8004fe4 <UART_SetConfig+0x2e4>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	f040 8087 	bne.w	800509c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f8e:	7efb      	ldrb	r3, [r7, #27]
 8004f90:	2b08      	cmp	r3, #8
 8004f92:	d837      	bhi.n	8005004 <UART_SetConfig+0x304>
 8004f94:	a201      	add	r2, pc, #4	; (adr r2, 8004f9c <UART_SetConfig+0x29c>)
 8004f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9a:	bf00      	nop
 8004f9c:	08004fc1 	.word	0x08004fc1
 8004fa0:	08005005 	.word	0x08005005
 8004fa4:	08004fc9 	.word	0x08004fc9
 8004fa8:	08005005 	.word	0x08005005
 8004fac:	08004fcf 	.word	0x08004fcf
 8004fb0:	08005005 	.word	0x08005005
 8004fb4:	08005005 	.word	0x08005005
 8004fb8:	08005005 	.word	0x08005005
 8004fbc:	08004fd7 	.word	0x08004fd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fc0:	f7fe fef0 	bl	8003da4 <HAL_RCC_GetPCLK1Freq>
 8004fc4:	6178      	str	r0, [r7, #20]
        break;
 8004fc6:	e022      	b.n	800500e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fc8:	4b0d      	ldr	r3, [pc, #52]	; (8005000 <UART_SetConfig+0x300>)
 8004fca:	617b      	str	r3, [r7, #20]
        break;
 8004fcc:	e01f      	b.n	800500e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fce:	f7fe fe51 	bl	8003c74 <HAL_RCC_GetSysClockFreq>
 8004fd2:	6178      	str	r0, [r7, #20]
        break;
 8004fd4:	e01b      	b.n	800500e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fda:	617b      	str	r3, [r7, #20]
        break;
 8004fdc:	e017      	b.n	800500e <UART_SetConfig+0x30e>
 8004fde:	bf00      	nop
 8004fe0:	efff69f3 	.word	0xefff69f3
 8004fe4:	40008000 	.word	0x40008000
 8004fe8:	40013800 	.word	0x40013800
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	40004400 	.word	0x40004400
 8004ff4:	40004800 	.word	0x40004800
 8004ff8:	40004c00 	.word	0x40004c00
 8004ffc:	40005000 	.word	0x40005000
 8005000:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	76bb      	strb	r3, [r7, #26]
        break;
 800500c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 80f1 	beq.w	80051f8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	4613      	mov	r3, r2
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	4413      	add	r3, r2
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	429a      	cmp	r2, r3
 8005024:	d305      	bcc.n	8005032 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	429a      	cmp	r2, r3
 8005030:	d902      	bls.n	8005038 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	76bb      	strb	r3, [r7, #26]
 8005036:	e0df      	b.n	80051f8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	4618      	mov	r0, r3
 800503c:	f04f 0100 	mov.w	r1, #0
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	f04f 0300 	mov.w	r3, #0
 8005048:	020b      	lsls	r3, r1, #8
 800504a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800504e:	0202      	lsls	r2, r0, #8
 8005050:	6879      	ldr	r1, [r7, #4]
 8005052:	6849      	ldr	r1, [r1, #4]
 8005054:	0849      	lsrs	r1, r1, #1
 8005056:	4608      	mov	r0, r1
 8005058:	f04f 0100 	mov.w	r1, #0
 800505c:	1814      	adds	r4, r2, r0
 800505e:	eb43 0501 	adc.w	r5, r3, r1
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	461a      	mov	r2, r3
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	4620      	mov	r0, r4
 800506e:	4629      	mov	r1, r5
 8005070:	f7fb f906 	bl	8000280 <__aeabi_uldivmod>
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	4613      	mov	r3, r2
 800507a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005082:	d308      	bcc.n	8005096 <UART_SetConfig+0x396>
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800508a:	d204      	bcs.n	8005096 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	60da      	str	r2, [r3, #12]
 8005094:	e0b0      	b.n	80051f8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	76bb      	strb	r3, [r7, #26]
 800509a:	e0ad      	b.n	80051f8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	69db      	ldr	r3, [r3, #28]
 80050a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050a4:	d15c      	bne.n	8005160 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80050a6:	7efb      	ldrb	r3, [r7, #27]
 80050a8:	2b08      	cmp	r3, #8
 80050aa:	d828      	bhi.n	80050fe <UART_SetConfig+0x3fe>
 80050ac:	a201      	add	r2, pc, #4	; (adr r2, 80050b4 <UART_SetConfig+0x3b4>)
 80050ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b2:	bf00      	nop
 80050b4:	080050d9 	.word	0x080050d9
 80050b8:	080050e1 	.word	0x080050e1
 80050bc:	080050e9 	.word	0x080050e9
 80050c0:	080050ff 	.word	0x080050ff
 80050c4:	080050ef 	.word	0x080050ef
 80050c8:	080050ff 	.word	0x080050ff
 80050cc:	080050ff 	.word	0x080050ff
 80050d0:	080050ff 	.word	0x080050ff
 80050d4:	080050f7 	.word	0x080050f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050d8:	f7fe fe64 	bl	8003da4 <HAL_RCC_GetPCLK1Freq>
 80050dc:	6178      	str	r0, [r7, #20]
        break;
 80050de:	e013      	b.n	8005108 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050e0:	f7fe fe76 	bl	8003dd0 <HAL_RCC_GetPCLK2Freq>
 80050e4:	6178      	str	r0, [r7, #20]
        break;
 80050e6:	e00f      	b.n	8005108 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050e8:	4b49      	ldr	r3, [pc, #292]	; (8005210 <UART_SetConfig+0x510>)
 80050ea:	617b      	str	r3, [r7, #20]
        break;
 80050ec:	e00c      	b.n	8005108 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ee:	f7fe fdc1 	bl	8003c74 <HAL_RCC_GetSysClockFreq>
 80050f2:	6178      	str	r0, [r7, #20]
        break;
 80050f4:	e008      	b.n	8005108 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050fa:	617b      	str	r3, [r7, #20]
        break;
 80050fc:	e004      	b.n	8005108 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80050fe:	2300      	movs	r3, #0
 8005100:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	76bb      	strb	r3, [r7, #26]
        break;
 8005106:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d074      	beq.n	80051f8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	005a      	lsls	r2, r3, #1
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	085b      	lsrs	r3, r3, #1
 8005118:	441a      	add	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005122:	b29b      	uxth	r3, r3
 8005124:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	2b0f      	cmp	r3, #15
 800512a:	d916      	bls.n	800515a <UART_SetConfig+0x45a>
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005132:	d212      	bcs.n	800515a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	b29b      	uxth	r3, r3
 8005138:	f023 030f 	bic.w	r3, r3, #15
 800513c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	085b      	lsrs	r3, r3, #1
 8005142:	b29b      	uxth	r3, r3
 8005144:	f003 0307 	and.w	r3, r3, #7
 8005148:	b29a      	uxth	r2, r3
 800514a:	89fb      	ldrh	r3, [r7, #14]
 800514c:	4313      	orrs	r3, r2
 800514e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	89fa      	ldrh	r2, [r7, #14]
 8005156:	60da      	str	r2, [r3, #12]
 8005158:	e04e      	b.n	80051f8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	76bb      	strb	r3, [r7, #26]
 800515e:	e04b      	b.n	80051f8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005160:	7efb      	ldrb	r3, [r7, #27]
 8005162:	2b08      	cmp	r3, #8
 8005164:	d827      	bhi.n	80051b6 <UART_SetConfig+0x4b6>
 8005166:	a201      	add	r2, pc, #4	; (adr r2, 800516c <UART_SetConfig+0x46c>)
 8005168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516c:	08005191 	.word	0x08005191
 8005170:	08005199 	.word	0x08005199
 8005174:	080051a1 	.word	0x080051a1
 8005178:	080051b7 	.word	0x080051b7
 800517c:	080051a7 	.word	0x080051a7
 8005180:	080051b7 	.word	0x080051b7
 8005184:	080051b7 	.word	0x080051b7
 8005188:	080051b7 	.word	0x080051b7
 800518c:	080051af 	.word	0x080051af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005190:	f7fe fe08 	bl	8003da4 <HAL_RCC_GetPCLK1Freq>
 8005194:	6178      	str	r0, [r7, #20]
        break;
 8005196:	e013      	b.n	80051c0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005198:	f7fe fe1a 	bl	8003dd0 <HAL_RCC_GetPCLK2Freq>
 800519c:	6178      	str	r0, [r7, #20]
        break;
 800519e:	e00f      	b.n	80051c0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051a0:	4b1b      	ldr	r3, [pc, #108]	; (8005210 <UART_SetConfig+0x510>)
 80051a2:	617b      	str	r3, [r7, #20]
        break;
 80051a4:	e00c      	b.n	80051c0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051a6:	f7fe fd65 	bl	8003c74 <HAL_RCC_GetSysClockFreq>
 80051aa:	6178      	str	r0, [r7, #20]
        break;
 80051ac:	e008      	b.n	80051c0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051b2:	617b      	str	r3, [r7, #20]
        break;
 80051b4:	e004      	b.n	80051c0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	76bb      	strb	r3, [r7, #26]
        break;
 80051be:	bf00      	nop
    }

    if (pclk != 0U)
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d018      	beq.n	80051f8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	085a      	lsrs	r2, r3, #1
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	441a      	add	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d8:	b29b      	uxth	r3, r3
 80051da:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	2b0f      	cmp	r3, #15
 80051e0:	d908      	bls.n	80051f4 <UART_SetConfig+0x4f4>
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051e8:	d204      	bcs.n	80051f4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	60da      	str	r2, [r3, #12]
 80051f2:	e001      	b.n	80051f8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005204:	7ebb      	ldrb	r3, [r7, #26]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3720      	adds	r7, #32
 800520a:	46bd      	mov	sp, r7
 800520c:	bdb0      	pop	{r4, r5, r7, pc}
 800520e:	bf00      	nop
 8005210:	00f42400 	.word	0x00f42400

08005214 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00a      	beq.n	800523e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00a      	beq.n	8005260 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00a      	beq.n	8005282 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005286:	f003 0308 	and.w	r3, r3, #8
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00a      	beq.n	80052a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a8:	f003 0310 	and.w	r3, r3, #16
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00a      	beq.n	80052c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	f003 0320 	and.w	r3, r3, #32
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00a      	beq.n	80052e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d01a      	beq.n	800532a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005312:	d10a      	bne.n	800532a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00a      	beq.n	800534c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	605a      	str	r2, [r3, #4]
  }
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af02      	add	r7, sp, #8
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005368:	f7fc fa8e 	bl	8001888 <HAL_GetTick>
 800536c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0308 	and.w	r3, r3, #8
 8005378:	2b08      	cmp	r3, #8
 800537a:	d10e      	bne.n	800539a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800537c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 f82d 	bl	80053ea <UART_WaitOnFlagUntilTimeout>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e023      	b.n	80053e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d10e      	bne.n	80053c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f817 	bl	80053ea <UART_WaitOnFlagUntilTimeout>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e00d      	b.n	80053e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2220      	movs	r2, #32
 80053ca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2220      	movs	r2, #32
 80053d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b084      	sub	sp, #16
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	60f8      	str	r0, [r7, #12]
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	603b      	str	r3, [r7, #0]
 80053f6:	4613      	mov	r3, r2
 80053f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053fa:	e05e      	b.n	80054ba <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005402:	d05a      	beq.n	80054ba <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005404:	f7fc fa40 	bl	8001888 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	69ba      	ldr	r2, [r7, #24]
 8005410:	429a      	cmp	r2, r3
 8005412:	d302      	bcc.n	800541a <UART_WaitOnFlagUntilTimeout+0x30>
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d11b      	bne.n	8005452 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005428:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689a      	ldr	r2, [r3, #8]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0201 	bic.w	r2, r2, #1
 8005438:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2220      	movs	r2, #32
 800543e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2220      	movs	r2, #32
 8005444:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e043      	b.n	80054da <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0304 	and.w	r3, r3, #4
 800545c:	2b00      	cmp	r3, #0
 800545e:	d02c      	beq.n	80054ba <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800546a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800546e:	d124      	bne.n	80054ba <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005478:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005488:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0201 	bic.w	r2, r2, #1
 8005498:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2220      	movs	r2, #32
 800549e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2220      	movs	r2, #32
 80054aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e00f      	b.n	80054da <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	69da      	ldr	r2, [r3, #28]
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	4013      	ands	r3, r2
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	bf0c      	ite	eq
 80054ca:	2301      	moveq	r3, #1
 80054cc:	2300      	movne	r3, #0
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	461a      	mov	r2, r3
 80054d2:	79fb      	ldrb	r3, [r7, #7]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d091      	beq.n	80053fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3710      	adds	r7, #16
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}

080054e2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80054e2:	b084      	sub	sp, #16
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	f107 001c 	add.w	r0, r7, #28
 80054f0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 fa23 	bl	800594c <USB_CoreReset>
 8005506:	4603      	mov	r3, r0
 8005508:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800550a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800550c:	2b00      	cmp	r3, #0
 800550e:	d106      	bne.n	800551e <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005514:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	639a      	str	r2, [r3, #56]	; 0x38
 800551c:	e005      	b.n	800552a <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005522:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800552a:	7bfb      	ldrb	r3, [r7, #15]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005536:	b004      	add	sp, #16
 8005538:	4770      	bx	lr

0800553a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800553a:	b480      	push	{r7}
 800553c:	b083      	sub	sp, #12
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f023 0201 	bic.w	r2, r3, #1
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	460b      	mov	r3, r1
 8005566:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005574:	78fb      	ldrb	r3, [r7, #3]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d106      	bne.n	8005588 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	60da      	str	r2, [r3, #12]
 8005586:	e00b      	b.n	80055a0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005588:	78fb      	ldrb	r3, [r7, #3]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d106      	bne.n	800559c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	60da      	str	r2, [r3, #12]
 800559a:	e001      	b.n	80055a0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e003      	b.n	80055a8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80055a0:	2032      	movs	r0, #50	; 0x32
 80055a2:	f7fc f97d 	bl	80018a0 <HAL_Delay>

  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3708      	adds	r7, #8
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055b0:	b084      	sub	sp, #16
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b086      	sub	sp, #24
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80055be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80055c2:	2300      	movs	r3, #0
 80055c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80055ca:	2300      	movs	r3, #0
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	e009      	b.n	80055e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	3340      	adds	r3, #64	; 0x40
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	2200      	movs	r2, #0
 80055dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	3301      	adds	r3, #1
 80055e2:	613b      	str	r3, [r7, #16]
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	2b0e      	cmp	r3, #14
 80055e8:	d9f2      	bls.n	80055d0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80055ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d11c      	bne.n	800562a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055fe:	f043 0302 	orr.w	r3, r3, #2
 8005602:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005608:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	e005      	b.n	8005636 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800563c:	461a      	mov	r2, r3
 800563e:	2300      	movs	r3, #0
 8005640:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005648:	4619      	mov	r1, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005650:	461a      	mov	r2, r3
 8005652:	680b      	ldr	r3, [r1, #0]
 8005654:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005656:	2103      	movs	r1, #3
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f93d 	bl	80058d8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800565e:	2110      	movs	r1, #16
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 f8f1 	bl	8005848 <USB_FlushTxFifo>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 f90f 	bl	8005894 <USB_FlushRxFifo>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005686:	461a      	mov	r2, r3
 8005688:	2300      	movs	r3, #0
 800568a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005692:	461a      	mov	r2, r3
 8005694:	2300      	movs	r3, #0
 8005696:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800569e:	461a      	mov	r2, r3
 80056a0:	2300      	movs	r3, #0
 80056a2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056a4:	2300      	movs	r3, #0
 80056a6:	613b      	str	r3, [r7, #16]
 80056a8:	e043      	b.n	8005732 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	015a      	lsls	r2, r3, #5
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	4413      	add	r3, r2
 80056b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80056bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056c0:	d118      	bne.n	80056f4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10a      	bne.n	80056de <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	015a      	lsls	r2, r3, #5
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	4413      	add	r3, r2
 80056d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056d4:	461a      	mov	r2, r3
 80056d6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80056da:	6013      	str	r3, [r2, #0]
 80056dc:	e013      	b.n	8005706 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	015a      	lsls	r2, r3, #5
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	4413      	add	r3, r2
 80056e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056ea:	461a      	mov	r2, r3
 80056ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80056f0:	6013      	str	r3, [r2, #0]
 80056f2:	e008      	b.n	8005706 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	015a      	lsls	r2, r3, #5
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	4413      	add	r3, r2
 80056fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005700:	461a      	mov	r2, r3
 8005702:	2300      	movs	r3, #0
 8005704:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	015a      	lsls	r2, r3, #5
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	4413      	add	r3, r2
 800570e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005712:	461a      	mov	r2, r3
 8005714:	2300      	movs	r3, #0
 8005716:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	015a      	lsls	r2, r3, #5
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	4413      	add	r3, r2
 8005720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005724:	461a      	mov	r2, r3
 8005726:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800572a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	3301      	adds	r3, #1
 8005730:	613b      	str	r3, [r7, #16]
 8005732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	429a      	cmp	r2, r3
 8005738:	d3b7      	bcc.n	80056aa <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800573a:	2300      	movs	r3, #0
 800573c:	613b      	str	r3, [r7, #16]
 800573e:	e043      	b.n	80057c8 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	015a      	lsls	r2, r3, #5
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	4413      	add	r3, r2
 8005748:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005752:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005756:	d118      	bne.n	800578a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10a      	bne.n	8005774 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	015a      	lsls	r2, r3, #5
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	4413      	add	r3, r2
 8005766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800576a:	461a      	mov	r2, r3
 800576c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	e013      	b.n	800579c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	015a      	lsls	r2, r3, #5
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	4413      	add	r3, r2
 800577c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005780:	461a      	mov	r2, r3
 8005782:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005786:	6013      	str	r3, [r2, #0]
 8005788:	e008      	b.n	800579c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	015a      	lsls	r2, r3, #5
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	4413      	add	r3, r2
 8005792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005796:	461a      	mov	r2, r3
 8005798:	2300      	movs	r3, #0
 800579a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	015a      	lsls	r2, r3, #5
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	4413      	add	r3, r2
 80057a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057a8:	461a      	mov	r2, r3
 80057aa:	2300      	movs	r3, #0
 80057ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	015a      	lsls	r2, r3, #5
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4413      	add	r3, r2
 80057b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ba:	461a      	mov	r2, r3
 80057bc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80057c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	3301      	adds	r3, #1
 80057c6:	613b      	str	r3, [r7, #16]
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d3b7      	bcc.n	8005740 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057e2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80057f0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	f043 0210 	orr.w	r2, r3, #16
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	699a      	ldr	r2, [r3, #24]
 8005802:	4b10      	ldr	r3, [pc, #64]	; (8005844 <USB_DevInit+0x294>)
 8005804:	4313      	orrs	r3, r2
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800580a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	699b      	ldr	r3, [r3, #24]
 8005814:	f043 0208 	orr.w	r2, r3, #8
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800581c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800581e:	2b01      	cmp	r3, #1
 8005820:	d107      	bne.n	8005832 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800582a:	f043 0304 	orr.w	r3, r3, #4
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005832:	7dfb      	ldrb	r3, [r7, #23]
}
 8005834:	4618      	mov	r0, r3
 8005836:	3718      	adds	r7, #24
 8005838:	46bd      	mov	sp, r7
 800583a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800583e:	b004      	add	sp, #16
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	803c3800 	.word	0x803c3800

08005848 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005852:	2300      	movs	r3, #0
 8005854:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	019b      	lsls	r3, r3, #6
 800585a:	f043 0220 	orr.w	r2, r3, #32
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	3301      	adds	r3, #1
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	4a09      	ldr	r2, [pc, #36]	; (8005890 <USB_FlushTxFifo+0x48>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d901      	bls.n	8005874 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e006      	b.n	8005882 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f003 0320 	and.w	r3, r3, #32
 800587c:	2b20      	cmp	r3, #32
 800587e:	d0f0      	beq.n	8005862 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	00030d40 	.word	0x00030d40

08005894 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800589c:	2300      	movs	r3, #0
 800589e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2210      	movs	r2, #16
 80058a4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	3301      	adds	r3, #1
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	4a09      	ldr	r2, [pc, #36]	; (80058d4 <USB_FlushRxFifo+0x40>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d901      	bls.n	80058b8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e006      	b.n	80058c6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	f003 0310 	and.w	r3, r3, #16
 80058c0:	2b10      	cmp	r3, #16
 80058c2:	d0f0      	beq.n	80058a6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	00030d40 	.word	0x00030d40

080058d8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80058d8:	b480      	push	{r7}
 80058da:	b085      	sub	sp, #20
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	460b      	mov	r3, r1
 80058e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	78fb      	ldrb	r3, [r7, #3]
 80058f2:	68f9      	ldr	r1, [r7, #12]
 80058f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80058f8:	4313      	orrs	r3, r2
 80058fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3714      	adds	r7, #20
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800590a:	b480      	push	{r7}
 800590c:	b085      	sub	sp, #20
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005924:	f023 0303 	bic.w	r3, r3, #3
 8005928:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005938:	f043 0302 	orr.w	r3, r3, #2
 800593c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800593e:	2300      	movs	r3, #0
}
 8005940:	4618      	mov	r0, r3
 8005942:	3714      	adds	r7, #20
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005954:	2300      	movs	r3, #0
 8005956:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	3301      	adds	r3, #1
 800595c:	60fb      	str	r3, [r7, #12]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	4a13      	ldr	r2, [pc, #76]	; (80059b0 <USB_CoreReset+0x64>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d901      	bls.n	800596a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e01b      	b.n	80059a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	2b00      	cmp	r3, #0
 8005970:	daf2      	bge.n	8005958 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005972:	2300      	movs	r3, #0
 8005974:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	f043 0201 	orr.w	r2, r3, #1
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	3301      	adds	r3, #1
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	4a09      	ldr	r2, [pc, #36]	; (80059b0 <USB_CoreReset+0x64>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d901      	bls.n	8005994 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e006      	b.n	80059a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b01      	cmp	r3, #1
 800599e:	d0f0      	beq.n	8005982 <USB_CoreReset+0x36>

  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	00030d40 	.word	0x00030d40

080059b4 <__errno>:
 80059b4:	4b01      	ldr	r3, [pc, #4]	; (80059bc <__errno+0x8>)
 80059b6:	6818      	ldr	r0, [r3, #0]
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	2000000c 	.word	0x2000000c

080059c0 <__libc_init_array>:
 80059c0:	b570      	push	{r4, r5, r6, lr}
 80059c2:	4d0d      	ldr	r5, [pc, #52]	; (80059f8 <__libc_init_array+0x38>)
 80059c4:	4c0d      	ldr	r4, [pc, #52]	; (80059fc <__libc_init_array+0x3c>)
 80059c6:	1b64      	subs	r4, r4, r5
 80059c8:	10a4      	asrs	r4, r4, #2
 80059ca:	2600      	movs	r6, #0
 80059cc:	42a6      	cmp	r6, r4
 80059ce:	d109      	bne.n	80059e4 <__libc_init_array+0x24>
 80059d0:	4d0b      	ldr	r5, [pc, #44]	; (8005a00 <__libc_init_array+0x40>)
 80059d2:	4c0c      	ldr	r4, [pc, #48]	; (8005a04 <__libc_init_array+0x44>)
 80059d4:	f000 fc62 	bl	800629c <_init>
 80059d8:	1b64      	subs	r4, r4, r5
 80059da:	10a4      	asrs	r4, r4, #2
 80059dc:	2600      	movs	r6, #0
 80059de:	42a6      	cmp	r6, r4
 80059e0:	d105      	bne.n	80059ee <__libc_init_array+0x2e>
 80059e2:	bd70      	pop	{r4, r5, r6, pc}
 80059e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80059e8:	4798      	blx	r3
 80059ea:	3601      	adds	r6, #1
 80059ec:	e7ee      	b.n	80059cc <__libc_init_array+0xc>
 80059ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80059f2:	4798      	blx	r3
 80059f4:	3601      	adds	r6, #1
 80059f6:	e7f2      	b.n	80059de <__libc_init_array+0x1e>
 80059f8:	080063f8 	.word	0x080063f8
 80059fc:	080063f8 	.word	0x080063f8
 8005a00:	080063f8 	.word	0x080063f8
 8005a04:	080063fc 	.word	0x080063fc

08005a08 <memset>:
 8005a08:	4402      	add	r2, r0
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d100      	bne.n	8005a12 <memset+0xa>
 8005a10:	4770      	bx	lr
 8005a12:	f803 1b01 	strb.w	r1, [r3], #1
 8005a16:	e7f9      	b.n	8005a0c <memset+0x4>

08005a18 <sniprintf>:
 8005a18:	b40c      	push	{r2, r3}
 8005a1a:	b530      	push	{r4, r5, lr}
 8005a1c:	4b17      	ldr	r3, [pc, #92]	; (8005a7c <sniprintf+0x64>)
 8005a1e:	1e0c      	subs	r4, r1, #0
 8005a20:	681d      	ldr	r5, [r3, #0]
 8005a22:	b09d      	sub	sp, #116	; 0x74
 8005a24:	da08      	bge.n	8005a38 <sniprintf+0x20>
 8005a26:	238b      	movs	r3, #139	; 0x8b
 8005a28:	602b      	str	r3, [r5, #0]
 8005a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a2e:	b01d      	add	sp, #116	; 0x74
 8005a30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a34:	b002      	add	sp, #8
 8005a36:	4770      	bx	lr
 8005a38:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005a3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005a40:	bf14      	ite	ne
 8005a42:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005a46:	4623      	moveq	r3, r4
 8005a48:	9304      	str	r3, [sp, #16]
 8005a4a:	9307      	str	r3, [sp, #28]
 8005a4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005a50:	9002      	str	r0, [sp, #8]
 8005a52:	9006      	str	r0, [sp, #24]
 8005a54:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005a58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005a5a:	ab21      	add	r3, sp, #132	; 0x84
 8005a5c:	a902      	add	r1, sp, #8
 8005a5e:	4628      	mov	r0, r5
 8005a60:	9301      	str	r3, [sp, #4]
 8005a62:	f000 f869 	bl	8005b38 <_svfiprintf_r>
 8005a66:	1c43      	adds	r3, r0, #1
 8005a68:	bfbc      	itt	lt
 8005a6a:	238b      	movlt	r3, #139	; 0x8b
 8005a6c:	602b      	strlt	r3, [r5, #0]
 8005a6e:	2c00      	cmp	r4, #0
 8005a70:	d0dd      	beq.n	8005a2e <sniprintf+0x16>
 8005a72:	9b02      	ldr	r3, [sp, #8]
 8005a74:	2200      	movs	r2, #0
 8005a76:	701a      	strb	r2, [r3, #0]
 8005a78:	e7d9      	b.n	8005a2e <sniprintf+0x16>
 8005a7a:	bf00      	nop
 8005a7c:	2000000c 	.word	0x2000000c

08005a80 <__ssputs_r>:
 8005a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a84:	688e      	ldr	r6, [r1, #8]
 8005a86:	429e      	cmp	r6, r3
 8005a88:	4682      	mov	sl, r0
 8005a8a:	460c      	mov	r4, r1
 8005a8c:	4690      	mov	r8, r2
 8005a8e:	461f      	mov	r7, r3
 8005a90:	d838      	bhi.n	8005b04 <__ssputs_r+0x84>
 8005a92:	898a      	ldrh	r2, [r1, #12]
 8005a94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005a98:	d032      	beq.n	8005b00 <__ssputs_r+0x80>
 8005a9a:	6825      	ldr	r5, [r4, #0]
 8005a9c:	6909      	ldr	r1, [r1, #16]
 8005a9e:	eba5 0901 	sub.w	r9, r5, r1
 8005aa2:	6965      	ldr	r5, [r4, #20]
 8005aa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005aa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005aac:	3301      	adds	r3, #1
 8005aae:	444b      	add	r3, r9
 8005ab0:	106d      	asrs	r5, r5, #1
 8005ab2:	429d      	cmp	r5, r3
 8005ab4:	bf38      	it	cc
 8005ab6:	461d      	movcc	r5, r3
 8005ab8:	0553      	lsls	r3, r2, #21
 8005aba:	d531      	bpl.n	8005b20 <__ssputs_r+0xa0>
 8005abc:	4629      	mov	r1, r5
 8005abe:	f000 fb47 	bl	8006150 <_malloc_r>
 8005ac2:	4606      	mov	r6, r0
 8005ac4:	b950      	cbnz	r0, 8005adc <__ssputs_r+0x5c>
 8005ac6:	230c      	movs	r3, #12
 8005ac8:	f8ca 3000 	str.w	r3, [sl]
 8005acc:	89a3      	ldrh	r3, [r4, #12]
 8005ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ad2:	81a3      	strh	r3, [r4, #12]
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005adc:	6921      	ldr	r1, [r4, #16]
 8005ade:	464a      	mov	r2, r9
 8005ae0:	f000 fabe 	bl	8006060 <memcpy>
 8005ae4:	89a3      	ldrh	r3, [r4, #12]
 8005ae6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005aea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005aee:	81a3      	strh	r3, [r4, #12]
 8005af0:	6126      	str	r6, [r4, #16]
 8005af2:	6165      	str	r5, [r4, #20]
 8005af4:	444e      	add	r6, r9
 8005af6:	eba5 0509 	sub.w	r5, r5, r9
 8005afa:	6026      	str	r6, [r4, #0]
 8005afc:	60a5      	str	r5, [r4, #8]
 8005afe:	463e      	mov	r6, r7
 8005b00:	42be      	cmp	r6, r7
 8005b02:	d900      	bls.n	8005b06 <__ssputs_r+0x86>
 8005b04:	463e      	mov	r6, r7
 8005b06:	4632      	mov	r2, r6
 8005b08:	6820      	ldr	r0, [r4, #0]
 8005b0a:	4641      	mov	r1, r8
 8005b0c:	f000 fab6 	bl	800607c <memmove>
 8005b10:	68a3      	ldr	r3, [r4, #8]
 8005b12:	6822      	ldr	r2, [r4, #0]
 8005b14:	1b9b      	subs	r3, r3, r6
 8005b16:	4432      	add	r2, r6
 8005b18:	60a3      	str	r3, [r4, #8]
 8005b1a:	6022      	str	r2, [r4, #0]
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	e7db      	b.n	8005ad8 <__ssputs_r+0x58>
 8005b20:	462a      	mov	r2, r5
 8005b22:	f000 fb6f 	bl	8006204 <_realloc_r>
 8005b26:	4606      	mov	r6, r0
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	d1e1      	bne.n	8005af0 <__ssputs_r+0x70>
 8005b2c:	6921      	ldr	r1, [r4, #16]
 8005b2e:	4650      	mov	r0, sl
 8005b30:	f000 fabe 	bl	80060b0 <_free_r>
 8005b34:	e7c7      	b.n	8005ac6 <__ssputs_r+0x46>
	...

08005b38 <_svfiprintf_r>:
 8005b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3c:	4698      	mov	r8, r3
 8005b3e:	898b      	ldrh	r3, [r1, #12]
 8005b40:	061b      	lsls	r3, r3, #24
 8005b42:	b09d      	sub	sp, #116	; 0x74
 8005b44:	4607      	mov	r7, r0
 8005b46:	460d      	mov	r5, r1
 8005b48:	4614      	mov	r4, r2
 8005b4a:	d50e      	bpl.n	8005b6a <_svfiprintf_r+0x32>
 8005b4c:	690b      	ldr	r3, [r1, #16]
 8005b4e:	b963      	cbnz	r3, 8005b6a <_svfiprintf_r+0x32>
 8005b50:	2140      	movs	r1, #64	; 0x40
 8005b52:	f000 fafd 	bl	8006150 <_malloc_r>
 8005b56:	6028      	str	r0, [r5, #0]
 8005b58:	6128      	str	r0, [r5, #16]
 8005b5a:	b920      	cbnz	r0, 8005b66 <_svfiprintf_r+0x2e>
 8005b5c:	230c      	movs	r3, #12
 8005b5e:	603b      	str	r3, [r7, #0]
 8005b60:	f04f 30ff 	mov.w	r0, #4294967295
 8005b64:	e0d1      	b.n	8005d0a <_svfiprintf_r+0x1d2>
 8005b66:	2340      	movs	r3, #64	; 0x40
 8005b68:	616b      	str	r3, [r5, #20]
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8005b6e:	2320      	movs	r3, #32
 8005b70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b74:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b78:	2330      	movs	r3, #48	; 0x30
 8005b7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005d24 <_svfiprintf_r+0x1ec>
 8005b7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005b82:	f04f 0901 	mov.w	r9, #1
 8005b86:	4623      	mov	r3, r4
 8005b88:	469a      	mov	sl, r3
 8005b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b8e:	b10a      	cbz	r2, 8005b94 <_svfiprintf_r+0x5c>
 8005b90:	2a25      	cmp	r2, #37	; 0x25
 8005b92:	d1f9      	bne.n	8005b88 <_svfiprintf_r+0x50>
 8005b94:	ebba 0b04 	subs.w	fp, sl, r4
 8005b98:	d00b      	beq.n	8005bb2 <_svfiprintf_r+0x7a>
 8005b9a:	465b      	mov	r3, fp
 8005b9c:	4622      	mov	r2, r4
 8005b9e:	4629      	mov	r1, r5
 8005ba0:	4638      	mov	r0, r7
 8005ba2:	f7ff ff6d 	bl	8005a80 <__ssputs_r>
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	f000 80aa 	beq.w	8005d00 <_svfiprintf_r+0x1c8>
 8005bac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bae:	445a      	add	r2, fp
 8005bb0:	9209      	str	r2, [sp, #36]	; 0x24
 8005bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 80a2 	beq.w	8005d00 <_svfiprintf_r+0x1c8>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bc6:	f10a 0a01 	add.w	sl, sl, #1
 8005bca:	9304      	str	r3, [sp, #16]
 8005bcc:	9307      	str	r3, [sp, #28]
 8005bce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005bd2:	931a      	str	r3, [sp, #104]	; 0x68
 8005bd4:	4654      	mov	r4, sl
 8005bd6:	2205      	movs	r2, #5
 8005bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bdc:	4851      	ldr	r0, [pc, #324]	; (8005d24 <_svfiprintf_r+0x1ec>)
 8005bde:	f7fa faff 	bl	80001e0 <memchr>
 8005be2:	9a04      	ldr	r2, [sp, #16]
 8005be4:	b9d8      	cbnz	r0, 8005c1e <_svfiprintf_r+0xe6>
 8005be6:	06d0      	lsls	r0, r2, #27
 8005be8:	bf44      	itt	mi
 8005bea:	2320      	movmi	r3, #32
 8005bec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bf0:	0711      	lsls	r1, r2, #28
 8005bf2:	bf44      	itt	mi
 8005bf4:	232b      	movmi	r3, #43	; 0x2b
 8005bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bfa:	f89a 3000 	ldrb.w	r3, [sl]
 8005bfe:	2b2a      	cmp	r3, #42	; 0x2a
 8005c00:	d015      	beq.n	8005c2e <_svfiprintf_r+0xf6>
 8005c02:	9a07      	ldr	r2, [sp, #28]
 8005c04:	4654      	mov	r4, sl
 8005c06:	2000      	movs	r0, #0
 8005c08:	f04f 0c0a 	mov.w	ip, #10
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c12:	3b30      	subs	r3, #48	; 0x30
 8005c14:	2b09      	cmp	r3, #9
 8005c16:	d94e      	bls.n	8005cb6 <_svfiprintf_r+0x17e>
 8005c18:	b1b0      	cbz	r0, 8005c48 <_svfiprintf_r+0x110>
 8005c1a:	9207      	str	r2, [sp, #28]
 8005c1c:	e014      	b.n	8005c48 <_svfiprintf_r+0x110>
 8005c1e:	eba0 0308 	sub.w	r3, r0, r8
 8005c22:	fa09 f303 	lsl.w	r3, r9, r3
 8005c26:	4313      	orrs	r3, r2
 8005c28:	9304      	str	r3, [sp, #16]
 8005c2a:	46a2      	mov	sl, r4
 8005c2c:	e7d2      	b.n	8005bd4 <_svfiprintf_r+0x9c>
 8005c2e:	9b03      	ldr	r3, [sp, #12]
 8005c30:	1d19      	adds	r1, r3, #4
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	9103      	str	r1, [sp, #12]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	bfbb      	ittet	lt
 8005c3a:	425b      	neglt	r3, r3
 8005c3c:	f042 0202 	orrlt.w	r2, r2, #2
 8005c40:	9307      	strge	r3, [sp, #28]
 8005c42:	9307      	strlt	r3, [sp, #28]
 8005c44:	bfb8      	it	lt
 8005c46:	9204      	strlt	r2, [sp, #16]
 8005c48:	7823      	ldrb	r3, [r4, #0]
 8005c4a:	2b2e      	cmp	r3, #46	; 0x2e
 8005c4c:	d10c      	bne.n	8005c68 <_svfiprintf_r+0x130>
 8005c4e:	7863      	ldrb	r3, [r4, #1]
 8005c50:	2b2a      	cmp	r3, #42	; 0x2a
 8005c52:	d135      	bne.n	8005cc0 <_svfiprintf_r+0x188>
 8005c54:	9b03      	ldr	r3, [sp, #12]
 8005c56:	1d1a      	adds	r2, r3, #4
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	9203      	str	r2, [sp, #12]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	bfb8      	it	lt
 8005c60:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c64:	3402      	adds	r4, #2
 8005c66:	9305      	str	r3, [sp, #20]
 8005c68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005d34 <_svfiprintf_r+0x1fc>
 8005c6c:	7821      	ldrb	r1, [r4, #0]
 8005c6e:	2203      	movs	r2, #3
 8005c70:	4650      	mov	r0, sl
 8005c72:	f7fa fab5 	bl	80001e0 <memchr>
 8005c76:	b140      	cbz	r0, 8005c8a <_svfiprintf_r+0x152>
 8005c78:	2340      	movs	r3, #64	; 0x40
 8005c7a:	eba0 000a 	sub.w	r0, r0, sl
 8005c7e:	fa03 f000 	lsl.w	r0, r3, r0
 8005c82:	9b04      	ldr	r3, [sp, #16]
 8005c84:	4303      	orrs	r3, r0
 8005c86:	3401      	adds	r4, #1
 8005c88:	9304      	str	r3, [sp, #16]
 8005c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c8e:	4826      	ldr	r0, [pc, #152]	; (8005d28 <_svfiprintf_r+0x1f0>)
 8005c90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005c94:	2206      	movs	r2, #6
 8005c96:	f7fa faa3 	bl	80001e0 <memchr>
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	d038      	beq.n	8005d10 <_svfiprintf_r+0x1d8>
 8005c9e:	4b23      	ldr	r3, [pc, #140]	; (8005d2c <_svfiprintf_r+0x1f4>)
 8005ca0:	bb1b      	cbnz	r3, 8005cea <_svfiprintf_r+0x1b2>
 8005ca2:	9b03      	ldr	r3, [sp, #12]
 8005ca4:	3307      	adds	r3, #7
 8005ca6:	f023 0307 	bic.w	r3, r3, #7
 8005caa:	3308      	adds	r3, #8
 8005cac:	9303      	str	r3, [sp, #12]
 8005cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cb0:	4433      	add	r3, r6
 8005cb2:	9309      	str	r3, [sp, #36]	; 0x24
 8005cb4:	e767      	b.n	8005b86 <_svfiprintf_r+0x4e>
 8005cb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cba:	460c      	mov	r4, r1
 8005cbc:	2001      	movs	r0, #1
 8005cbe:	e7a5      	b.n	8005c0c <_svfiprintf_r+0xd4>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	3401      	adds	r4, #1
 8005cc4:	9305      	str	r3, [sp, #20]
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	f04f 0c0a 	mov.w	ip, #10
 8005ccc:	4620      	mov	r0, r4
 8005cce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cd2:	3a30      	subs	r2, #48	; 0x30
 8005cd4:	2a09      	cmp	r2, #9
 8005cd6:	d903      	bls.n	8005ce0 <_svfiprintf_r+0x1a8>
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d0c5      	beq.n	8005c68 <_svfiprintf_r+0x130>
 8005cdc:	9105      	str	r1, [sp, #20]
 8005cde:	e7c3      	b.n	8005c68 <_svfiprintf_r+0x130>
 8005ce0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e7f0      	b.n	8005ccc <_svfiprintf_r+0x194>
 8005cea:	ab03      	add	r3, sp, #12
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	462a      	mov	r2, r5
 8005cf0:	4b0f      	ldr	r3, [pc, #60]	; (8005d30 <_svfiprintf_r+0x1f8>)
 8005cf2:	a904      	add	r1, sp, #16
 8005cf4:	4638      	mov	r0, r7
 8005cf6:	f3af 8000 	nop.w
 8005cfa:	1c42      	adds	r2, r0, #1
 8005cfc:	4606      	mov	r6, r0
 8005cfe:	d1d6      	bne.n	8005cae <_svfiprintf_r+0x176>
 8005d00:	89ab      	ldrh	r3, [r5, #12]
 8005d02:	065b      	lsls	r3, r3, #25
 8005d04:	f53f af2c 	bmi.w	8005b60 <_svfiprintf_r+0x28>
 8005d08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d0a:	b01d      	add	sp, #116	; 0x74
 8005d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d10:	ab03      	add	r3, sp, #12
 8005d12:	9300      	str	r3, [sp, #0]
 8005d14:	462a      	mov	r2, r5
 8005d16:	4b06      	ldr	r3, [pc, #24]	; (8005d30 <_svfiprintf_r+0x1f8>)
 8005d18:	a904      	add	r1, sp, #16
 8005d1a:	4638      	mov	r0, r7
 8005d1c:	f000 f87a 	bl	8005e14 <_printf_i>
 8005d20:	e7eb      	b.n	8005cfa <_svfiprintf_r+0x1c2>
 8005d22:	bf00      	nop
 8005d24:	080063bc 	.word	0x080063bc
 8005d28:	080063c6 	.word	0x080063c6
 8005d2c:	00000000 	.word	0x00000000
 8005d30:	08005a81 	.word	0x08005a81
 8005d34:	080063c2 	.word	0x080063c2

08005d38 <_printf_common>:
 8005d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d3c:	4616      	mov	r6, r2
 8005d3e:	4699      	mov	r9, r3
 8005d40:	688a      	ldr	r2, [r1, #8]
 8005d42:	690b      	ldr	r3, [r1, #16]
 8005d44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	bfb8      	it	lt
 8005d4c:	4613      	movlt	r3, r2
 8005d4e:	6033      	str	r3, [r6, #0]
 8005d50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d54:	4607      	mov	r7, r0
 8005d56:	460c      	mov	r4, r1
 8005d58:	b10a      	cbz	r2, 8005d5e <_printf_common+0x26>
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	6033      	str	r3, [r6, #0]
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	0699      	lsls	r1, r3, #26
 8005d62:	bf42      	ittt	mi
 8005d64:	6833      	ldrmi	r3, [r6, #0]
 8005d66:	3302      	addmi	r3, #2
 8005d68:	6033      	strmi	r3, [r6, #0]
 8005d6a:	6825      	ldr	r5, [r4, #0]
 8005d6c:	f015 0506 	ands.w	r5, r5, #6
 8005d70:	d106      	bne.n	8005d80 <_printf_common+0x48>
 8005d72:	f104 0a19 	add.w	sl, r4, #25
 8005d76:	68e3      	ldr	r3, [r4, #12]
 8005d78:	6832      	ldr	r2, [r6, #0]
 8005d7a:	1a9b      	subs	r3, r3, r2
 8005d7c:	42ab      	cmp	r3, r5
 8005d7e:	dc26      	bgt.n	8005dce <_printf_common+0x96>
 8005d80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d84:	1e13      	subs	r3, r2, #0
 8005d86:	6822      	ldr	r2, [r4, #0]
 8005d88:	bf18      	it	ne
 8005d8a:	2301      	movne	r3, #1
 8005d8c:	0692      	lsls	r2, r2, #26
 8005d8e:	d42b      	bmi.n	8005de8 <_printf_common+0xb0>
 8005d90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d94:	4649      	mov	r1, r9
 8005d96:	4638      	mov	r0, r7
 8005d98:	47c0      	blx	r8
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	d01e      	beq.n	8005ddc <_printf_common+0xa4>
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	68e5      	ldr	r5, [r4, #12]
 8005da2:	6832      	ldr	r2, [r6, #0]
 8005da4:	f003 0306 	and.w	r3, r3, #6
 8005da8:	2b04      	cmp	r3, #4
 8005daa:	bf08      	it	eq
 8005dac:	1aad      	subeq	r5, r5, r2
 8005dae:	68a3      	ldr	r3, [r4, #8]
 8005db0:	6922      	ldr	r2, [r4, #16]
 8005db2:	bf0c      	ite	eq
 8005db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005db8:	2500      	movne	r5, #0
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	bfc4      	itt	gt
 8005dbe:	1a9b      	subgt	r3, r3, r2
 8005dc0:	18ed      	addgt	r5, r5, r3
 8005dc2:	2600      	movs	r6, #0
 8005dc4:	341a      	adds	r4, #26
 8005dc6:	42b5      	cmp	r5, r6
 8005dc8:	d11a      	bne.n	8005e00 <_printf_common+0xc8>
 8005dca:	2000      	movs	r0, #0
 8005dcc:	e008      	b.n	8005de0 <_printf_common+0xa8>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	4652      	mov	r2, sl
 8005dd2:	4649      	mov	r1, r9
 8005dd4:	4638      	mov	r0, r7
 8005dd6:	47c0      	blx	r8
 8005dd8:	3001      	adds	r0, #1
 8005dda:	d103      	bne.n	8005de4 <_printf_common+0xac>
 8005ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8005de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de4:	3501      	adds	r5, #1
 8005de6:	e7c6      	b.n	8005d76 <_printf_common+0x3e>
 8005de8:	18e1      	adds	r1, r4, r3
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	2030      	movs	r0, #48	; 0x30
 8005dee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005df2:	4422      	add	r2, r4
 8005df4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005df8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005dfc:	3302      	adds	r3, #2
 8005dfe:	e7c7      	b.n	8005d90 <_printf_common+0x58>
 8005e00:	2301      	movs	r3, #1
 8005e02:	4622      	mov	r2, r4
 8005e04:	4649      	mov	r1, r9
 8005e06:	4638      	mov	r0, r7
 8005e08:	47c0      	blx	r8
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	d0e6      	beq.n	8005ddc <_printf_common+0xa4>
 8005e0e:	3601      	adds	r6, #1
 8005e10:	e7d9      	b.n	8005dc6 <_printf_common+0x8e>
	...

08005e14 <_printf_i>:
 8005e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e18:	460c      	mov	r4, r1
 8005e1a:	4691      	mov	r9, r2
 8005e1c:	7e27      	ldrb	r7, [r4, #24]
 8005e1e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e20:	2f78      	cmp	r7, #120	; 0x78
 8005e22:	4680      	mov	r8, r0
 8005e24:	469a      	mov	sl, r3
 8005e26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e2a:	d807      	bhi.n	8005e3c <_printf_i+0x28>
 8005e2c:	2f62      	cmp	r7, #98	; 0x62
 8005e2e:	d80a      	bhi.n	8005e46 <_printf_i+0x32>
 8005e30:	2f00      	cmp	r7, #0
 8005e32:	f000 80d8 	beq.w	8005fe6 <_printf_i+0x1d2>
 8005e36:	2f58      	cmp	r7, #88	; 0x58
 8005e38:	f000 80a3 	beq.w	8005f82 <_printf_i+0x16e>
 8005e3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e44:	e03a      	b.n	8005ebc <_printf_i+0xa8>
 8005e46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e4a:	2b15      	cmp	r3, #21
 8005e4c:	d8f6      	bhi.n	8005e3c <_printf_i+0x28>
 8005e4e:	a001      	add	r0, pc, #4	; (adr r0, 8005e54 <_printf_i+0x40>)
 8005e50:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005e54:	08005ead 	.word	0x08005ead
 8005e58:	08005ec1 	.word	0x08005ec1
 8005e5c:	08005e3d 	.word	0x08005e3d
 8005e60:	08005e3d 	.word	0x08005e3d
 8005e64:	08005e3d 	.word	0x08005e3d
 8005e68:	08005e3d 	.word	0x08005e3d
 8005e6c:	08005ec1 	.word	0x08005ec1
 8005e70:	08005e3d 	.word	0x08005e3d
 8005e74:	08005e3d 	.word	0x08005e3d
 8005e78:	08005e3d 	.word	0x08005e3d
 8005e7c:	08005e3d 	.word	0x08005e3d
 8005e80:	08005fcd 	.word	0x08005fcd
 8005e84:	08005ef1 	.word	0x08005ef1
 8005e88:	08005faf 	.word	0x08005faf
 8005e8c:	08005e3d 	.word	0x08005e3d
 8005e90:	08005e3d 	.word	0x08005e3d
 8005e94:	08005fef 	.word	0x08005fef
 8005e98:	08005e3d 	.word	0x08005e3d
 8005e9c:	08005ef1 	.word	0x08005ef1
 8005ea0:	08005e3d 	.word	0x08005e3d
 8005ea4:	08005e3d 	.word	0x08005e3d
 8005ea8:	08005fb7 	.word	0x08005fb7
 8005eac:	680b      	ldr	r3, [r1, #0]
 8005eae:	1d1a      	adds	r2, r3, #4
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	600a      	str	r2, [r1, #0]
 8005eb4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005eb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e0a3      	b.n	8006008 <_printf_i+0x1f4>
 8005ec0:	6825      	ldr	r5, [r4, #0]
 8005ec2:	6808      	ldr	r0, [r1, #0]
 8005ec4:	062e      	lsls	r6, r5, #24
 8005ec6:	f100 0304 	add.w	r3, r0, #4
 8005eca:	d50a      	bpl.n	8005ee2 <_printf_i+0xce>
 8005ecc:	6805      	ldr	r5, [r0, #0]
 8005ece:	600b      	str	r3, [r1, #0]
 8005ed0:	2d00      	cmp	r5, #0
 8005ed2:	da03      	bge.n	8005edc <_printf_i+0xc8>
 8005ed4:	232d      	movs	r3, #45	; 0x2d
 8005ed6:	426d      	negs	r5, r5
 8005ed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005edc:	485e      	ldr	r0, [pc, #376]	; (8006058 <_printf_i+0x244>)
 8005ede:	230a      	movs	r3, #10
 8005ee0:	e019      	b.n	8005f16 <_printf_i+0x102>
 8005ee2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005ee6:	6805      	ldr	r5, [r0, #0]
 8005ee8:	600b      	str	r3, [r1, #0]
 8005eea:	bf18      	it	ne
 8005eec:	b22d      	sxthne	r5, r5
 8005eee:	e7ef      	b.n	8005ed0 <_printf_i+0xbc>
 8005ef0:	680b      	ldr	r3, [r1, #0]
 8005ef2:	6825      	ldr	r5, [r4, #0]
 8005ef4:	1d18      	adds	r0, r3, #4
 8005ef6:	6008      	str	r0, [r1, #0]
 8005ef8:	0628      	lsls	r0, r5, #24
 8005efa:	d501      	bpl.n	8005f00 <_printf_i+0xec>
 8005efc:	681d      	ldr	r5, [r3, #0]
 8005efe:	e002      	b.n	8005f06 <_printf_i+0xf2>
 8005f00:	0669      	lsls	r1, r5, #25
 8005f02:	d5fb      	bpl.n	8005efc <_printf_i+0xe8>
 8005f04:	881d      	ldrh	r5, [r3, #0]
 8005f06:	4854      	ldr	r0, [pc, #336]	; (8006058 <_printf_i+0x244>)
 8005f08:	2f6f      	cmp	r7, #111	; 0x6f
 8005f0a:	bf0c      	ite	eq
 8005f0c:	2308      	moveq	r3, #8
 8005f0e:	230a      	movne	r3, #10
 8005f10:	2100      	movs	r1, #0
 8005f12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f16:	6866      	ldr	r6, [r4, #4]
 8005f18:	60a6      	str	r6, [r4, #8]
 8005f1a:	2e00      	cmp	r6, #0
 8005f1c:	bfa2      	ittt	ge
 8005f1e:	6821      	ldrge	r1, [r4, #0]
 8005f20:	f021 0104 	bicge.w	r1, r1, #4
 8005f24:	6021      	strge	r1, [r4, #0]
 8005f26:	b90d      	cbnz	r5, 8005f2c <_printf_i+0x118>
 8005f28:	2e00      	cmp	r6, #0
 8005f2a:	d04d      	beq.n	8005fc8 <_printf_i+0x1b4>
 8005f2c:	4616      	mov	r6, r2
 8005f2e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f32:	fb03 5711 	mls	r7, r3, r1, r5
 8005f36:	5dc7      	ldrb	r7, [r0, r7]
 8005f38:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f3c:	462f      	mov	r7, r5
 8005f3e:	42bb      	cmp	r3, r7
 8005f40:	460d      	mov	r5, r1
 8005f42:	d9f4      	bls.n	8005f2e <_printf_i+0x11a>
 8005f44:	2b08      	cmp	r3, #8
 8005f46:	d10b      	bne.n	8005f60 <_printf_i+0x14c>
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	07df      	lsls	r7, r3, #31
 8005f4c:	d508      	bpl.n	8005f60 <_printf_i+0x14c>
 8005f4e:	6923      	ldr	r3, [r4, #16]
 8005f50:	6861      	ldr	r1, [r4, #4]
 8005f52:	4299      	cmp	r1, r3
 8005f54:	bfde      	ittt	le
 8005f56:	2330      	movle	r3, #48	; 0x30
 8005f58:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f5c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f60:	1b92      	subs	r2, r2, r6
 8005f62:	6122      	str	r2, [r4, #16]
 8005f64:	f8cd a000 	str.w	sl, [sp]
 8005f68:	464b      	mov	r3, r9
 8005f6a:	aa03      	add	r2, sp, #12
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	4640      	mov	r0, r8
 8005f70:	f7ff fee2 	bl	8005d38 <_printf_common>
 8005f74:	3001      	adds	r0, #1
 8005f76:	d14c      	bne.n	8006012 <_printf_i+0x1fe>
 8005f78:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7c:	b004      	add	sp, #16
 8005f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f82:	4835      	ldr	r0, [pc, #212]	; (8006058 <_printf_i+0x244>)
 8005f84:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	680e      	ldr	r6, [r1, #0]
 8005f8c:	061f      	lsls	r7, r3, #24
 8005f8e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005f92:	600e      	str	r6, [r1, #0]
 8005f94:	d514      	bpl.n	8005fc0 <_printf_i+0x1ac>
 8005f96:	07d9      	lsls	r1, r3, #31
 8005f98:	bf44      	itt	mi
 8005f9a:	f043 0320 	orrmi.w	r3, r3, #32
 8005f9e:	6023      	strmi	r3, [r4, #0]
 8005fa0:	b91d      	cbnz	r5, 8005faa <_printf_i+0x196>
 8005fa2:	6823      	ldr	r3, [r4, #0]
 8005fa4:	f023 0320 	bic.w	r3, r3, #32
 8005fa8:	6023      	str	r3, [r4, #0]
 8005faa:	2310      	movs	r3, #16
 8005fac:	e7b0      	b.n	8005f10 <_printf_i+0xfc>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	f043 0320 	orr.w	r3, r3, #32
 8005fb4:	6023      	str	r3, [r4, #0]
 8005fb6:	2378      	movs	r3, #120	; 0x78
 8005fb8:	4828      	ldr	r0, [pc, #160]	; (800605c <_printf_i+0x248>)
 8005fba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005fbe:	e7e3      	b.n	8005f88 <_printf_i+0x174>
 8005fc0:	065e      	lsls	r6, r3, #25
 8005fc2:	bf48      	it	mi
 8005fc4:	b2ad      	uxthmi	r5, r5
 8005fc6:	e7e6      	b.n	8005f96 <_printf_i+0x182>
 8005fc8:	4616      	mov	r6, r2
 8005fca:	e7bb      	b.n	8005f44 <_printf_i+0x130>
 8005fcc:	680b      	ldr	r3, [r1, #0]
 8005fce:	6826      	ldr	r6, [r4, #0]
 8005fd0:	6960      	ldr	r0, [r4, #20]
 8005fd2:	1d1d      	adds	r5, r3, #4
 8005fd4:	600d      	str	r5, [r1, #0]
 8005fd6:	0635      	lsls	r5, r6, #24
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	d501      	bpl.n	8005fe0 <_printf_i+0x1cc>
 8005fdc:	6018      	str	r0, [r3, #0]
 8005fde:	e002      	b.n	8005fe6 <_printf_i+0x1d2>
 8005fe0:	0671      	lsls	r1, r6, #25
 8005fe2:	d5fb      	bpl.n	8005fdc <_printf_i+0x1c8>
 8005fe4:	8018      	strh	r0, [r3, #0]
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	6123      	str	r3, [r4, #16]
 8005fea:	4616      	mov	r6, r2
 8005fec:	e7ba      	b.n	8005f64 <_printf_i+0x150>
 8005fee:	680b      	ldr	r3, [r1, #0]
 8005ff0:	1d1a      	adds	r2, r3, #4
 8005ff2:	600a      	str	r2, [r1, #0]
 8005ff4:	681e      	ldr	r6, [r3, #0]
 8005ff6:	6862      	ldr	r2, [r4, #4]
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	4630      	mov	r0, r6
 8005ffc:	f7fa f8f0 	bl	80001e0 <memchr>
 8006000:	b108      	cbz	r0, 8006006 <_printf_i+0x1f2>
 8006002:	1b80      	subs	r0, r0, r6
 8006004:	6060      	str	r0, [r4, #4]
 8006006:	6863      	ldr	r3, [r4, #4]
 8006008:	6123      	str	r3, [r4, #16]
 800600a:	2300      	movs	r3, #0
 800600c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006010:	e7a8      	b.n	8005f64 <_printf_i+0x150>
 8006012:	6923      	ldr	r3, [r4, #16]
 8006014:	4632      	mov	r2, r6
 8006016:	4649      	mov	r1, r9
 8006018:	4640      	mov	r0, r8
 800601a:	47d0      	blx	sl
 800601c:	3001      	adds	r0, #1
 800601e:	d0ab      	beq.n	8005f78 <_printf_i+0x164>
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	079b      	lsls	r3, r3, #30
 8006024:	d413      	bmi.n	800604e <_printf_i+0x23a>
 8006026:	68e0      	ldr	r0, [r4, #12]
 8006028:	9b03      	ldr	r3, [sp, #12]
 800602a:	4298      	cmp	r0, r3
 800602c:	bfb8      	it	lt
 800602e:	4618      	movlt	r0, r3
 8006030:	e7a4      	b.n	8005f7c <_printf_i+0x168>
 8006032:	2301      	movs	r3, #1
 8006034:	4632      	mov	r2, r6
 8006036:	4649      	mov	r1, r9
 8006038:	4640      	mov	r0, r8
 800603a:	47d0      	blx	sl
 800603c:	3001      	adds	r0, #1
 800603e:	d09b      	beq.n	8005f78 <_printf_i+0x164>
 8006040:	3501      	adds	r5, #1
 8006042:	68e3      	ldr	r3, [r4, #12]
 8006044:	9903      	ldr	r1, [sp, #12]
 8006046:	1a5b      	subs	r3, r3, r1
 8006048:	42ab      	cmp	r3, r5
 800604a:	dcf2      	bgt.n	8006032 <_printf_i+0x21e>
 800604c:	e7eb      	b.n	8006026 <_printf_i+0x212>
 800604e:	2500      	movs	r5, #0
 8006050:	f104 0619 	add.w	r6, r4, #25
 8006054:	e7f5      	b.n	8006042 <_printf_i+0x22e>
 8006056:	bf00      	nop
 8006058:	080063cd 	.word	0x080063cd
 800605c:	080063de 	.word	0x080063de

08006060 <memcpy>:
 8006060:	440a      	add	r2, r1
 8006062:	4291      	cmp	r1, r2
 8006064:	f100 33ff 	add.w	r3, r0, #4294967295
 8006068:	d100      	bne.n	800606c <memcpy+0xc>
 800606a:	4770      	bx	lr
 800606c:	b510      	push	{r4, lr}
 800606e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006072:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006076:	4291      	cmp	r1, r2
 8006078:	d1f9      	bne.n	800606e <memcpy+0xe>
 800607a:	bd10      	pop	{r4, pc}

0800607c <memmove>:
 800607c:	4288      	cmp	r0, r1
 800607e:	b510      	push	{r4, lr}
 8006080:	eb01 0402 	add.w	r4, r1, r2
 8006084:	d902      	bls.n	800608c <memmove+0x10>
 8006086:	4284      	cmp	r4, r0
 8006088:	4623      	mov	r3, r4
 800608a:	d807      	bhi.n	800609c <memmove+0x20>
 800608c:	1e43      	subs	r3, r0, #1
 800608e:	42a1      	cmp	r1, r4
 8006090:	d008      	beq.n	80060a4 <memmove+0x28>
 8006092:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006096:	f803 2f01 	strb.w	r2, [r3, #1]!
 800609a:	e7f8      	b.n	800608e <memmove+0x12>
 800609c:	4402      	add	r2, r0
 800609e:	4601      	mov	r1, r0
 80060a0:	428a      	cmp	r2, r1
 80060a2:	d100      	bne.n	80060a6 <memmove+0x2a>
 80060a4:	bd10      	pop	{r4, pc}
 80060a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80060aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80060ae:	e7f7      	b.n	80060a0 <memmove+0x24>

080060b0 <_free_r>:
 80060b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060b2:	2900      	cmp	r1, #0
 80060b4:	d048      	beq.n	8006148 <_free_r+0x98>
 80060b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060ba:	9001      	str	r0, [sp, #4]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f1a1 0404 	sub.w	r4, r1, #4
 80060c2:	bfb8      	it	lt
 80060c4:	18e4      	addlt	r4, r4, r3
 80060c6:	f000 f8d3 	bl	8006270 <__malloc_lock>
 80060ca:	4a20      	ldr	r2, [pc, #128]	; (800614c <_free_r+0x9c>)
 80060cc:	9801      	ldr	r0, [sp, #4]
 80060ce:	6813      	ldr	r3, [r2, #0]
 80060d0:	4615      	mov	r5, r2
 80060d2:	b933      	cbnz	r3, 80060e2 <_free_r+0x32>
 80060d4:	6063      	str	r3, [r4, #4]
 80060d6:	6014      	str	r4, [r2, #0]
 80060d8:	b003      	add	sp, #12
 80060da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060de:	f000 b8cd 	b.w	800627c <__malloc_unlock>
 80060e2:	42a3      	cmp	r3, r4
 80060e4:	d90b      	bls.n	80060fe <_free_r+0x4e>
 80060e6:	6821      	ldr	r1, [r4, #0]
 80060e8:	1862      	adds	r2, r4, r1
 80060ea:	4293      	cmp	r3, r2
 80060ec:	bf04      	itt	eq
 80060ee:	681a      	ldreq	r2, [r3, #0]
 80060f0:	685b      	ldreq	r3, [r3, #4]
 80060f2:	6063      	str	r3, [r4, #4]
 80060f4:	bf04      	itt	eq
 80060f6:	1852      	addeq	r2, r2, r1
 80060f8:	6022      	streq	r2, [r4, #0]
 80060fa:	602c      	str	r4, [r5, #0]
 80060fc:	e7ec      	b.n	80060d8 <_free_r+0x28>
 80060fe:	461a      	mov	r2, r3
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	b10b      	cbz	r3, 8006108 <_free_r+0x58>
 8006104:	42a3      	cmp	r3, r4
 8006106:	d9fa      	bls.n	80060fe <_free_r+0x4e>
 8006108:	6811      	ldr	r1, [r2, #0]
 800610a:	1855      	adds	r5, r2, r1
 800610c:	42a5      	cmp	r5, r4
 800610e:	d10b      	bne.n	8006128 <_free_r+0x78>
 8006110:	6824      	ldr	r4, [r4, #0]
 8006112:	4421      	add	r1, r4
 8006114:	1854      	adds	r4, r2, r1
 8006116:	42a3      	cmp	r3, r4
 8006118:	6011      	str	r1, [r2, #0]
 800611a:	d1dd      	bne.n	80060d8 <_free_r+0x28>
 800611c:	681c      	ldr	r4, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	6053      	str	r3, [r2, #4]
 8006122:	4421      	add	r1, r4
 8006124:	6011      	str	r1, [r2, #0]
 8006126:	e7d7      	b.n	80060d8 <_free_r+0x28>
 8006128:	d902      	bls.n	8006130 <_free_r+0x80>
 800612a:	230c      	movs	r3, #12
 800612c:	6003      	str	r3, [r0, #0]
 800612e:	e7d3      	b.n	80060d8 <_free_r+0x28>
 8006130:	6825      	ldr	r5, [r4, #0]
 8006132:	1961      	adds	r1, r4, r5
 8006134:	428b      	cmp	r3, r1
 8006136:	bf04      	itt	eq
 8006138:	6819      	ldreq	r1, [r3, #0]
 800613a:	685b      	ldreq	r3, [r3, #4]
 800613c:	6063      	str	r3, [r4, #4]
 800613e:	bf04      	itt	eq
 8006140:	1949      	addeq	r1, r1, r5
 8006142:	6021      	streq	r1, [r4, #0]
 8006144:	6054      	str	r4, [r2, #4]
 8006146:	e7c7      	b.n	80060d8 <_free_r+0x28>
 8006148:	b003      	add	sp, #12
 800614a:	bd30      	pop	{r4, r5, pc}
 800614c:	200000b8 	.word	0x200000b8

08006150 <_malloc_r>:
 8006150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006152:	1ccd      	adds	r5, r1, #3
 8006154:	f025 0503 	bic.w	r5, r5, #3
 8006158:	3508      	adds	r5, #8
 800615a:	2d0c      	cmp	r5, #12
 800615c:	bf38      	it	cc
 800615e:	250c      	movcc	r5, #12
 8006160:	2d00      	cmp	r5, #0
 8006162:	4606      	mov	r6, r0
 8006164:	db01      	blt.n	800616a <_malloc_r+0x1a>
 8006166:	42a9      	cmp	r1, r5
 8006168:	d903      	bls.n	8006172 <_malloc_r+0x22>
 800616a:	230c      	movs	r3, #12
 800616c:	6033      	str	r3, [r6, #0]
 800616e:	2000      	movs	r0, #0
 8006170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006172:	f000 f87d 	bl	8006270 <__malloc_lock>
 8006176:	4921      	ldr	r1, [pc, #132]	; (80061fc <_malloc_r+0xac>)
 8006178:	680a      	ldr	r2, [r1, #0]
 800617a:	4614      	mov	r4, r2
 800617c:	b99c      	cbnz	r4, 80061a6 <_malloc_r+0x56>
 800617e:	4f20      	ldr	r7, [pc, #128]	; (8006200 <_malloc_r+0xb0>)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	b923      	cbnz	r3, 800618e <_malloc_r+0x3e>
 8006184:	4621      	mov	r1, r4
 8006186:	4630      	mov	r0, r6
 8006188:	f000 f862 	bl	8006250 <_sbrk_r>
 800618c:	6038      	str	r0, [r7, #0]
 800618e:	4629      	mov	r1, r5
 8006190:	4630      	mov	r0, r6
 8006192:	f000 f85d 	bl	8006250 <_sbrk_r>
 8006196:	1c43      	adds	r3, r0, #1
 8006198:	d123      	bne.n	80061e2 <_malloc_r+0x92>
 800619a:	230c      	movs	r3, #12
 800619c:	6033      	str	r3, [r6, #0]
 800619e:	4630      	mov	r0, r6
 80061a0:	f000 f86c 	bl	800627c <__malloc_unlock>
 80061a4:	e7e3      	b.n	800616e <_malloc_r+0x1e>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	1b5b      	subs	r3, r3, r5
 80061aa:	d417      	bmi.n	80061dc <_malloc_r+0x8c>
 80061ac:	2b0b      	cmp	r3, #11
 80061ae:	d903      	bls.n	80061b8 <_malloc_r+0x68>
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	441c      	add	r4, r3
 80061b4:	6025      	str	r5, [r4, #0]
 80061b6:	e004      	b.n	80061c2 <_malloc_r+0x72>
 80061b8:	6863      	ldr	r3, [r4, #4]
 80061ba:	42a2      	cmp	r2, r4
 80061bc:	bf0c      	ite	eq
 80061be:	600b      	streq	r3, [r1, #0]
 80061c0:	6053      	strne	r3, [r2, #4]
 80061c2:	4630      	mov	r0, r6
 80061c4:	f000 f85a 	bl	800627c <__malloc_unlock>
 80061c8:	f104 000b 	add.w	r0, r4, #11
 80061cc:	1d23      	adds	r3, r4, #4
 80061ce:	f020 0007 	bic.w	r0, r0, #7
 80061d2:	1ac2      	subs	r2, r0, r3
 80061d4:	d0cc      	beq.n	8006170 <_malloc_r+0x20>
 80061d6:	1a1b      	subs	r3, r3, r0
 80061d8:	50a3      	str	r3, [r4, r2]
 80061da:	e7c9      	b.n	8006170 <_malloc_r+0x20>
 80061dc:	4622      	mov	r2, r4
 80061de:	6864      	ldr	r4, [r4, #4]
 80061e0:	e7cc      	b.n	800617c <_malloc_r+0x2c>
 80061e2:	1cc4      	adds	r4, r0, #3
 80061e4:	f024 0403 	bic.w	r4, r4, #3
 80061e8:	42a0      	cmp	r0, r4
 80061ea:	d0e3      	beq.n	80061b4 <_malloc_r+0x64>
 80061ec:	1a21      	subs	r1, r4, r0
 80061ee:	4630      	mov	r0, r6
 80061f0:	f000 f82e 	bl	8006250 <_sbrk_r>
 80061f4:	3001      	adds	r0, #1
 80061f6:	d1dd      	bne.n	80061b4 <_malloc_r+0x64>
 80061f8:	e7cf      	b.n	800619a <_malloc_r+0x4a>
 80061fa:	bf00      	nop
 80061fc:	200000b8 	.word	0x200000b8
 8006200:	200000bc 	.word	0x200000bc

08006204 <_realloc_r>:
 8006204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006206:	4607      	mov	r7, r0
 8006208:	4614      	mov	r4, r2
 800620a:	460e      	mov	r6, r1
 800620c:	b921      	cbnz	r1, 8006218 <_realloc_r+0x14>
 800620e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006212:	4611      	mov	r1, r2
 8006214:	f7ff bf9c 	b.w	8006150 <_malloc_r>
 8006218:	b922      	cbnz	r2, 8006224 <_realloc_r+0x20>
 800621a:	f7ff ff49 	bl	80060b0 <_free_r>
 800621e:	4625      	mov	r5, r4
 8006220:	4628      	mov	r0, r5
 8006222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006224:	f000 f830 	bl	8006288 <_malloc_usable_size_r>
 8006228:	42a0      	cmp	r0, r4
 800622a:	d20f      	bcs.n	800624c <_realloc_r+0x48>
 800622c:	4621      	mov	r1, r4
 800622e:	4638      	mov	r0, r7
 8006230:	f7ff ff8e 	bl	8006150 <_malloc_r>
 8006234:	4605      	mov	r5, r0
 8006236:	2800      	cmp	r0, #0
 8006238:	d0f2      	beq.n	8006220 <_realloc_r+0x1c>
 800623a:	4631      	mov	r1, r6
 800623c:	4622      	mov	r2, r4
 800623e:	f7ff ff0f 	bl	8006060 <memcpy>
 8006242:	4631      	mov	r1, r6
 8006244:	4638      	mov	r0, r7
 8006246:	f7ff ff33 	bl	80060b0 <_free_r>
 800624a:	e7e9      	b.n	8006220 <_realloc_r+0x1c>
 800624c:	4635      	mov	r5, r6
 800624e:	e7e7      	b.n	8006220 <_realloc_r+0x1c>

08006250 <_sbrk_r>:
 8006250:	b538      	push	{r3, r4, r5, lr}
 8006252:	4d06      	ldr	r5, [pc, #24]	; (800626c <_sbrk_r+0x1c>)
 8006254:	2300      	movs	r3, #0
 8006256:	4604      	mov	r4, r0
 8006258:	4608      	mov	r0, r1
 800625a:	602b      	str	r3, [r5, #0]
 800625c:	f7fb fa1a 	bl	8001694 <_sbrk>
 8006260:	1c43      	adds	r3, r0, #1
 8006262:	d102      	bne.n	800626a <_sbrk_r+0x1a>
 8006264:	682b      	ldr	r3, [r5, #0]
 8006266:	b103      	cbz	r3, 800626a <_sbrk_r+0x1a>
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	bd38      	pop	{r3, r4, r5, pc}
 800626c:	20000790 	.word	0x20000790

08006270 <__malloc_lock>:
 8006270:	4801      	ldr	r0, [pc, #4]	; (8006278 <__malloc_lock+0x8>)
 8006272:	f000 b811 	b.w	8006298 <__retarget_lock_acquire_recursive>
 8006276:	bf00      	nop
 8006278:	20000798 	.word	0x20000798

0800627c <__malloc_unlock>:
 800627c:	4801      	ldr	r0, [pc, #4]	; (8006284 <__malloc_unlock+0x8>)
 800627e:	f000 b80c 	b.w	800629a <__retarget_lock_release_recursive>
 8006282:	bf00      	nop
 8006284:	20000798 	.word	0x20000798

08006288 <_malloc_usable_size_r>:
 8006288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800628c:	1f18      	subs	r0, r3, #4
 800628e:	2b00      	cmp	r3, #0
 8006290:	bfbc      	itt	lt
 8006292:	580b      	ldrlt	r3, [r1, r0]
 8006294:	18c0      	addlt	r0, r0, r3
 8006296:	4770      	bx	lr

08006298 <__retarget_lock_acquire_recursive>:
 8006298:	4770      	bx	lr

0800629a <__retarget_lock_release_recursive>:
 800629a:	4770      	bx	lr

0800629c <_init>:
 800629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629e:	bf00      	nop
 80062a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062a2:	bc08      	pop	{r3}
 80062a4:	469e      	mov	lr, r3
 80062a6:	4770      	bx	lr

080062a8 <_fini>:
 80062a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062aa:	bf00      	nop
 80062ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ae:	bc08      	pop	{r3}
 80062b0:	469e      	mov	lr, r3
 80062b2:	4770      	bx	lr
