From 088d7496885148f6d953a709988ab3ac1c2919a8 Mon Sep 17 00:00:00 2001
From: Jae Hyun Yoo <jae.hyun.yoo@intel.com>
Date: Tue, 8 Jan 2019 13:33:15 -0800
Subject: [PATCH] Enable PCIe L1 support

This commit enables PCIe L1 support using magic registers.

Signed-off-by: Jae Hyun Yoo <jae.hyun.yoo@intel.com>

---
 arch/arm/mach-aspeed/platform_g5.S | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/arch/arm/mach-aspeed/platform_g5.S b/arch/arm/mach-aspeed/platform_g5.S
index 66427b6f33..b4043534b0 100644
--- a/arch/arm/mach-aspeed/platform_g5.S
+++ b/arch/arm/mach-aspeed/platform_g5.S
@@ -2432,6 +2432,18 @@ spi_cbr_end:
     bic r1, r1, #0x00400000
     str r1, [r0]
 
+    ldr   r0, =0x1e6ed07c                        @ Enable PCIe L1 support
+    ldr   r1, =0xa8
+    str   r1, [r0]
+
+    ldr   r0, =0x1e6ed068
+    ldr   r1, =0xc81f0a
+    str   r1, [r0]
+
+    ldr   r0, =0x1e6ed07c
+    mov   r1, #0
+    str   r1, [r0]
+
 /******************************************************************************
  Configure MAC timing
  ******************************************************************************/
