Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Sep 21 03:45:10 2020
| Host         : Kevin-II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.944        0.000                      0                   49        0.244        0.000                      0                   49        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.944        0.000                      0                   49        0.244        0.000                      0                   49        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.657ns (54.138%)  route 1.404ns (45.862%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.760    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.874 r  motorAB/ena/period_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    motorAB/ena/period_reg[12]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.208 r  motorAB/ena/period_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.208    motorAB/ena/period_reg[16]_i_1_n_6
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.508    14.849    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[17]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.152    motorAB/ena/period_reg[17]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 1.546ns (52.413%)  route 1.404ns (47.587%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.760    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.874 r  motorAB/ena/period_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    motorAB/ena/period_reg[12]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.097 r  motorAB/ena/period_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.097    motorAB/ena/period_reg[16]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.508    14.849    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[16]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.152    motorAB/ena/period_reg[16]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 1.543ns (52.364%)  route 1.404ns (47.636%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.760    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.094 r  motorAB/ena/period_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.094    motorAB/ena/period_reg[12]_i_1_n_6
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    motorAB/ena/period_reg[13]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.522ns (52.022%)  route 1.404ns (47.978%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.760    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.073 r  motorAB/ena/period_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.073    motorAB/ena/period_reg[12]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[15]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    motorAB/ena/period_reg[15]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.448ns (50.777%)  route 1.404ns (49.223%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.760    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.999 r  motorAB/ena/period_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.999    motorAB/ena/period_reg[12]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    motorAB/ena/period_reg[14]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 1.432ns (50.499%)  route 1.404ns (49.501%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.760    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.983 r  motorAB/ena/period_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.983    motorAB/ena/period_reg[12]_i_1_n_7
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  motorAB/ena/period_reg[12]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    motorAB/ena/period_reg[12]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  7.168    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.429ns (50.447%)  route 1.404ns (49.553%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.980 r  motorAB/ena/period_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.980    motorAB/ena/period_reg[8]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.511    14.852    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    motorAB/ena/period_reg[9]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 1.408ns (50.077%)  route 1.404ns (49.923%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.959 r  motorAB/ena/period_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.959    motorAB/ena/period_reg[8]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.511    14.852    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    motorAB/ena/period_reg[11]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 1.334ns (48.727%)  route 1.404ns (51.273%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.885 r  motorAB/ena/period_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.885    motorAB/ena/period_reg[8]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.511    14.852    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    motorAB/ena/period_reg[10]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.318ns (48.426%)  route 1.404ns (51.574%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.626     5.147    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.404     7.007    motorAB/ena/reset_reg
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.131    motorAB/ena/period[0]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.532 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.646    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.869 r  motorAB/ena/period_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.869    motorAB/ena/period_reg[8]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.511    14.852    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  motorAB/ena/period_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    motorAB/ena/period_reg[8]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  7.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/an_temp_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.082%)  route 0.163ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  SevSeg/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SevSeg/count_reg[17]/Q
                         net (fo=9, routed)           0.163     1.794    SevSeg/p_0_in[1]
    SLICE_X65Y26         FDSE                                         r  SevSeg/an_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDSE                                         r  SevSeg/an_temp_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.070     1.549    SevSeg/an_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SevSeg/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.744    SevSeg/count_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  SevSeg/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    SevSeg/count_reg[8]_i_1_n_5
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.977    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.134     1.599    SevSeg/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  SevSeg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SevSeg/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    SevSeg/count_reg_n_0_[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  SevSeg/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    SevSeg/count_reg[12]_i_1_n_5
    SLICE_X64Y25         FDCE                                         r  SevSeg/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.977    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  SevSeg/count_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.134     1.599    SevSeg/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  SevSeg/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  SevSeg/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.747    SevSeg/count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  SevSeg/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    SevSeg/count_reg[0]_i_1_n_5
    SLICE_X64Y22         FDCE                                         r  SevSeg/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  SevSeg/count_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.134     1.602    SevSeg/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SevSeg/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    SevSeg/count_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  SevSeg/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    SevSeg/count_reg[4]_i_1_n_5
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    SevSeg/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/sseg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.395%)  route 0.175ns (45.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  SevSeg/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SevSeg/count_reg[17]/Q
                         net (fo=9, routed)           0.175     1.805    SevSeg/p_0_in[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  SevSeg/sseg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    SevSeg/sseg[3]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevSeg/sseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.977    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  SevSeg/sseg_reg[3]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092     1.591    SevSeg/sseg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SevSeg/sseg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/sseg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  SevSeg/sseg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SevSeg/sseg_reg[1]/Q
                         net (fo=8, routed)           0.168     1.774    SevSeg/sseg__0[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  SevSeg/sseg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    SevSeg/sseg[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  SevSeg/sseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.977    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  SevSeg/sseg_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091     1.556    SevSeg/sseg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.251ns (65.499%)  route 0.132ns (34.501%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.587     1.470    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          0.132     1.743    motorAB/ena/reset_reg
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.788 r  motorAB/ena/period[16]_i_2/O
                         net (fo=1, routed)           0.000     1.788    motorAB/ena/period[16]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.853 r  motorAB/ena/period_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.853    motorAB/ena/period_reg[16]_i_1_n_6
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.856     1.983    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[17]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.588    motorAB/ena/period_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.114%)  route 0.131ns (33.886%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.587     1.470    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          0.131     1.742    motorAB/ena/reset_reg
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.787 r  motorAB/ena/period[16]_i_3/O
                         net (fo=1, routed)           0.000     1.787    motorAB/ena/period[16]_i_3_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.857 r  motorAB/ena/period_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    motorAB/ena/period_reg[16]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.856     1.983    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  motorAB/ena/period_reg[16]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.588    motorAB/ena/period_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.587     1.470    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          0.190     1.802    motorAB/reset_reg
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.045     1.847 r  motorAB/reset_reg_i_1/O
                         net (fo=1, routed)           0.000     1.847    motorAB/reset_reg_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.856     1.983    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  motorAB/reset_reg_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    motorAB/reset_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SevSeg/an_temp_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SevSeg/an_temp_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SevSeg/an_temp_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   SevSeg/an_temp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SevSeg/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   SevSeg/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   SevSeg/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   SevSeg/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   SevSeg/count_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SevSeg/an_temp_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SevSeg/an_temp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SevSeg/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   SevSeg/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   SevSeg/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   SevSeg/count_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SevSeg/an_temp_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SevSeg/an_temp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SevSeg/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   SevSeg/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   SevSeg/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   SevSeg/count_reg[14]/C



