

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_129_1'
================================================================
* Date:           Sat Mar  2 01:10:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      170|      170|  0.567 us|  0.567 us|   76|   76|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |                 |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |     Instance    |    Module    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |read_input_U0    |read_input    |       72|       72|  0.240 us|  0.240 us|   72|   72|        no|
        |myproject_U0     |myproject     |       32|       32|  0.107 us|  0.107 us|    9|    9|  dataflow|
        |entry_proc_U0    |entry_proc    |        0|        0|      0 ns|      0 ns|    0|    0|        no|
        |write_result_U0  |write_result  |       75|       75|  0.250 us|  0.250 us|   75|   75|        no|
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|      786|      460|    -|
|Instance             |        8|    38|    18531|    50586|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|    38|    19319|    51076|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|        2|       11|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+-------+-------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------+--------------+---------+----+-------+-------+-----+
    |entry_proc_U0    |entry_proc    |        0|   0|      3|     29|    0|
    |myproject_U0     |myproject     |        8|  38|  17840|  49543|    0|
    |read_input_U0    |read_input    |        0|   0|    390|    467|    0|
    |write_result_U0  |write_result  |        0|   0|    298|    547|    0|
    +-----------------+--------------+---------+----+-------+-------+-----+
    |Total            |              |        8|  38|  18531|  50586|    0|
    +-----------------+--------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------+---------+-----+----+-----+------+-----+---------+
    |    Name   | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+-----+----+-----+------+-----+---------+
    |input1_U   |        0|  516|   0|    -|     1|  256|      256|
    |n_c_U      |        0|    5|   0|    -|     3|   13|       39|
    |out_r_c_U  |        0|    5|   0|    -|     4|   64|      256|
    |output2_U  |        0|  260|   0|    -|     1|   80|       80|
    +-----------+---------+-----+----+-----+------+-----+---------+
    |Total      |        0|  786|   0|    0|     9|  413|      631|
    +-----------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  256|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  256|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|in_r                  |   in|   64|     ap_none|                               in_r|        scalar|
|in_r_ap_vld           |   in|    1|     ap_none|                               in_r|        scalar|
|n                     |   in|   14|     ap_none|                                  n|        scalar|
|n_ap_vld              |   in|    1|     ap_none|                                  n|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   16|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   16|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   10|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|out_r                 |   in|   64|     ap_none|                              out_r|        scalar|
|out_r_ap_vld          |   in|    1|     ap_none|                              out_r|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_129_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_129_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_129_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_129_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_129_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_129_1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_129_1|  return value|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %n"   --->   Operation 7 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 8 'read' 'in_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i14 %n_read"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_r_c = alloca i64 1"   --->   Operation 10 'alloca' 'out_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n_c = alloca i64 1"   --->   Operation 11 'alloca' 'n_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input1 = alloca i64 1"   --->   Operation 12 'alloca' 'input1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output2 = alloca i64 1"   --->   Operation 13 'alloca' 'output2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 1> <FIFO>
ST_1 : Operation 14 [2/2] (2.36ns)   --->   "%call_ln131 = call void @read_input, i256 %gmem0, i64 %in_r_read, i256 %input1, i13 %empty, i13 %n_c" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:131]   --->   Operation 14 'call' 'call_ln131' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln131 = call void @read_input, i256 %gmem0, i64 %in_r_read, i256 %input1, i13 %empty, i13 %n_c" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:131]   --->   Operation 15 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln132 = call void @myproject, i256 %input1, i80 %output2, i18 %exp_table, i18 %invert_table" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:132]   --->   Operation 16 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 17 'read' 'out_r_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (1.21ns)   --->   "%call_ln0 = call void @entry_proc, i64 %out_r_read, i64 %out_r_c"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln132 = call void @myproject, i256 %input1, i80 %output2, i18 %exp_table, i18 %invert_table" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:132]   --->   Operation 19 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln133 = call void @write_result, i16 %gmem1, i64 %out_r_c, i80 %output2, i13 %n_c" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:133]   --->   Operation 20 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @out_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_r_c, i64 %out_r_c"   --->   Operation 21 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @n_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i13 %n_c, i13 %n_c"   --->   Operation 23 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %n_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_13, i32 0, i32 0, void @empty_18, i32 64, i32 0, void @empty_5, void @empty_0, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_13, i32 0, i32 0, void @empty_18, i32 64, i32 0, void @empty_12, void @empty_0, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln130 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:130]   --->   Operation 27 'specdataflowpipeline' 'specdataflowpipeline_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @input_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i256 %input1, i256 %input1"   --->   Operation 28 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @input_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i256 %input1, i256 %input1"   --->   Operation 29 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %input1, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @output_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i80 %output2, i80 %output2"   --->   Operation 31 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @output_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i80 %output2, i80 %output2"   --->   Operation 32 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %output2, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln133 = call void @write_result, i16 %gmem1, i64 %out_r_c, i80 %output2, i13 %n_c" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:133]   --->   Operation 34 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:133]   --->   Operation 35 'ret' 'ret_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read                     (read                ) [ 0000000]
in_r_read                  (read                ) [ 0010000]
empty                      (trunc               ) [ 0010000]
out_r_c                    (alloca              ) [ 0011111]
n_c                        (alloca              ) [ 0111111]
input1                     (alloca              ) [ 0111111]
output2                    (alloca              ) [ 0011111]
call_ln131                 (call                ) [ 0000000]
out_r_read                 (read                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln132                 (call                ) [ 0000000]
empty_82                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_83                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specdataflowpipeline_ln130 (specdataflowpipeline) [ 0000000]
empty_84                   (specchannel         ) [ 0000000]
empty_85                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_86                   (specchannel         ) [ 0000000]
empty_87                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln133                 (call                ) [ 0000000]
ret_ln133                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_result"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="out_r_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_r_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="n_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="80" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="n_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_r_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_r_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_input_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="256" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="0" index="3" bw="256" slack="0"/>
<pin id="113" dir="0" index="4" bw="13" slack="0"/>
<pin id="114" dir="0" index="5" bw="13" slack="0"/>
<pin id="115" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln131/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_myproject_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="256" slack="2"/>
<pin id="122" dir="0" index="2" bw="80" slack="2"/>
<pin id="123" dir="0" index="3" bw="18" slack="0"/>
<pin id="124" dir="0" index="4" bw="18" slack="0"/>
<pin id="125" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="call_ln0_entry_proc_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="3"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_result_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="4"/>
<pin id="140" dir="0" index="3" bw="80" slack="4"/>
<pin id="141" dir="0" index="4" bw="13" slack="4"/>
<pin id="142" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln133/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="empty_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="in_r_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="empty_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="1"/>
<pin id="157" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="160" class="1005" name="out_r_c_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="3"/>
<pin id="162" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="out_r_c "/>
</bind>
</comp>

<comp id="166" class="1005" name="n_c_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="n_c "/>
</bind>
</comp>

<comp id="172" class="1005" name="input1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="256" slack="0"/>
<pin id="174" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="input1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="output2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="80" slack="2"/>
<pin id="180" dir="1" index="1" bw="80" slack="2"/>
</pin_list>
<bind>
<opset="output2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="96" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="102" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="90" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="163"><net_src comp="74" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="169"><net_src comp="78" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="175"><net_src comp="82" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="181"><net_src comp="86" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="136" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {5 6 }
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_129_1 : gmem0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_129_1 : in_r | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_129_1 : n | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_129_1 : gmem1 | {}
	Port: dataflow_in_loop_VITIS_LOOP_129_1 : out_r | {4 }
	Port: dataflow_in_loop_VITIS_LOOP_129_1 : exp_table | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_129_1 : invert_table | {3 4 }
  - Chain level:
	State 1
		call_ln131 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |    grp_read_input_fu_108   |    0    |  0.387  |   584   |    80   |
|   call   |    grp_myproject_fu_119    |    38   |  2.322  |  14435  |  42570  |
|          | call_ln0_entry_proc_fu_129 |    0    |    0    |    0    |    0    |
|          |   grp_write_result_fu_136  |    0    |  0.387  |   173   |    93   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      n_read_read_fu_90     |    0    |    0    |    0    |    0    |
|   read   |    in_r_read_read_fu_96    |    0    |    0    |    0    |    0    |
|          |   out_r_read_read_fu_102   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |        empty_fu_145        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    38   |  3.096  |  15192  |  42743  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  empty_reg_155  |   13   |
|in_r_read_reg_150|   64   |
|  input1_reg_172 |   256  |
|   n_c_reg_166   |   13   |
| out_r_c_reg_160 |   64   |
| output2_reg_178 |   80   |
+-----------------+--------+
|      Total      |   490  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_read_input_fu_108 |  p2  |   2  |  64  |   128  ||    9    |
| grp_read_input_fu_108 |  p4  |   2  |  13  |   26   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   154  ||  0.774  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   38   |    3   |  15192 |  42743 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   490  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   38   |    3   |  15682 |  42761 |
+-----------+--------+--------+--------+--------+
