Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul 29 13:29:25 2019
| Host         : dyn14 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -force -hierarchical -file fpga_utilization_hierarchy_placed.rpt
| Design       : fpga
| Device       : xcku035fbva676-2
| Design State : Routed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                                           Instance                                                           |                                   Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| fpga                                                                                                                         |                                                                      (top) |      33312 |      31488 |    1824 |    0 | 25308 |    192 |      4 |    0 |            0 |
|   (fpga)                                                                                                                     |                                                                      (top) |          3 |          3 |       0 |    0 |  2083 |      0 |      0 |    0 |            0 |
|   core_inst                                                                                                                  |                                                                  fpga_core |      32243 |      30419 |    1824 |    0 | 22189 |    192 |      4 |    0 |            0 |
|     (core_inst)                                                                                                              |                                                                  fpga_core |         93 |         93 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     ctrl_in_sw                                                                                                               |                                                axis_switch__parameterized1 |         68 |         68 |       0 |    0 |    86 |      0 |      0 |    0 |            0 |
|       (ctrl_in_sw)                                                                                                           |                                                axis_switch__parameterized1 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       m_ifaces[0].arb_inst                                                                                                   |                                                    arbiter__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[0].reg_inst                                                                                                   |                                              axis_register__parameterized4 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[10].arb_inst                                                                                                  |                                                arbiter__parameterized1_202 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[10].reg_inst                                                                                                  |                                          axis_register__parameterized4_203 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[11].arb_inst                                                                                                  |                                                arbiter__parameterized1_204 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[11].reg_inst                                                                                                  |                                          axis_register__parameterized4_205 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[12].arb_inst                                                                                                  |                                                arbiter__parameterized1_206 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[12].reg_inst                                                                                                  |                                          axis_register__parameterized4_207 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[13].arb_inst                                                                                                  |                                                arbiter__parameterized1_208 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[13].reg_inst                                                                                                  |                                          axis_register__parameterized4_209 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[14].arb_inst                                                                                                  |                                                arbiter__parameterized1_210 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[14].reg_inst                                                                                                  |                                          axis_register__parameterized4_211 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[15].arb_inst                                                                                                  |                                                arbiter__parameterized1_212 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[15].reg_inst                                                                                                  |                                          axis_register__parameterized4_213 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[1].arb_inst                                                                                                   |                                                arbiter__parameterized1_214 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[1].reg_inst                                                                                                   |                                          axis_register__parameterized4_215 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[2].arb_inst                                                                                                   |                                                arbiter__parameterized1_216 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[2].reg_inst                                                                                                   |                                          axis_register__parameterized4_217 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[3].arb_inst                                                                                                   |                                                arbiter__parameterized1_218 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[3].reg_inst                                                                                                   |                                          axis_register__parameterized4_219 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[4].arb_inst                                                                                                   |                                                arbiter__parameterized1_220 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[4].reg_inst                                                                                                   |                                          axis_register__parameterized4_221 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[5].arb_inst                                                                                                   |                                                arbiter__parameterized1_222 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[5].reg_inst                                                                                                   |                                          axis_register__parameterized4_223 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[6].arb_inst                                                                                                   |                                                arbiter__parameterized1_224 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[6].reg_inst                                                                                                   |                                          axis_register__parameterized4_225 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[7].arb_inst                                                                                                   |                                                arbiter__parameterized1_226 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[7].reg_inst                                                                                                   |                                          axis_register__parameterized4_227 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[8].arb_inst                                                                                                   |                                                arbiter__parameterized1_228 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[8].reg_inst                                                                                                   |                                          axis_register__parameterized4_229 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[9].arb_inst                                                                                                   |                                                arbiter__parameterized1_230 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       m_ifaces[9].reg_inst                                                                                                   |                                          axis_register__parameterized4_231 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     ctrl_out_sw                                                                                                              |                                                               axis_arb_mux |        106 |        106 |       0 |    0 |    48 |      0 |      0 |    0 |            0 |
|       (ctrl_out_sw)                                                                                                          |                                                               axis_arb_mux |          3 |          3 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|       arb_inst                                                                                                               |                                                    arbiter__parameterized2 |        103 |        103 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|     data_in_sw                                                                                                               |                                                                axis_switch |       1545 |       1545 |       0 |    0 |  2748 |      0 |      0 |    0 |            0 |
|       (data_in_sw)                                                                                                           |                                                                axis_switch |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|       m_ifaces[0].arb_inst                                                                                                   |                                                                    arbiter |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[0].reg_inst                                                                                                   |                                              axis_register__parameterized0 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[10].arb_inst                                                                                                  |                                                                arbiter_172 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[10].reg_inst                                                                                                  |                                          axis_register__parameterized0_173 |         88 |         88 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[11].arb_inst                                                                                                  |                                                                arbiter_174 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[11].reg_inst                                                                                                  |                                          axis_register__parameterized0_175 |         88 |         88 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[12].arb_inst                                                                                                  |                                                                arbiter_176 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[12].reg_inst                                                                                                  |                                          axis_register__parameterized0_177 |         88 |         88 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[13].arb_inst                                                                                                  |                                                                arbiter_178 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[13].reg_inst                                                                                                  |                                          axis_register__parameterized0_179 |         88 |         88 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[14].arb_inst                                                                                                  |                                                                arbiter_180 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[14].reg_inst                                                                                                  |                                          axis_register__parameterized0_181 |         88 |         88 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[15].arb_inst                                                                                                  |                                                                arbiter_182 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[15].reg_inst                                                                                                  |                                          axis_register__parameterized0_183 |         87 |         87 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[1].arb_inst                                                                                                   |                                                                arbiter_184 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[1].reg_inst                                                                                                   |                                          axis_register__parameterized0_185 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[2].arb_inst                                                                                                   |                                                                arbiter_186 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[2].reg_inst                                                                                                   |                                          axis_register__parameterized0_187 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[3].arb_inst                                                                                                   |                                                                arbiter_188 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[3].reg_inst                                                                                                   |                                          axis_register__parameterized0_189 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[4].arb_inst                                                                                                   |                                                                arbiter_190 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[4].reg_inst                                                                                                   |                                          axis_register__parameterized0_191 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[5].arb_inst                                                                                                   |                                                                arbiter_192 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[5].reg_inst                                                                                                   |                                          axis_register__parameterized0_193 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[6].arb_inst                                                                                                   |                                                                arbiter_194 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[6].reg_inst                                                                                                   |                                          axis_register__parameterized0_195 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[7].arb_inst                                                                                                   |                                                                arbiter_196 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[7].reg_inst                                                                                                   |                                          axis_register__parameterized0_197 |         89 |         89 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[8].arb_inst                                                                                                   |                                                                arbiter_198 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[8].reg_inst                                                                                                   |                                          axis_register__parameterized0_199 |         88 |         88 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|       m_ifaces[9].arb_inst                                                                                                   |                                                                arbiter_200 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       m_ifaces[9].reg_inst                                                                                                   |                                          axis_register__parameterized0_201 |         88 |         88 |       0 |    0 |   167 |      0 |      0 |    0 |            0 |
|     data_out_sw                                                                                                              |                                                axis_switch__parameterized0 |       1043 |       1043 |       0 |    0 |   410 |      0 |      0 |    0 |            0 |
|       (data_out_sw)                                                                                                          |                                                axis_switch__parameterized0 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|       m_ifaces[0].arb_inst                                                                                                   |                                                    arbiter__parameterized0 |        424 |        424 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|       m_ifaces[0].reg_inst                                                                                                   |                                              axis_register__parameterized2 |         88 |         88 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|       m_ifaces[1].arb_inst                                                                                                   |                                                arbiter__parameterized0_170 |        443 |        443 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|       m_ifaces[1].reg_inst                                                                                                   |                                          axis_register__parameterized2_171 |         88 |         88 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|     eth_mac_0                                                                                                                |                                                eth_mac_10g_fifo__xdcDup__1 |       2285 |       2285 |       0 |    0 |   945 |     16 |      2 |    0 |            0 |
|       eth_mac_10g_inst                                                                                                       |                                                            eth_mac_10g_154 |       2025 |       2025 |       0 |    0 |   606 |      0 |      0 |    0 |            0 |
|         axis_xgmii_rx_inst                                                                                                   |                                                       axis_xgmii_rx_64_155 |        562 |        562 |       0 |    0 |   363 |      0 |      0 |    0 |            0 |
|           (axis_xgmii_rx_inst)                                                                                               |                                                       axis_xgmii_rx_64_155 |        172 |        172 |       0 |    0 |   363 |      0 |      0 |    0 |            0 |
|           eth_crc_16                                                                                                         |                                                   lfsr__parameterized4_165 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_24                                                                                                         |                                                   lfsr__parameterized5_166 |         55 |         55 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_32                                                                                                         |                                                   lfsr__parameterized6_167 |        113 |        113 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_64                                                                                                         |                                                   lfsr__parameterized7_168 |        166 |        166 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_8                                                                                                          |                                                   lfsr__parameterized3_169 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         axis_xgmii_tx_inst                                                                                                   |                                                       axis_xgmii_tx_64_156 |       1463 |       1463 |       0 |    0 |   243 |      0 |      0 |    0 |            0 |
|           (axis_xgmii_tx_inst)                                                                                               |                                                       axis_xgmii_tx_64_156 |        849 |        849 |       0 |    0 |   243 |      0 |      0 |    0 |            0 |
|           eth_crc_16                                                                                                         |                                                   lfsr__parameterized4_157 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_24                                                                                                         |                                                   lfsr__parameterized5_158 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_32                                                                                                         |                                                   lfsr__parameterized6_159 |         71 |         71 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_40                                                                                                         |                                                   lfsr__parameterized8_160 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_48                                                                                                         |                                                   lfsr__parameterized9_161 |        100 |        100 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_56                                                                                                         |                                                  lfsr__parameterized10_162 |        123 |        123 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_64                                                                                                         |                                                   lfsr__parameterized7_163 |        155 |        155 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_8                                                                                                          |                                                   lfsr__parameterized3_164 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       rx_fifo                                                                                                                |                         axis_async_fifo_adapter__parameterized0__xdcDup__1 |        118 |        118 |       0 |    0 |   170 |      8 |      1 |    0 |            0 |
|         fifo_inst                                                                                                            |                                 axis_async_fifo__parameterized0__xdcDup__1 |        118 |        118 |       0 |    0 |   170 |      8 |      1 |    0 |            0 |
|       tx_fifo                                                                                                                |                                         axis_async_fifo_adapter__xdcDup__1 |        143 |        143 |       0 |    0 |   169 |      8 |      1 |    0 |            0 |
|         fifo_inst                                                                                                            |                                                 axis_async_fifo__xdcDup__1 |        143 |        143 |       0 |    0 |   169 |      8 |      1 |    0 |            0 |
|     eth_mac_1                                                                                                                |                                                           eth_mac_10g_fifo |       2918 |       2918 |       0 |    0 |   945 |     16 |      2 |    0 |            0 |
|       (eth_mac_1)                                                                                                            |                                                           eth_mac_10g_fifo |        226 |        226 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       eth_mac_10g_inst                                                                                                       |                                                                eth_mac_10g |       2044 |       2044 |       0 |    0 |   606 |      0 |      0 |    0 |            0 |
|         axis_xgmii_rx_inst                                                                                                   |                                                           axis_xgmii_rx_64 |        559 |        559 |       0 |    0 |   363 |      0 |      0 |    0 |            0 |
|           (axis_xgmii_rx_inst)                                                                                               |                                                           axis_xgmii_rx_64 |        172 |        172 |       0 |    0 |   363 |      0 |      0 |    0 |            0 |
|           eth_crc_16                                                                                                         |                                                   lfsr__parameterized4_149 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_24                                                                                                         |                                                   lfsr__parameterized5_150 |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_32                                                                                                         |                                                   lfsr__parameterized6_151 |        113 |        113 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_64                                                                                                         |                                                   lfsr__parameterized7_152 |        165 |        165 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_8                                                                                                          |                                                   lfsr__parameterized3_153 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         axis_xgmii_tx_inst                                                                                                   |                                                           axis_xgmii_tx_64 |       1485 |       1485 |       0 |    0 |   243 |      0 |      0 |    0 |            0 |
|           (axis_xgmii_tx_inst)                                                                                               |                                                           axis_xgmii_tx_64 |        871 |        871 |       0 |    0 |   243 |      0 |      0 |    0 |            0 |
|           eth_crc_16                                                                                                         |                                                       lfsr__parameterized4 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_24                                                                                                         |                                                       lfsr__parameterized5 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_32                                                                                                         |                                                       lfsr__parameterized6 |         71 |         71 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_40                                                                                                         |                                                       lfsr__parameterized8 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_48                                                                                                         |                                                       lfsr__parameterized9 |        100 |        100 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_56                                                                                                         |                                                      lfsr__parameterized10 |        123 |        123 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_64                                                                                                         |                                                       lfsr__parameterized7 |        154 |        154 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           eth_crc_8                                                                                                          |                                                       lfsr__parameterized3 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       rx_fifo                                                                                                                |                                    axis_async_fifo_adapter__parameterized0 |        595 |        595 |       0 |    0 |   170 |      8 |      1 |    0 |            0 |
|         fifo_inst                                                                                                            |                                            axis_async_fifo__parameterized0 |        595 |        595 |       0 |    0 |   170 |      8 |      1 |    0 |            0 |
|       tx_fifo                                                                                                                |                                                    axis_async_fifo_adapter |         53 |         53 |       0 |    0 |   169 |      8 |      1 |    0 |            0 |
|         fifo_inst                                                                                                            |                                                            axis_async_fifo |         53 |         53 |       0 |    0 |   169 |      8 |      1 |    0 |            0 |
|     genblk1[0].RISCV                                                                                                         |                                                         riscv_axis_wrapper |       1508 |       1396 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[0].RISCV)                                                                                                     |                                                         riscv_axis_wrapper |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                         riscv_axis_dma_140 |        285 |        261 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                         riscv_axis_dma_140 |        252 |        252 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                            simple_fifo_148 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                              riscvcore_141 |       1164 |       1116 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                              riscvcore_141 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               VexRiscv_144 |        908 |        860 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               VexRiscv_144 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                   StreamFifoLowLatency_147 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                mem_2rw_145 |         82 |         82 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                               mem_1r1w_146 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                            simple_fifo__parameterized0_142 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                            simple_fifo__parameterized0_143 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[10].RISCV                                                                                                        |                                         riscv_axis_wrapper__parameterized9 |       1505 |       1393 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[10].RISCV)                                                                                                    |                                         riscv_axis_wrapper__parameterized9 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                         riscv_axis_dma_131 |        282 |        258 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                         riscv_axis_dma_131 |        249 |        249 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                            simple_fifo_139 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                              riscvcore_132 |       1163 |       1115 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                              riscvcore_132 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               VexRiscv_135 |        908 |        860 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               VexRiscv_135 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                   StreamFifoLowLatency_138 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                mem_2rw_136 |         82 |         82 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                               mem_1r1w_137 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                            simple_fifo__parameterized0_133 |         15 |          7 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                            simple_fifo__parameterized0_134 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[11].RISCV                                                                                                        |                                        riscv_axis_wrapper__parameterized10 |       1502 |       1390 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[11].RISCV)                                                                                                    |                                        riscv_axis_wrapper__parameterized10 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                         riscv_axis_dma_122 |        279 |        255 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                         riscv_axis_dma_122 |        246 |        246 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                            simple_fifo_130 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                              riscvcore_123 |       1161 |       1113 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                              riscvcore_123 |        165 |        165 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               VexRiscv_126 |        908 |        860 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               VexRiscv_126 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                   StreamFifoLowLatency_129 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                mem_2rw_127 |         80 |         80 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                               mem_1r1w_128 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                            simple_fifo__parameterized0_124 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                            simple_fifo__parameterized0_125 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[12].RISCV                                                                                                        |                                        riscv_axis_wrapper__parameterized11 |       1508 |       1396 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[12].RISCV)                                                                                                    |                                        riscv_axis_wrapper__parameterized11 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                         riscv_axis_dma_113 |        281 |        257 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                         riscv_axis_dma_113 |        248 |        248 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                            simple_fifo_121 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                              riscvcore_114 |       1166 |       1118 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                              riscvcore_114 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               VexRiscv_117 |        909 |        861 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               VexRiscv_117 |        819 |        771 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                   StreamFifoLowLatency_120 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                mem_2rw_118 |         83 |         83 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                               mem_1r1w_119 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                            simple_fifo__parameterized0_115 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                            simple_fifo__parameterized0_116 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[13].RISCV                                                                                                        |                                        riscv_axis_wrapper__parameterized12 |       1506 |       1394 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[13].RISCV)                                                                                                    |                                        riscv_axis_wrapper__parameterized12 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                         riscv_axis_dma_104 |        282 |        258 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                         riscv_axis_dma_104 |        249 |        249 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                            simple_fifo_112 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                              riscvcore_105 |       1162 |       1114 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                              riscvcore_105 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               VexRiscv_108 |        908 |        860 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               VexRiscv_108 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                   StreamFifoLowLatency_111 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                mem_2rw_109 |         80 |         80 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                               mem_1r1w_110 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                            simple_fifo__parameterized0_106 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                            simple_fifo__parameterized0_107 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[14].RISCV                                                                                                        |                                        riscv_axis_wrapper__parameterized13 |       1501 |       1389 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[14].RISCV)                                                                                                    |                                        riscv_axis_wrapper__parameterized13 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_95 |        279 |        255 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_95 |        246 |        246 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                            simple_fifo_103 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_96 |       1161 |       1113 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_96 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_99 |        907 |        859 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_99 |        816 |        768 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                   StreamFifoLowLatency_102 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                mem_2rw_100 |         80 |         80 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                               mem_1r1w_101 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_97 |         17 |          9 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_98 |         45 |         13 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[15].RISCV                                                                                                        |                                        riscv_axis_wrapper__parameterized14 |       1501 |       1389 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[15].RISCV)                                                                                                    |                                        riscv_axis_wrapper__parameterized14 |          1 |          1 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_86 |        282 |        258 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_86 |        249 |        249 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_94 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_87 |       1159 |       1111 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_87 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_90 |        905 |        857 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_90 |        815 |        767 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_93 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_91 |         80 |         80 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_92 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_88 |         14 |          6 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_89 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[1].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized0 |       1502 |       1390 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[1].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_77 |        280 |        256 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_77 |        247 |        247 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_85 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_78 |       1161 |       1113 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_78 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_81 |        906 |        858 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_81 |        815 |        767 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_84 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_82 |         81 |         81 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_83 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_79 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_80 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[2].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized1 |       1503 |       1391 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[2].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_68 |        280 |        256 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_68 |        247 |        247 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_76 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_69 |       1161 |       1113 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_69 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_72 |        907 |        859 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_72 |        816 |        768 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_75 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_73 |         80 |         80 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_74 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_70 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_71 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[3].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized2 |       1507 |       1395 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[3].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_59 |        281 |        257 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_59 |        248 |        248 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_67 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_60 |       1164 |       1116 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_60 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_63 |        907 |        859 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_63 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_66 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_64 |         83 |         83 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_65 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_61 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_62 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[4].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized3 |       1502 |       1390 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[4].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_50 |        281 |        257 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_50 |        248 |        248 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_58 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_51 |       1160 |       1112 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_51 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_54 |        906 |        858 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_54 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_57 |         90 |         90 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_55 |         81 |         81 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_56 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_52 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_53 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[5].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized4 |       1505 |       1393 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[5].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_41 |        279 |        255 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_41 |        246 |        246 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_49 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_42 |       1165 |       1117 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_42 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_45 |        907 |        859 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_45 |        816 |        768 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_48 |         91 |         91 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_46 |         84 |         84 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_47 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_43 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_44 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[6].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized5 |       1504 |       1392 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[6].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_32 |        281 |        257 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_32 |        248 |        248 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_40 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_33 |       1162 |       1114 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_33 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_36 |        907 |        859 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_36 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_39 |         90 |         90 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_37 |         82 |         82 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_38 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_34 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_35 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[7].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized6 |       1503 |       1391 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[7].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_23 |        283 |        259 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_23 |        250 |        250 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_31 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_24 |       1159 |       1111 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_24 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_27 |        906 |        858 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_27 |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_30 |         90 |         90 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_28 |         80 |         80 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_29 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_25 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_26 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[8].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized7 |       1498 |       1386 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[8].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized7 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                          riscv_axis_dma_14 |        279 |        255 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                          riscv_axis_dma_14 |        247 |        247 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                             simple_fifo_22 |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                               riscvcore_15 |       1158 |       1110 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                               riscvcore_15 |        166 |        166 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                VexRiscv_18 |        905 |        857 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                VexRiscv_18 |        816 |        768 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                    StreamFifoLowLatency_21 |         90 |         90 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                 mem_2rw_19 |         80 |         80 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                mem_1r1w_20 |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                             simple_fifo__parameterized0_16 |         15 |          7 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_17 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     genblk1[9].RISCV                                                                                                         |                                         riscv_axis_wrapper__parameterized8 |       1505 |       1393 |     112 |    0 |  1060 |     10 |      0 |    0 |            0 |
|       (genblk1[9].RISCV)                                                                                                     |                                         riscv_axis_wrapper__parameterized8 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       axis_dma                                                                                                               |                                                             riscv_axis_dma |        283 |        259 |      24 |    0 |   341 |      0 |      0 |    0 |            0 |
|         (axis_dma)                                                                                                           |                                                             riscv_axis_dma |        250 |        250 |       0 |    0 |   333 |      0 |      0 |    0 |            0 |
|         recvd_desc_fifo                                                                                                      |                                                                simple_fifo |         33 |          9 |      24 |    0 |     8 |      0 |      0 |    0 |            0 |
|       core                                                                                                                   |                                                                  riscvcore |       1161 |       1113 |      48 |    0 |   688 |     10 |      0 |    0 |            0 |
|         (core)                                                                                                               |                                                                  riscvcore |        165 |        165 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                   VexRiscv |        907 |        859 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                   VexRiscv |        817 |        769 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|           IBusSimplePlugin_rspJoin_rspBuffer_c                                                                               |                                                       StreamFifoLowLatency |         90 |         90 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|         dmem                                                                                                                 |                                                                    mem_2rw |         81 |         81 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|         imem                                                                                                                 |                                                                   mem_1r1w |         16 |         16 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       ctrl_msg_fifo                                                                                                          |                                                simple_fifo__parameterized0 |         16 |          8 |       8 |    0 |     8 |      0 |      0 |    0 |            0 |
|       recvd_desc_fifo                                                                                                        |                                             simple_fifo__parameterized0_13 |         46 |         14 |      32 |    0 |     8 |      0 |      0 |    0 |            0 |
|     scheduler                                                                                                                |                                                           simple_scheduler |        130 |         98 |      32 |    0 |    47 |      0 |      0 |    0 |            0 |
|       (scheduler)                                                                                                            |                                                           simple_scheduler |         73 |         73 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|       rx_desc_fifo                                                                                                           |                                                           loaded_desc_fifo |         57 |         25 |      32 |    0 |    16 |      0 |      0 |    0 |            0 |
|   sfp_1_phy_inst                                                                                                             |                                                                eth_phy_10g |        478 |        478 |       0 |    0 |   401 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_rx_inst                                                                                                      |                                                           eth_phy_10g_rx_5 |        434 |        434 |       0 |    0 |   211 |      0 |      0 |    0 |            0 |
|       eth_phy_10g_rx_if_inst                                                                                                 |                                                        eth_phy_10g_rx_if_9 |        369 |        369 |       0 |    0 |   139 |      0 |      0 |    0 |            0 |
|         (eth_phy_10g_rx_if_inst)                                                                                             |                                                        eth_phy_10g_rx_if_9 |        313 |        313 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|         descrambler_inst                                                                                                     |                                                                    lfsr_11 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         eth_phy_10g_rx_frame_sync_inst                                                                                       |                                               eth_phy_10g_rx_frame_sync_12 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       xgmii_baser_dec_inst                                                                                                   |                                                      xgmii_baser_dec_64_10 |         65 |         65 |       0 |    0 |    72 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_tx_inst                                                                                                      |                                                           eth_phy_10g_tx_6 |         44 |         44 |       0 |    0 |   190 |      0 |      0 |    0 |            0 |
|       eth_phy_10g_tx_if_inst                                                                                                 |                                                        eth_phy_10g_tx_if_7 |         38 |         38 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|       xgmii_baser_enc_inst                                                                                                   |                                                       xgmii_baser_enc_64_8 |          6 |          6 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   sfp_1_rx_rst_reset_sync_inst                                                                                               |                                                                 sync_reset |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sfp_2_phy_inst                                                                                                             |                                                              eth_phy_10g_0 |        478 |        478 |       0 |    0 |   401 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_rx_inst                                                                                                      |                                                             eth_phy_10g_rx |        434 |        434 |       0 |    0 |   211 |      0 |      0 |    0 |            0 |
|       eth_phy_10g_rx_if_inst                                                                                                 |                                                          eth_phy_10g_rx_if |        369 |        369 |       0 |    0 |   139 |      0 |      0 |    0 |            0 |
|         (eth_phy_10g_rx_if_inst)                                                                                             |                                                          eth_phy_10g_rx_if |        313 |        313 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|         descrambler_inst                                                                                                     |                                                                       lfsr |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                  eth_phy_10g_rx_frame_sync |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       xgmii_baser_dec_inst                                                                                                   |                                                         xgmii_baser_dec_64 |         65 |         65 |       0 |    0 |    72 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_tx_inst                                                                                                      |                                                             eth_phy_10g_tx |         44 |         44 |       0 |    0 |   190 |      0 |      0 |    0 |            0 |
|       eth_phy_10g_tx_if_inst                                                                                                 |                                                          eth_phy_10g_tx_if |         38 |         38 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|       xgmii_baser_enc_inst                                                                                                   |                                                         xgmii_baser_enc_64 |          6 |          6 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   sfp_2_rx_rst_reset_sync_inst                                                                                               |                                                               sync_reset_1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sfp_gth_inst                                                                                                               |                                                      gtwizard_ultrascale_0 |         99 |         99 |       0 |    0 |   208 |      0 |      0 |    0 |            0 |
|     (sfp_gth_inst)                                                                                                           |                                                      gtwizard_ultrascale_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     inst                                                                                                                     |                   gtwizard_ultrascale_0_gtwizard_ultrascale_0_gtwizard_top |         99 |         99 |       0 |    0 |   208 |      0 |      0 |    0 |            0 |
|       gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst                                                       |                 gtwizard_ultrascale_0_gtwizard_ultrascale_0_gtwizard_gthe3 |         99 |         99 |       0 |    0 |   208 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst                           |          gtwizard_ultrascale_0_gtwizard_ultrascale_0_gthe3_channel_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           channel_inst                                                                                                       |             gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_gthe3_channel |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_common.gen_common_container[3].gen_enabled_common.gthe3_common_wrapper_inst                   |           gtwizard_ultrascale_0_gtwizard_ultrascale_0_gthe3_common_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           common_inst                                                                                                        |              gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_gthe3_common |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_0 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_gtwiz_reset |         94 |         94 |       0 |    0 |   188 |      0 |      0 |    0 |            0 |
|           (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_gtwiz_reset |         61 |         61 |       0 |    0 |    88 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtpowergood_inst                                                                                  |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_plllock_rx_inst                                                                                   |       gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_plllock_tx_inst                                                                                   |       gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_rxcdrlock_inst                                                                                    |       gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_12 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_all_inst                                                                            |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_rx_done_inst                                                                                    |    gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_tx_done_inst                                                                                    | gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_19 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_txprogdivreset_inst                                                                             |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_20 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|   sync_reset_125mhz_inst                                                                                                     |                                                               sync_reset_2 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sync_reset_156mhz_inst                                                                                                     |                                                               sync_reset_3 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sync_reset_200mhzmhz_inst                                                                                                  |                                                               sync_reset_4 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


