 
                              IC Compiler II (TM)

             Version S-2021.06-SP5 for linux64 - Jan 14, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/ischo/.synopsys_icc2_gui/preferences.tcl
Tue Sep 19 16:00:02 2023
###################################################################################
###################################   INITLIB   ###################################
###################################################################################
set_host_options -max_cores 2
1
source -e -v ${ICC_DIR}/scripts/common_setup.tcl ;#take a DESIGN_NAME (top-level cell)
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /home/ischo/generative-IR/experiments/201_ICC2/scripts/common_setup.tcl

##########################################################################################
# Variables common to all RM scripts
# Script: common_setup.tcl
# Version: F-2011.09-SP4 (April 2, 2012)
# Copyright (C) 2007-2012 Synopsys, Inc. All rights reserved.
##########################################################################################
set rm_design ${DESIGN}
tv80
source ${SETUP_DIR}/rm_rtl_path.tcl
tv80s
set DESIGN_NAME                   ${rm_design_name}  ;#  The name of the top-level design
tv80s
set REPORTS_DIR                 "reports"     ;# Directory to write reports.
reports
set RESULTS_DIR                 "results"     ;# Directory to write output data files
results
set SOURCE_DIR                          $RESULTS_DIR  ;# Source directory for analysis tasks such as FM and MVRC
results
if { ! [file exists $RESULTS_DIR] } { file mkdir $RESULTS_DIR }
if { ! [file exists $REPORTS_DIR] } { file mkdir $REPORTS_DIR }
## Point to the new 14nm SAED libs
set DESIGN_REF_PATH               "${PDK_DIR}"
/home/hot_data/DB/snps14
set DESIGN_REF_TECH_PATH          "${DESIGN_REF_PATH}/tech"
/home/hot_data/DB/snps14/tech
#set DESIGN_REF_DATA_PATH          ""  ;#  Absolute path prefix variable for library/design data.
#  Use this variable to prefix the common absolute path to 
#  the common variables defined below.
#  Absolute paths are mandatory for hierarchical RM flow.
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set ADDITIONAL_SEARCH_PATH      "         ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm         ${DESIGN_REF_PATH}/lib/stdcell_hvt/db_nldm         ${DESIGN_REF_PATH}/lib/stdcell_lvt/db_nldm      ${DESIGN_REF_PATH}/lib/sram_lp/logic_synth/singlelp     ${DESIGN_REF_PATH}/lib/io_std/db_nldm "
         /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm         /home/hot_data/DB/snps14/lib/stdcell_hvt/db_nldm         /home/hot_data/DB/snps14/lib/stdcell_lvt/db_nldm     /home/hot_data/DB/snps14/lib/sram_lp/logic_synth/singlelp       /home/hot_data/DB/snps14/lib/io_std/db_nldm 
#multi_voltage
#set LINK_LIBRARY_FILES   "*#${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db #${DESIGN_REF_PATH}/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db "
set LINK_LIBRARY_FILES   "* ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p72v125c_i0p72v.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p6v125c_i0p6v.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_pg_ss0p72v125c.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_ulvl_ss0p72v125c_i0p72v.db ${DESIGN_REF_PATH}/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db "
* /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p6v125c_i0p6v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_pg_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ulvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db 
#multi_voltage
#set TARGET_LIBRARY_FILES   " #${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db #${DESIGN_REF_PATH}/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db "
set TARGET_LIBRARY_FILES   " ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p72v125c_i0p72v.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p6v125c_i0p6v.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_pg_ss0p72v125c.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db ${DESIGN_REF_PATH}/lib/stdcell_rvt/db_nldm/saed14rvt_ulvl_ss0p72v125c_i0p72v.db ${DESIGN_REF_PATH}/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db "
 /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p6v125c_i0p6v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_pg_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ulvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db 
#set NDM_REFERENCE_LIB_DIRS  " #        ${DESIGN_REF_PATH}/lib/stdcell_rvt/ndm/saed14rvt_frame_timing_ccs.ndm #        ${DESIGN_REF_PATH}/lib/sram/ndm/saed14_sram_1rw_frame_only.ndm #"
set NDM_REFERENCE_LIB_DIRS  "           ${DESIGN_REF_PATH}/stdcell_rvt/ndm/saed14rvt_frame_only.ndm        ${DESIGN_REF_PATH}/stdcell_rvt/ndm/saed14rvt_frame_timing_ccs.ndm        ${DESIGN_REF_PATH}/lib/sram/ndm/saed14_sram_1rw_frame_only.ndm "
        /home/hot_data/DB/snps14/stdcell_rvt/ndm/saed14rvt_frame_only.ndm        /home/hot_data/DB/snps14/stdcell_rvt/ndm/saed14rvt_frame_timing_ccs.ndm        /home/hot_data/DB/snps14/lib/sram/ndm/saed14_sram_1rw_frame_only.ndm 
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the MW ref libs
set TECH_FILE                     "${DESIGN_REF_PATH}/tech/milkyway/saed14nm_1p9m_mw.tf"  ;#  Milkyway technology file
/home/hot_data/DB/snps14/tech/milkyway/saed14nm_1p9m_mw.tf
#set TECH_FILE                     "/SCRATCH/labs/Low_Power_Methodology_Manual_for_3228nm/saed14rvt_1p9m.tf"
set MAP_FILE                      "${DESIGN_REF_PATH}/tech/star_rc/saed14nm_tf_itf_tluplus.map"  ;#  Mapping file for TLUplus
/home/hot_data/DB/snps14/tech/star_rc/saed14nm_tf_itf_tluplus.map
set TLUPLUS_MAX_FILE              "${DESIGN_REF_PATH}/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus"  ;#  Max TLUplus file
/home/hot_data/DB/snps14/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus
set TLUPLUS_MIN_FILE              "${DESIGN_REF_PATH}/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus"  ;#  Min TLUplus file
/home/hot_data/DB/snps14/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus
set GDS_MAP_FILE                  "${DESIGN_REF_PATH}/tech/milkyway/saed14nm_1p9m_gdsout_mw.map"
/home/hot_data/DB/snps14/tech/milkyway/saed14nm_1p9m_gdsout_mw.map
set STD_CELL_GDS                  "${DESIGN_REF_PATH}/lib/stdcell_rvt/gds/saed14rvt.gds"
/home/hot_data/DB/snps14/lib/stdcell_rvt/gds/saed14rvt.gds
set SRAMLP_SINGLELP_GDS           "${DESIGN_REF_PATH}/lib/sram_lp/gds/singlelp.gds"
/home/hot_data/DB/snps14/lib/sram_lp/gds/singlelp.gds
set NDM_POWER_NET                "VDD" ;#
VDD
set NDM_POWER_PORT               "VDD" ;#
VDD
set NDM_GROUND_NET               "VSS" ;#
VSS
set NDM_GROUND_PORT              "VSS" ;#
VSS
set MIN_ROUTING_LAYER            "M3"   ;# Min routing layer
M3
set MAX_ROUTING_LAYER            "M6"   ;# Max routing layer
M6
##RH variable for ICC SAED library and design input data
#set ICC_INPUT_DATA "/global/scratch/mculver/PD_fest_2012/initial_design/dhm"
#set LIBRARY_DONT_USE_FILE        "../../DATA_SAED/use_tie.tcl"   ;# Tcl file with library modifications for dont_use
##########################################################################################
# Multi-Voltage Common Variables
#
# Define the following MV common variables for the RM scripts for multi-voltage flows.
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set PD1_CELLS                    ""           ;# Instances to include in power domain/voltage area 1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set NDM_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
VDD1
set NDM_POWER_PORT1               "VDD"        ;# Power port for voltage area 1
VDD
set PD2                          ""           ;# Name of power domain/voltage area  2
set PD2_CELLS                    ""           ;# Instances to include in power domain/voltage area 2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set NDM_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
VDD2
set NDM_POWER_PORT2               "VDD"        ;# Power port for voltage area 2
VDD
set PD3                          ""           ;# Name of power domain/voltage area  3
set PD3_CELLS                    ""           ;# Instances to include in power domain/voltage area 3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set NDM_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
VDD3
set NDM_POWER_PORT3               "VDD"        ;# Power port for voltage area 3
VDD
set PD4                          ""           ;# Name of power domain/voltage area  4
set PD4_CELLS                    ""           ;# Instances to include in power domain/voltage area 4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set NDM_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
VDD4
set NDM_POWER_PORT4               "VDD"        ;# Power port for voltage area 4
VDD
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /home/ischo/generative-IR/experiments/201_ICC2/scripts/common_setup.tcl

set link_library   $LINK_LIBRARY_FILES
* /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p6v125c_i0p6v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_pg_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ulvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db 
set target_library $TARGET_LIBRARY_FILES
 /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_dlvl_ss0p6v125c_i0p6v.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_pg_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db /home/hot_data/DB/snps14/lib/stdcell_rvt/db_nldm/saed14rvt_ulvl_ss0p72v125c_i0p72v.db /home/hot_data/DB/snps14/lib/sram/logic_synth/single/saed14sram_ss0p72v125c.db 
set UF ${UF}
0.60
set ver_name ${ver_name} ;# from shell script
tv80_0.60_0.90
file mkdir ./works
file mkdir -p ./results/${ver_name}
file mkdir -p ./reports/${ver_name}
if {![file exists ./works/${ver_name}]} {
    create_lib  -ref_libs $NDM_REFERENCE_LIB_DIRS  -technology $TECH_FILE ./works/${ver_name}
} else {
    open_lib ./works/${ver_name}

}
Warning: Pitch 0.074000 for layer M4 is less than sum(0.100000) of minSpacing(0.040000) and minWidth(0.060000).(saed14nm_1p9m_mw.tf line:727) (TECH-223)
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14nm_1p9m_mw.tf line:1356) (TECH-223)
Warning: Layer 'M2' is missing the attribute 'maskEndMaxWidthThresholdTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToEndKeepoutLengthTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToSideKeepoutLengthTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToEndMinSpacingTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToSideMinSpacingTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: The value of the pitch attribute of layer M4 is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14nm_1p9m_mw.tf line 727) (TECH-050)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14nm_1p9m_mw.tf line 1356) (TECH-050)
Information: ContactCode 'VIA12SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1667) (TECH-084)
Information: ContactCode 'VIA12BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1685) (TECH-084)
Information: ContactCode 'VIA12BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1704) (TECH-084)
Information: ContactCode 'VIA12LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1723) (TECH-084)
Information: ContactCode 'VIA12SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1742) (TECH-084)
Information: ContactCode 'VIA12BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1761) (TECH-084)
Information: ContactCode 'VIA12BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1780) (TECH-084)
Information: ContactCode 'VIA12LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1799) (TECH-084)
Information: ContactCode 'VIA1_32SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1818) (TECH-084)
Information: ContactCode 'VIA1_32BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1837) (TECH-084)
Information: ContactCode 'VIA1_32BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1856) (TECH-084)
Information: ContactCode 'VIA1_32LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1875) (TECH-084)
Information: ContactCode 'VIA1_32SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1894) (TECH-084)
Information: ContactCode 'VIA1_32BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1913) (TECH-084)
Information: ContactCode 'VIA1_32BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1932) (TECH-084)
Information: ContactCode 'VIA1_32LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1951) (TECH-084)
Information: ContactCode 'VIA12_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1970) (TECH-084)
Information: ContactCode 'VIA12_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1989) (TECH-084)
Information: ContactCode 'VIA12_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2008) (TECH-084)
Information: ContactCode 'VIA12_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2027) (TECH-084)
Information: ContactCode 'VIA12_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2046) (TECH-084)
Information: ContactCode 'VIA12_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2065) (TECH-084)
Information: ContactCode 'VIA12_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2084) (TECH-084)
Information: ContactCode 'VIA12_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2103) (TECH-084)
Information: ContactCode 'VIA1_32_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2122) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2141) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2160) (TECH-084)
Information: ContactCode 'VIA1_32_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2179) (TECH-084)
Information: ContactCode 'VIA1_32_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2198) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2217) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2236) (TECH-084)
Information: ContactCode 'VIA1_32_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2255) (TECH-084)
Information: ContactCode 'VIA23SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2275) (TECH-084)
Information: ContactCode 'VIA23BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2295) (TECH-084)
Information: ContactCode 'VIA23BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2314) (TECH-084)
Information: ContactCode 'VIA23LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2333) (TECH-084)
Information: ContactCode 'VIA23SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2352) (TECH-084)
Information: ContactCode 'VIA23BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2371) (TECH-084)
Information: ContactCode 'VIA23BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2390) (TECH-084)
Information: ContactCode 'VIA23LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2409) (TECH-084)
Information: ContactCode 'VIA2_33SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2428) (TECH-084)
Information: ContactCode 'VIA2_33BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2447) (TECH-084)
Information: ContactCode 'VIA2_33BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2466) (TECH-084)
Information: ContactCode 'VIA2_33LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2485) (TECH-084)
Information: ContactCode 'VIA2_33SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2504) (TECH-084)
Information: ContactCode 'VIA2_33BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2523) (TECH-084)
Information: ContactCode 'VIA2_33BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2542) (TECH-084)
Information: ContactCode 'VIA2_33LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2561) (TECH-084)
Information: ContactCode 'VIA23_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2580) (TECH-084)
Information: ContactCode 'VIA23_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2599) (TECH-084)
Information: ContactCode 'VIA23_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2618) (TECH-084)
Information: ContactCode 'VIA23_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2637) (TECH-084)
Information: ContactCode 'VIA23_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2656) (TECH-084)
Information: ContactCode 'VIA23_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2675) (TECH-084)
Information: ContactCode 'VIA23_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2694) (TECH-084)
Information: ContactCode 'VIA23_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2712) (TECH-084)
Information: ContactCode 'VIA2_33_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2731) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2750) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2769) (TECH-084)
Information: ContactCode 'VIA2_33_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2788) (TECH-084)
Information: ContactCode 'VIA2_33_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2807) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2826) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2845) (TECH-084)
Information: ContactCode 'VIA2_33_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2864) (TECH-084)
Information: Loading technology file '/home/hot_data/DB/snps14/tech/milkyway/saed14nm_1p9m_mw.tf' (FILE-007)
...Created 7 lib groups

... 7 cell libraries to build.


... checking whether need to build cell library: saed14rvt_dlvl_ss0p_v.ndm (1/7)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_dlvl_ss0p_v.ndm under output directory: library not exists

... checking whether need to build cell library: saed14rvt_pg_ss0p72v125c.ndm (2/7)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_pg_ss0p72v125c.ndm under output directory: library not exists

... checking whether need to build cell library: saed14rvt_ss0p72v125c.ndm (3/7)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_ss0p72v125c.ndm under output directory: library not exists

... checking whether need to build cell library: saed14rvt_ulvl_ss0p72v125c_i0p72v.ndm (4/7)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_ulvl_ss0p72v125c_i0p72v.ndm under output directory: library not exists

... checking whether need to build cell library: saed14sram_ss0p72v125c.ndm (5/7)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14sram_ss0p72v125c.ndm under output directory: library not exists

... checking whether need to build cell library: saed14sram_ss0p72v125c_physical_only.ndm (6/7)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14sram_ss0p72v125c_physical_only.ndm under output directory: library not exists

... checking whether need to build cell library: EXPLORE_physical_only.ndm (7/7)
... checking whether can reuse library under output directory
cannot reuse CLIBs/EXPLORE_physical_only.ndm under output directory: library not exists

... processing cell library: saed14rvt_dlvl_ss0p_v.ndm (1/7)
... run lm_shell to build the cell library
........
created new cell library under output directory: CLIBs/saed14rvt_dlvl_ss0p_v.ndm

... processing cell library: saed14rvt_pg_ss0p72v125c.ndm (2/7)
... run lm_shell to build the cell library
........
created new cell library under output directory: CLIBs/saed14rvt_pg_ss0p72v125c.ndm

... processing cell library: saed14rvt_ss0p72v125c.ndm (3/7)
... run lm_shell to build the cell library
.............
created new cell library under output directory: CLIBs/saed14rvt_ss0p72v125c.ndm

... processing cell library: saed14rvt_ulvl_ss0p72v125c_i0p72v.ndm (4/7)
... run lm_shell to build the cell library
........
created new cell library under output directory: CLIBs/saed14rvt_ulvl_ss0p72v125c_i0p72v.ndm

... processing cell library: saed14sram_ss0p72v125c.ndm (5/7)
... run lm_shell to build the cell library
...............................................................................
..............................................................................
..............................................................................
......................
created new cell library under output directory: CLIBs/saed14sram_ss0p72v125c.ndm

... processing cell library: saed14sram_ss0p72v125c_physical_only.ndm (6/7)
... run lm_shell to build the cell library
.......
created new cell library under output directory: CLIBs/saed14sram_ss0p72v125c_physical_only.ndm

... processing cell library: EXPLORE_physical_only.ndm (7/7)
... run lm_shell to build the cell library
.......
created new cell library under output directory: CLIBs/EXPLORE_physical_only.ndm


Information: Successfully built 7 reference libraries: saed14rvt_dlvl_ss0p_v.ndm saed14rvt_pg_ss0p72v125c.ndm saed14rvt_ss0p72v125c.ndm saed14rvt_ulvl_ss0p72v125c_i0p72v.ndm saed14sram_ss0p72v125c.ndm saed14sram_ss0p72v125c_physical_only.ndm EXPLORE_physical_only.ndm. (LIB-093)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_dlvl_ss0p72v125c_i0p72v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_pg_ss0p72v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ss0p72v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ulvl_ss0p72v125c_i0p72v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14sram_ss0p72v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_frame_timing_ccs', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14sram_ss0p72v125c_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'EXPLORE_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'tv80_0.60_0.90'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{tv80_0.60_0.90}
read_verilog $DC_DIR/designs/${DESIGN}/results/${DESIGN_NAME}.mapped.v
Loading verilog file '/home/ischo/generative-IR/experiments/101_DC/designs/tv80/results/tv80s.mapped.v'
Information: Reading Verilog into new design 'tv80s' in library 'tv80_0.60_0.90'. (VR-012)
Number of modules read: 5
Top level ports: 46
Total ports in all modules: 100
Total nets in all modules: 4442
Total instances in all modules: 4063
Elapsed = 00:00:00.03, CPU = 00:00:00.03
1
#link_block
read_parasitic_tech -tlup $TLUPLUS_MAX_FILE  -layermap  $MAP_FILE -name tlup_max
1
read_parasitic_tech -tlup $TLUPLUS_MIN_FILE  -layermap  $MAP_FILE -name tlup_min
1
remove_corners -all
Using libraries: tv80_0.60_0.90 saed14rvt_dlvl_ss0p72v125c_i0p72v saed14rvt_pg_ss0p72v125c saed14rvt_ss0p72v125c saed14rvt_ulvl_ss0p72v125c_i0p72v saed14sram_ss0p72v125c saed14rvt_frame_timing_ccs saed14sram_ss0p72v125c_physical_only EXPLORE_physical_only
Linking block tv80_0.60_0.90:tv80s.design
Information: User units loaded from library 'saed14rvt_dlvl_ss0p72v125c_i0p72v' (LNK-040)
Design 'tv80s' was successfully linked.
1
remove_modes -all
1
remove_scenarios -all
1
create_corner slow
1
set_parasitics_parameters     -early_spec tlup_max     -late_spec tlup_max     -corners {slow}
1
create_mode func
1
current_mode func
{func}
create_scenario -mode func -corner slow -name func_slow
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
{func_slow}
current_scenario func_slow
{func_slow}
read_sdc $DC_DIR/designs/${DESIGN}/results/${DESIGN_NAME}.mapped.sdc
Information: Loading SDC version 2.1 file '/home/ischo/generative-IR/experiments/101_DC/designs/tv80/results/tv80s.mapped.sdc' (FILE-007)
Warning: Constraint 'set_max_area' is not supported by icc2. (SDC-3)
Information: Timer using 2 threads


Summary of unsupported constraints:
Information: Ignored 1 unsupported 'set_max_area' constraint. (SDC-4)
1
source -e -v ${ICC_DIR}/scripts/common_icc2_options.tcl
# Floorplan
set core_util 0.9
0.9
set core_offset 0.9
0.9
set aspect_ratio_width 1.0
1.0
set aspect_ratio_height 1.0
1.0
#set aspect_ratio_height ${AR}
# Placement
# remove_buffer_trees -all
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
# set_app_options -name place_opt.place.congestion_effort -value none
# set_app_options -name place_opt.initial_place.effort -value low
# set_app_options -name place_opt.final_place.effort -value low
# set_app_options -name place_opt.initial_drc.global_route_based -value 1
# CTS
#set_clock_routing_rule -default_rule -min_routing_layer M3 -max_routing_layer M4 
#set_clock_routing_rule -default_rule -min_routing_layer M4 -max_routing_layer M5 
set_clock_routing_rule -default_rule -min_routing_layer M3 -max_routing_layer M6
1
set_max_transition 0.05 [all_clocks] -clock_path
1
#set cts_ref_cells [get_lib_cells { #    */*INV_X*B_A9TR \    
#}]
#
#set_lib_cell_purpose -exclude cts [get_lib_cells ]
#set_lib_cell_purpose -include none $cts_ref_cells
#set_lib_cell_purpose -include cts $cts_ref_cells
# Routing
set_attribute [get_layer M1] routing_direction vertical
Information: The design specific attribute override for layer 'M1' is set in the current block 'tv80s', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
set_attribute [get_layer M2] routing_direction horizontal
Information: The design specific attribute override for layer 'M2' is set in the current block 'tv80s', because the actual library setting may not be overwritten. (ATTR-12)
{M2}
set_attribute [get_layer M3] routing_direction vertical
Information: The design specific attribute override for layer 'M3' is set in the current block 'tv80s', because the actual library setting may not be overwritten. (ATTR-12)
{M3}
set_attribute [get_layer M4] routing_direction horizontal
Information: The design specific attribute override for layer 'M4' is set in the current block 'tv80s', because the actual library setting may not be overwritten. (ATTR-12)
{M4}
set_attribute [get_layer M5] routing_direction vertical
Information: The design specific attribute override for layer 'M5' is set in the current block 'tv80s', because the actual library setting may not be overwritten. (ATTR-12)
{M5}
set_attribute [get_layer M6] routing_direction horizontal
Information: The design specific attribute override for layer 'M6' is set in the current block 'tv80s', because the actual library setting may not be overwritten. (ATTR-12)
{M6}
set_attribute [get_layer M7] routing_direction vertical
Information: The design specific attribute override for layer 'M7' is set in the current block 'tv80s', because the actual library setting may not be overwritten. (ATTR-12)
{M7}
set_attribute [get_layer IA] routing_direction horizontal
Warning: No layer objects matched 'IA' (SEL-004)
set_attribute [get_layer IB] routing_direction vertical
Warning: No layer objects matched 'IB' (SEL-004)
set_attribute [get_layer LB] routing_direction horizontal
Warning: No layer objects matched 'LB' (SEL-004)
set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER -max_routing_layer ${MAX_ROUTING_LAYER} ;#common_setup.tcl
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
1
# set_ignored_layers -rc_congestion_ignored_layers {IA IB LB}
# Prevent routing of non-preferred direction
#set_app_options -block [current_block] #   -name route.common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name #   -value { {M1 20.0} {M2 20.0} {M3 20.0} {M4 20.0} {M5 20.0} {M6 20.0} {M7 20.0} }
#   
## Routing spacing (min spacing is 0.05)
#create_routing_rule routing_rule -default_reference_rule -spacings {M3 0.1 M4 0.1 M5 0.1 M6 0.1 M7 0.1} ;# changed at designs_8
#set_routing_rule [get_net * -f "net_type==clock || net_type==signal"] -rule routing_rule -min_routing_layer M2 -max_routing_layer M5
# set_app_options -name route.global.interactive_multithread_mode -value true
# set_app_options -name route.common.enable_multi_thread -value true
#non-default routing rule
#create_routing_rule routing_rule_1 -default_reference_rule -spacings {M1 0.06 M2 0.039} ;# 1.5 time both
#create_routing_rule routing_rule_2 -default_reference_rule -spacings {M1 0.06 M2 0.052} ;# M1 1.5 time, M2 2 time
#create_routing_rule routing_rule_3 -default_reference_rule -spacings {M1 0.08 M2 0.052} ;# 2 time both
#create_routing_rule routing_rule_4 -default_reference_rule -spacings {M1 0.068 M2 0.039} ;# M1 1.7, M2 1.5
#create_routing_rule routing_rule_5 -default_reference_rule -spacings {M1 0.04 M2 0.039} ;# M1 1, M2 1.5
#create_routing_rule routing_rule_6 -default_reference_rule -spacings {M1 0.04 M2 0.052} ;# M1 1, M2 2
#create_routing_rule routing_rule_7 -default_reference_rule -spacings {M1 0.026 M2 0.052 M3 0.026 M4 0.04} ;# only M2 2time
####################################################################################
###################################   FLOORPLAN   ##################################
####################################################################################
set_wire_track_pattern -site_def unit -layer M1  -mode uniform -mask_constraint {mask_two mask_one} -coord 0.037 -space 0.074 -direction vertical
Warning: Command set_wire_track_pattern is deprecated. See the command's man page for alternatives. (CMD-109)
1
create_net -power VDD
{VDD}
create_net -ground VSS
{VSS}
create_port -direction "in" {VDD VSS}
{VDD VSS}
connect_net VDD [get_ports VDD]
1
connect_net VSS [get_ports VSS]
1
connect_pg_net -net VDD [get_pins -hier -quiet */VDD]
connect_pg_net -net VSS [get_pins -hier -quiet */VSS]
initialize_floorplan -core_utilization $UF -core_offset $core_offset -side_ratio "$aspect_ratio_width $aspect_ratio_height" ;#UF and AR
Removing existing floorplan objects
Creating core...
Core utilization ratio = 60.68%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Total create 704 uniform wire tracks based on track pattern set by command set_wire_track_pattern.
Initializing floorplan completed.
place_pins -port [get_ports]
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-09-19 16:10:44 / Session: 0.20 hr / Command: 0.00 hr / Memory: 447 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M3
Max routing layer: M6


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 46
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 46
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-09-19 16:10:44 / Session: 0.20 hr / Command: 0.00 hr / Memory: 447 MB (FLW-8100)
1
create_placement -floorplan -timing_driven
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2023-09-19 16:10:44 / Session: 0.20 hr / Command: 0.00 hr / Memory: 447 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 2; hostname: wappinger.kaist.ac.kr
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for tv80s, hor/vert channel sizes are 2.49/2.49
Placing top level std cells.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Running timing driven standard cell placement
No editable block found.
Running virtual optimization on full netlist ...
Created estimated_corner
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.170138 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572502 ohm/um, via_r = 0.347222 ohm/cut, c = 0.160611 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4388, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4387, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_ss0p72v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p72v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing_ccs:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing_ccs:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0700 seconds to build cellmap data
Total 0.0300 seconds to load 4059 cell instances into cellmap, 4059 cells are off site row
Moveable cells: 4059; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6244, cell height 0.6000, cell area 0.3746 for total 4059 placed and application fixed cells
Information: Current block utilization is '0.60680', effective utilization is '0.60682'. (OPT-055)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_20: useInverter=true: effort=low: 0.836: func_slow: 0
ABF: Core Area = 18 X 18 ()
APS-VIPO:Using M5 layer for chain buffer model creation
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
2
APS-VIPO: Total cell number is 4105
estimate timing (5%) done
estimate timing (10%) done
estimate timing (15%) done
estimate timing (20%) done
estimate timing (25%) done
estimate timing (30%) done
estimate timing (35%) done
estimate timing (40%) done
estimate timing (45%) done
estimate timing (50%) done
estimate timing (55%) done
estimate timing (60%) done
estimate timing (65%) done
estimate timing (70%) done
estimate timing (75%) done
estimate timing (80%) done
estimate timing (85%) done
estimate timing (90%) done
estimate timing (95%) done
estimate timing (100%) done
In the step 1, 793 cells are processed
In the step 2, 4105 cells are processed
No estimate_timing rule detected on nets.
Virtually optimized 438 out of 4105 cells
Virtually buffered 438 cell outputs
1
Back-annotation statistics for mode 'func'
  3519 back-annotations generated.
  306 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
net weight 3 is set for 0 number of nets by estimate_timing out of 4452 nets 
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Creating appropriate block views (if needed)...
Generating automatic soft blockages for tv80s, hor/vert channel sizes are 2.49/2.49
Placing top level std cells.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : tv80s
Version: S-2021.06-SP5
Date   : Tue Sep 19 16:10:52 2023
****************************************

  Wire length report (all)
  ==================
  wire length in design tv80s: 26737.418 microns.
  wire length in design tv80s (see through blk pins): 26737.418 microns.
  ------------------
  Total wire length: 26737.418 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design tv80s:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design tv80s:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design tv80s: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view tv80s_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:07.96. (DPUI-902)
Information: CPU time for create_placement : 00:00:10.85. (DPUI-903)
Information: Peak memory usage for create_placement : 829 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2023-09-19 16:10:52 / Session: 0.20 hr / Command: 0.00 hr / Memory: 829 MB (FLW-8100)
1
legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-09-19 16:10:52 / Session: 0.20 hr / Command: 0.00 hr / Memory: 829 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_ss0p72v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.1100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 155 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         4059        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   4059
number of references:               155
number of site rows:                 83
number of locations attempted:    72264
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        4059 (34249 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.196 um ( 0.33 row height)
rms weighted cell displacement:   0.196 um ( 0.33 row height)
max cell displacement:            0.539 um ( 0.90 row height)
avg cell displacement:            0.174 um ( 0.29 row height)
avg weighted cell displacement:   0.174 um ( 0.29 row height)
number of cells moved:             4059
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U3835 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (49.2319,48.3609)
  Legal location: (49.222,48.9)
  Displacement:   0.539 um ( 0.90 row height)
Cell: U3584 (SAEDRVT14_AN2_MM_1)
  Input location: (50.1497,9.8285)
  Legal location: (50.184,9.3)
  Displacement:   0.530 um ( 0.88 row height)
Cell: U4929 (SAEDRVT14_INV_S_1)
  Input location: (27.551,21.3797)
  Legal location: (27.54,21.9)
  Displacement:   0.520 um ( 0.87 row height)
Cell: U3326 (SAEDRVT14_INV_S_0P75)
  Input location: (1.3843,39.9808)
  Legal location: (1.418,40.5)
  Displacement:   0.520 um ( 0.87 row height)
Cell: U2777 (SAEDRVT14_AN2_MM_1)
  Input location: (27.8129,44.4767)
  Legal location: (28.28,44.7)
  Displacement:   0.518 um ( 0.86 row height)
Cell: U4764 (SAEDRVT14_INV_S_1)
  Input location: (32.3114,26.8263)
  Legal location: (32.202,27.3)
  Displacement:   0.486 um ( 0.81 row height)
Cell: U5252 (SAEDRVT14_ND2_CDC_1)
  Input location: (12.1829,3.7807)
  Legal location: (12.148,3.3)
  Displacement:   0.482 um ( 0.80 row height)
Cell: U4718 (SAEDRVT14_ND2_CDC_1)
  Input location: (47.601,38.8292)
  Legal location: (47.594,39.3)
  Displacement:   0.471 um ( 0.78 row height)
Cell: U3592 (SAEDRVT14_ND2_CDC_0P5)
  Input location: (4.3564,2.8323)
  Legal location: (4.378,3.3)
  Displacement:   0.468 um ( 0.78 row height)
Cell: U5278 (SAEDRVT14_INV_S_1)
  Input location: (20.0147,4.034)
  Legal location: (19.992,4.5)
  Displacement:   0.467 um ( 0.78 row height)

Legalization succeeded.
Total Legalizer CPU: 0.584
Total Legalizer Wall Time: 0.586
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-09-19 16:10:52 / Session: 0.20 hr / Command: 0.00 hr / Memory: 829 MB (FLW-8100)
1
save_block -as ${DESIGN}_0_floorplan
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'tv80_0.60_0.90:tv80s.design' to 'tv80_0.60_0.90:tv80_0_floorplan.design'. (DES-028)
1
set_app_options -name place.coarse.congestion_driven_max_util -value $MAX_UTIL
place.coarse.congestion_driven_max_util 0.9
set_app_options -name place_opt.place.congestion_effort -value high
place_opt.place.congestion_effort high
set_app_options -name place_opt.flow.trial_clock_tree -value true 
place_opt.flow.trial_clock_tree true
place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-09-19 16:10:52 / Session: 0.20 hr / Command: 0.00 hr / Memory: 829 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place_opt will honor CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.170138 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572502 ohm/um, via_r = 0.347222 ohm/cut, c = 0.160611 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-09-19 16:10:53 / Session: 0.20 hr / Command: 0.00 hr / Memory: 829 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-09-19 16:10:53 / Session: 0.20 hr / Command: 0.00 hr / Memory: 829 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false

Collecting ICGs in clock trees......

Searching for equivalent ICGs......
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: Disabling clock gate latency aware placement because trial clock tree construction was enabled. (PLACE-080)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4388, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4387, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.300000  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Info: embedded eLpp will optimize for scenario func_slow
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.9                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 4388, of which 4385 non-clock nets
Number of nets with 0 toggle rate: 394
Max toggle rate = 1.66667, average toggle rate = 0.0180329
Max non-clock toggle rate = 0.259399
eLpp weight range = (0, 92.4238)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 4388
Amt power = 0.1
Non-default weight range: (0.9, 14.1424)
Information: Automatic repeater spreading is enabled.
Restructuring in 5 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using worst RC corner 'slow' for buffer aware analysis.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 20 sequential cells for slack balancing.
coarse place 10% done.
coarse place 20% done.
coarse place 30% done.
coarse place 40% done.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.73127e+08
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
START_CMD: optimize_dft        CPU:     52 s ( 0.01 hr) ELAPSE:    737 s ( 0.20 hr) MEM-PEAK:   837 Mb Tue Sep 19 16:11:01 2023
END_CMD: optimize_dft          CPU:     52 s ( 0.01 hr) ELAPSE:    737 s ( 0.20 hr) MEM-PEAK:   837 Mb Tue Sep 19 16:11:01 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-09-19 16:11:01 / Session: 0.20 hr / Command: 0.00 hr / Memory: 837 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-09-19 16:11:01 / Session: 0.20 hr / Command: 0.00 hr / Memory: 837 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-09-19 16:11:01 / Session: 0.20 hr / Command: 0.00 hr / Memory: 837 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-09-19 16:11:01 / Session: 0.20 hr / Command: 0.00 hr / Memory: 837 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.0300 seconds to load 4059 cell instances into cellmap, 4059 cells are off site row
Moveable cells: 4059; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6244, cell height 0.6000, cell area 0.3746 for total 4059 placed and application fixed cells
Information: Current block utilization is '0.60680', effective utilization is '0.60682'. (OPT-055)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
remove buffers/inverters in clock MY_CLK:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.1300 seconds to build cellmap data
Total 0.0600 seconds to load 4059 cell instances into cellmap, 4059 cells are off site row
Moveable cells: 4059; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6244, cell height 0.6000, cell area 0.3746 for total 4059 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.26 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.173854 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572502 ohm/um, via_r = 0.347222 ohm/cut, c = 0.160685 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4388, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusB_reg/main_gate' from (17.03, 31.50) to (19.40, 36.30). (CTS-106)
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusAck_reg/main_gate' from (25.62, 23.10) to (37.09, 18.30). (CTS-106)
A total of 2 clock cells have been relocated
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 2
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
bmap: stepx = 30000
Core Area = 18 X 18 ()
   10% ...   20% ...Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 170
 Number of Gates = 0
 Number of Loads = 170
 Driver sized from SAEDRVT14_AN2_MM_2 to SAEDRVT14_AN2_8
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Phase delay: (max r/f: 0.030365/nan  min r/f: 0.030365/nan) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 165
 Number of Gates = 0
 Number of Loads = 165
 Driver sized from SAEDRVT14_AN2_MM_2 to SAEDRVT14_AN2_8
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Phase delay: (max r/f: 0.030136/nan  min r/f: 0.030136/nan) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
Processing Echelon 2
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
   10% ...Done
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = MY_CLK
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 2
 Number of Loads = 28
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.030365/__  min r/f: 0.030365/__) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
  2. Phase delay = (max r/f: 0.030136/__  min r/f: 0.030136/__) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver MY_CLK
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.69 sec, cpu time is 0 hr : 0 min : 2.14 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
There are 8 buffers and 0 inverters added (total area 6.66) by Clock Tree Synthesis.
Information: 0 out of 10 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 361 out of 361, orientation changed without moving: 0
Clock sink displacement max = 0.767300 um, average = 0.202400 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'iorq_n_reg' snapped from (25.32, 13.89) (R0) to (24.95, 13.50) (R0) displacement = 0.767300 um.
Clock sink inst 'i_tv80_core_SP_reg_8_' snapped from (38.18, 18.70) (R0) to (38.64, 18.90) (MX) displacement = 0.653000 um.
Clock sink inst 'i_tv80_core_i_reg_RegsH_reg_6__2_' snapped from (5.08, 48.21) (R0) to (5.12, 47.70) (MX) displacement = 0.544000 um.
Clock sink inst 'i_tv80_core_i_reg_RegsH_reg_5__4_' snapped from (14.87, 48.22) (R0) to (14.89, 47.70) (MX) displacement = 0.536700 um.
Clock sink inst 'i_tv80_core_SP_reg_6_' snapped from (37.06, 18.43) (R0) to (37.09, 18.90) (MX) displacement = 0.497700 um.
Clock sink inst 'i_tv80_core_SP_reg_15_' snapped from (36.80, 24.18) (R0) to (36.79, 23.70) (MX) displacement = 0.493700 um.
Clock sink inst 'i_tv80_core_ACC_reg_7_' snapped from (43.13, 24.44) (R0) to (43.15, 24.90) (MX) displacement = 0.491300 um.
Clock sink inst 'i_tv80_core_ALU_Op_r_reg_1_' snapped from (39.91, 31.38) (R0) to (39.90, 30.90) (MX) displacement = 0.491200 um.
Clock sink inst 'i_tv80_core_PC_reg_3_' snapped from (34.03, 9.37) (R0) to (33.61, 9.30) (MX) displacement = 0.490400 um.
Clock sink inst 'i_tv80_core_i_reg_RegsH_reg_1__1_' snapped from (16.76, 48.21) (R0) to (16.37, 48.30) (R0) displacement = 0.483900 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
 Clock cells info: buffer count: 8, buffer area: 6.66, cell count: 2, cell area: 1.78
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue Sep 19 16:11:04 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0320       0.0318            0       0.0000       0.0000            8       6.6600       8.4360       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0318; ID = 0.0320; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.6600; ClockCellArea = 8.4360; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0318; ID = 0.0320; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.6600; ClockCellArea = 8.4360; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Finished Initial DRC Fixing at Tue Sep 19 16:11:04 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0320       0.0318            0       0.0000       0.0000            8       6.6600       8.4360       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue Sep 19 16:11:04 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0320       0.0318            0       0.0000       0.0000            8       6.6600       8.4360       0.0000
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: MY_CLK mode: func root: MY_CLK
Clock QoR Before Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0318; ID = 0.0320; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.6600; ClockCellArea = 8.4360; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 5 successful improvements out of 11 iterations
Resized 2, relocated 1, deleted 0, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 2.34 sec, cpu time is 0 hr : 0 min : 2.58 sec.
Clock Qor After Network Flow Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0015; ID = 0.0307; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 7.1040; ClockCellArea = 8.8800; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
Longest path:
  (0) 0.0010            0.0000          clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  (1) 0.0148            0.0138          clk_gate_i_tv80_core_BusAck_reg/main_gate/X
  (2) 0.0149            0.0001          ZCTSBUF_1322_605/A
  (3) 0.0301            0.0152          ZCTSBUF_1322_605/X
  (4) 0.0307            0.0005          i_tv80_core_ACC_reg_2_/CK
Shortest path:
  (0) 0.0005            0.0000          clk_gate_i_tv80_core_BusB_reg/main_gate/A2
  (1) 0.0144            0.0138          clk_gate_i_tv80_core_BusB_reg/main_gate/X
  (2) 0.0145            0.0001          ZCTSBUF_873_603/A
  (3) 0.0290            0.0145          ZCTSBUF_873_603/X
  (4) 0.0291            0.0001          i_tv80_core_i_reg_RegsH_reg_6__5_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Clock QoR After Area Recovery Removal:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0015; ID = 0.0307; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 7.1040; ClockCellArea = 8.8800; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 11 cell(s)
Clock QoR After Area Recovery Resizing:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0015; ID = 0.0307; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 7.1040; ClockCellArea = 8.8800; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.37 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.57 sec, cpu time is 0 hr : 0 min : 2.98 sec.
Finished Optimization at Tue Sep 19 16:11:06 2023 (elapsed: 0:00:02)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0307       0.0015            0       0.0000       0.0000            9       7.1040       8.8800       0.0000
                          -0.0014      -0.0303           +0      +0.0000      +0.0000           +1      +0.4440      +0.4440      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 2.59 sec, cpu time is 0 hr : 0 min : 3.00 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue Sep 19 16:11:06 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0307       0.0015            0       0.0000       0.0000            9       7.1040       8.8800       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0015; ID = 0.0307; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 7.1040; ClockCellArea = 8.8800; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Finished Final DRC Fixing at Tue Sep 19 16:11:06 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0307       0.0015            0       0.0000       0.0000            9       7.1040       8.8800       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 12 flat clock tree nets.
There are 11 non-sink instances (total area 8.88) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 9 buffers and 0 inverters (total area 7.10).
8 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:05.92u 00:00:00.21s 00:00:05.17e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4397, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
MY_CLK       Yes     0.0300  0.0303  0.0299  0.0303   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4397, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4397, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:22     0.000     0.000  1528.825     0.000    10.442         9       625         0     0.000       902 

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.0300 seconds to load 4068 cell instances into cellmap, 3696 cells are off site row
Moveable cells: 4068; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6264, cell height 0.6000, cell area 0.3758 for total 4068 placed and application fixed cells
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:26     0.000     0.000  1528.825     0.000    10.442         9       625         0     0.000       902 

min assign layer = M4
Corner Scaling is off, multiplier is 1.000000

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:12:26     0.000     0.000  1528.825     0.000    10.442         9       625         0     0.000       902     0.023

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.300000  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.300000  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Collecting Drivers ...  
Design max_transition = 0.300
Design max_capacitance = inf
Found 7 buffer-tree drivers
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: The routing direction of layer M8 is not defined.
Warning: The routing direction of layer M9 is not defined.
Warning: The routing direction of layer MRDL is not defined.
bmap: stepx = 30000
Core Area = 18 X 18 ()
GRE layer bins: None-None, M3-M4, M5-M6
WINFO: 4385 None-None; 12 M3-M4; 0 M5-M6; 12 Total

Roi-HfsDrc SN: 1798569713 435980330 0 (529.269592)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [5]  50% ...
    [6]  60% ...
    [7]  70% ...
    [7] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            9
  Inverters:            6            7
------------ ------------ ------------
      Total:            6           16
------------ ------------ ------------

Number of Drivers Sized: 4 [57.14%]
                      P: 4 [57.14%]
                      N: 0 [0.00%]

WINFO: 4395 None-None; 12 M3-M4; 0 M5-M6; 12 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.48 sec ELAPSE 0 hr : 0 min : 1.02 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 924476 K / inuse 868308 K
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.173905 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572502 ohm/um, via_r = 0.347222 ohm/cut, c = 0.162557 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4407, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4407, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:28     0.000     0.000  1536.018     0.000     0.000        18       626         0     0.000       902 


    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:28     0.000     0.000  1536.018     0.000     0.000        18       626         0     0.000       902 

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-09-19 16:11:12 / Session: 0.21 hr / Command: 0.01 hr / Memory: 903 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-09-19 16:11:12 / Session: 0.21 hr / Command: 0.01 hr / Memory: 903 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-09-19 16:11:12 / Session: 0.21 hr / Command: 0.01 hr / Memory: 903 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-09-19 16:11:12 / Session: 0.21 hr / Command: 0.01 hr / Memory: 903 MB (FLW-8100)

Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.173905 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572502 ohm/um, via_r = 0.347222 ohm/cut, c = 0.162557 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4407, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4407, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:28     0.000     0.000  1536.018     0.000     0.000        18       626         0     0.000       902 

Running initial optimization step.
Place-opt command begin                   CPU:    60 s (  0.02 hr )  ELAPSE:   748 s (  0.21 hr )  MEM-PEAK:   902 MB

Place-opt timing update complete          CPU:    60 s (  0.02 hr )  ELAPSE:   749 s (  0.21 hr )  MEM-PEAK:   902 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 9622987.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 9622987.00      1536.02       4078         18        626
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 9622987.00      1536.02       4078
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt initialization complete         CPU:    69 s (  0.02 hr )  ELAPSE:   753 s (  0.21 hr )  MEM-PEAK:   902 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       1536.02  9622987.00        4078              0.21       902

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0400 seconds to load 4078 cell instances into cellmap, 3690 cells are off site row
Moveable cells: 4078; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6278, cell height 0.6000, cell area 0.3767 for total 4078 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       1536.02  9622987.00        4078              0.21       902

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       1536.02  9622987.00        4078              0.21       902

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21       910
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21       910
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21       910

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5145 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.allow_tie_off_connect_to_shield                  :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.color_based_dpt_flow_by_layer_name               :                            
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_with_pin_width_on_macros_effort_level    :        low                 
common.connect_with_pin_width_on_top_level_ports        :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.dbin_enable_safe_via_array_reading               :        true                
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:        false               
common.enable_auto_ndr_flow                             :        false               
common.enable_multi_thread                              :        true                
common.enable_non_zero_blockage_ek_block                :        false               
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.enable_via_extension_blocking_for_blockage       :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_custom_via_def_with_no_vias               :        false               
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.no_merge_ndr_rule_for_single_connection          :        false               
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_big_via_for_pin_access                  :        false               
common.optimize_for_dense_pin_access                    :        false               
common.optimize_for_fat_pin_access                      :        true                
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.prevent_bridge_pattern                           :        {secondary_pg false} {clock false}
common.process_blockages_for_mask_width_via_enclosure_drcs:      true                
common.process_design_masters_in_dbin                   :        true                
common.process_pg_augmentation_shapes                   :        false               
common.prune_orphaned_and_floating_nets_shapes_mode     :        none                
common.query_based_shield_ratio_reporting               :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.reconnect_pin_after_shield_modification          :        false               
common.reduce_reshield_runtime                          :        true                
common.reduce_shield_drc_check_runtime                  :        true                
common.reduce_shield_same_net_drcs                      :        false               
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_rects                       :        false               
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :        false               
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :        false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        true                
common.treat_rectangles_as_routes                       :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.debug_hier_net_routing                           :        false               
global.deterministic                                    :        on                  
global.disallow_routing_over_blocked_gcells             :        soft                
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.enforce_macro_track_utilization                  :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.fast_congestion_estimation                       :        false               
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.place_mode_search_area_bloat                     :        off                 
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.rtla_congestion_estimation                       :        false               
global.skip_congestion_map_normalization                :        false               
global.span_pg_blk_nbr                                  :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
track auto-fill added 2 tracks on M1
track auto-fill added 0 tracks on M2
track auto-fill added 0 tracks on M3
track auto-fill added 0 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 0 tracks on MRDL
Found 0 pin access route guide groups.
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Total number of nets = 4409, of which 0 are not extracted
Total number of open nets = 4378, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   30  Alloctr   31  Proc   18 
[DBIn Done] Total (MB): Used   41  Alloctr   42  Proc 5164 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   34  Proc   18 
[End of Read DB] Total (MB): Used   40  Alloctr   41  Proc 5164 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   40  Alloctr   42  Proc 5164 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4409
Number of nets to route  = 4379
30 nets are fully connected,
 of which 30 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    1 
[End of Build All Nets] Total (MB): Used   43  Alloctr   44  Proc 5165 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.67     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    1 
[End of Build Congestion map] Total (MB): Used   44  Alloctr   45  Proc 5167 
Net Count 4378, Total HPWL 29711 microns
HPWL   0 ~  100 microns: Net Count     4378     Total HPWL      29711 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    3 
[End of Build Data] Total (MB): Used   44  Alloctr   45  Proc 5167 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  106 
[End of Blocked Pin Detection] Total (MB): Used  148  Alloctr  149  Proc 5274 
Information: Using 2 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    2 
[End of Initial Routing] Total (MB): Used  151  Alloctr  152  Proc 5277 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3551 Max = 9 GRCs =  2746 (18.35%)
Initial. H routing: Overflow =   554 Max = 5 (GRCs =  5) GRCs =   818 (10.93%)
Initial. V routing: Overflow =  2996 Max = 9 (GRCs =  3) GRCs =  1928 (25.77%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    58 Max = 5 (GRCs =  3) GRCs =    45 (0.60%)
Initial. M3         Overflow =  2991 Max = 9 (GRCs =  3) GRCs =  1909 (25.51%)
Initial. M4         Overflow =   495 Max = 5 (GRCs =  2) GRCs =   773 (10.33%)
Initial. M5         Overflow =     5 Max = 1 (GRCs = 19) GRCs =    19 (0.25%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 30335.77
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 16.70
Initial. Layer M3 wire length = 9629.01
Initial. Layer M4 wire length = 11196.55
Initial. Layer M5 wire length = 5661.06
Initial. Layer M6 wire length = 3832.44
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41247
Initial. Via VIA12SQ_C count = 11442
Initial. Via VIA23SQ_C count = 14580
Initial. Via VIA34SQ_C count = 12280
Initial. Via VIA45SQ count = 2030
Initial. Via VIA56SQ count = 915
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:11:21 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Phase1 Routing] Total (MB): Used  151  Alloctr  153  Proc 5278 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =   317 Max = 5 GRCs =   260 (1.74%)
phase1. H routing: Overflow =    27 Max = 2 (GRCs =  4) GRCs =    24 (0.32%)
phase1. V routing: Overflow =   290 Max = 5 (GRCs =  2) GRCs =   236 (3.15%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =   290 Max = 5 (GRCs =  2) GRCs =   236 (3.15%)
phase1. M4         Overflow =    27 Max = 2 (GRCs =  4) GRCs =    23 (0.31%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 31782.29
phase1. Layer M1 wire length = 0.37
phase1. Layer M2 wire length = 27.60
phase1. Layer M3 wire length = 7929.29
phase1. Layer M4 wire length = 9610.45
phase1. Layer M5 wire length = 8167.39
phase1. Layer M6 wire length = 6045.99
phase1. Layer M7 wire length = 1.20
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 44556
phase1. Via VIA12SQ_C count = 11378
phase1. Via VIA23SQ_C count = 14505
phase1. Via VIA34SQ_C count = 12412
phase1. Via VIA45SQ count = 3949
phase1. Via VIA56SQ count = 2308
phase1. Via VIA67SQ_C count = 4
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  111  Alloctr  111  Proc  114 
[End of Whole Chip Routing] Total (MB): Used  151  Alloctr  153  Proc 5278 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 40.71 %
Peak    vertical track utilization   = 94.44 %
Average horizontal track utilization = 36.86 %
Peak    horizontal track utilization = 100.00 %

[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  143  Alloctr  144  Proc  132 
[GR: Done] Total (MB): Used  150  Alloctr  152  Proc 5278 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  132 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5278 
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1041
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1041
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1041
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1041
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Skipping clock gate latency estimation for scenario 'func_slow' with propagated clocks. (OPT-910)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1075
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Skipping clock gate latency estimation for scenario 'func_slow' with propagated clocks. (OPT-910)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1089
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1089
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1089
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1089
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1089
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1089

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       1542.99  9507294.00        4078              0.21      1089

Enable clock slack update
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       1540.90  9483039.00        4073              0.21      1089
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       1535.93  9354414.00        4073              0.21      1089
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       1484.29  8955367.00        3793              0.21      1089

Information: Starting place_opt / initial_opto / Optimization / Trial CTS (FLW-8000)
Information: Time: 2023-09-19 16:11:35 / Session: 0.21 hr / Command: 0.01 hr / Memory: 1089 MB (FLW-8100)
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       1481.98  8916949.00        3793              0.21      1089
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
remove buffers/inverters in clock MY_CLK:
  9 buffer(s) and 0 inverter(s) have been removed

A total of 9 buffer(s) and 0 inverter(s) have been removed.
Remove clock trees finished successfully

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.27 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.0800 seconds to build cellmap data
Total 0.0500 seconds to load 3784 cell instances into cellmap, 2907 cells are off site row
Moveable cells: 3784; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6496, cell height 0.6000, cell area 0.3898 for total 3784 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4112, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusAck_reg/main_gate' from (37.68, 18.30) to (37.01, 18.30). (CTS-106)
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusB_reg/main_gate' from (19.99, 36.30) to (19.33, 36.30). (CTS-106)
A total of 2 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 2
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
bmap: stepx = 30000
   10% ...   20% ...Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 165
 Number of Gates = 0
 Number of Loads = 165
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Phase delay: (max r/f: 0.030556/nan  min r/f: 0.030556/nan) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 170
 Number of Gates = 0
 Number of Loads = 170
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Phase delay: (max r/f: 0.030365/nan  min r/f: 0.030365/nan) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
Processing Echelon 2
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
   10% ...Done
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = MY_CLK
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 2
 Number of Loads = 28
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.030556/__  min r/f: 0.030556/__) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  2. Phase delay = (max r/f: 0.030365/__  min r/f: 0.030365/__) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver MY_CLK
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.83 sec, cpu time is 0 hr : 0 min : 2.28 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
There are 8 buffers and 0 inverters added (total area 5.95) by Clock Tree Synthesis.
Information: 0 out of 10 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 1 out of 361, orientation changed without moving: 0
Clock sink displacement max = 0.370000 um, average = 0.001000 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'i_tv80_core_SP_reg_5_' snapped from (35.83, 18.30) (R0) to (35.46, 18.30) (R0) displacement = 0.370000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
 Clock cells info: buffer count: 8, buffer area: 5.95, cell count: 2, cell area: 1.78
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue Sep 19 16:11:39 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0326       0.0324            0       0.0000       0.0000            8       5.9496       7.7256       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0324; ID = 0.0326; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.9496; ClockCellArea = 7.7256; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0324; ID = 0.0326; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.9496; ClockCellArea = 7.7256; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Finished Initial DRC Fixing at Tue Sep 19 16:11:39 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0326       0.0324            0       0.0000       0.0000            8       5.9496       7.7256       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue Sep 19 16:11:39 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0326       0.0324            0       0.0000       0.0000            8       5.9496       7.7256       0.0000
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: MY_CLK mode: func root: MY_CLK
Clock QoR Before Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0324; ID = 0.0326; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.9496; ClockCellArea = 7.7256; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 4 successful improvements out of 7 iterations
Resized 2, relocated 1, deleted 0, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 2.32 sec, cpu time is 0 hr : 0 min : 2.38 sec.
Clock Qor After Network Flow Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0025; ID = 0.0312; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 6.6156; ClockCellArea = 8.3916; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
Longest path:
  (0) 0.0011            0.0000          clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  (1) 0.0152            0.0141          clk_gate_i_tv80_core_BusAck_reg/main_gate/X
  (2) 0.0153            0.0001          ZCTSBUF_1586_2655/A
  (3) 0.0308            0.0156          ZCTSBUF_1586_2655/X
  (4) 0.0312            0.0003          i_tv80_core_Fp_reg_3_/CK
Shortest path:
  (0) 0.0011            0.0000          cto_buf_3492/A
  (1) 0.0276            0.0265          cto_buf_3492/X
  (2) 0.0286            0.0010          di_reg_reg_7_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Clock QoR After Area Recovery Removal:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0025; ID = 0.0312; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 6.6156; ClockCellArea = 8.3916; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 3 out of 11 cell(s)
Clock QoR After Area Recovery Resizing:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0025; ID = 0.0311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 6.2160; ClockCellArea = 7.9920; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.41 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.58 sec, cpu time is 0 hr : 0 min : 2.82 sec.
Finished Optimization at Tue Sep 19 16:11:41 2023 (elapsed: 0:00:02)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0311       0.0025            0       0.0000       0.0000            9       6.2160       7.9920       0.0000
                          -0.0015      -0.0299           +0      +0.0000      +0.0000           +1      +0.2664      +0.2664      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 2.59 sec, cpu time is 0 hr : 0 min : 2.84 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue Sep 19 16:11:41 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0311       0.0025            0       0.0000       0.0000            9       6.2160       7.9920       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0025; ID = 0.0311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 6.2160; ClockCellArea = 7.9920; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Finished Final DRC Fixing at Tue Sep 19 16:11:41 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0311       0.0025            0       0.0000       0.0000            9       6.2160       7.9920       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 12 flat clock tree nets.
There are 11 non-sink instances (total area 7.99) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 9 buffers and 0 inverters (total area 6.22).
8 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:06.82u 00:00:00.36s 00:00:06.24e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
MY_CLK       Yes     0.0304  0.0293  0.0304  0.0293   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Ending place_opt / initial_opto / Optimization / Trial CTS (FLW-8001)
Information: Time: 2023-09-19 16:11:44 / Session: 0.22 hr / Command: 0.01 hr / Memory: 1153 MB (FLW-8100)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0400 seconds to load 3793 cell instances into cellmap, 2907 cells are off site row
Moveable cells: 3793; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6508, cell height 0.6000, cell area 0.3905 for total 3793 placed and application fixed cells
Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 25 Iter  3         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153

CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter  3         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 26 Iter  4         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter  5         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter  6         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter  7         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter  8         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter  9         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter 10         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter 11         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter 12         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter 13         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter 14         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter 15         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153
Place-opt optimization Phase 26 Iter 16         0.00        0.00      0.00         0       1481.10  8891430.00        3793              0.22      1153

Enable clock slack update
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       1481.10  8904989.00        3793              0.22      1153
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       1481.81  8924753.00        3793              0.22      1153

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       1481.81  8872279.00        3793              0.22      1153


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-09-19 16:11:55 / Session: 0.22 hr / Command: 0.02 hr / Memory: 1153 MB (FLW-8100)

Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       1481.23  8870432.00        3792              0.22      1153

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-09-19 16:11:55 / Session: 0.22 hr / Command: 0.02 hr / Memory: 1153 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-09-19 16:11:55 / Session: 0.22 hr / Command: 0.02 hr / Memory: 1153 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-09-19 16:11:55 / Session: 0.22 hr / Command: 0.02 hr / Memory: 1153 MB (FLW-8100)
Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       1481.23  8870432.00        3792              0.22      1153
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Warning: Disabling clock gate latency aware placement because trial clock tree construction was enabled. (PLACE-080)

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.9                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 3792 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5389 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   36  Alloctr   37  Proc    2 
[End of Read DB] Total (MB): Used   43  Alloctr   45  Proc 5391 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   46  Proc 5391 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4123
Number of nets to route  = 4095
28 nets are fully connected,
 of which 28 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   48  Proc 5391 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   49  Proc 5391 
Net Count 4094, Total HPWL 29472 microns
HPWL   0 ~  100 microns: Net Count     4094     Total HPWL      29472 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 5391 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  152  Alloctr  153  Proc 5423 
Information: Using 2 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  156  Proc 5423 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4364 Max = 12 GRCs =  2795 (18.68%)
Initial. H routing: Overflow =   664 Max =  7 (GRCs =  2) GRCs =   848 (11.33%)
Initial. V routing: Overflow =  3700 Max = 12 (GRCs =  1) GRCs =  1947 (26.02%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   121 Max =  7 (GRCs =  2) GRCs =    82 (1.10%)
Initial. M3         Overflow =  3693 Max = 12 (GRCs =  1) GRCs =  1931 (25.81%)
Initial. M4         Overflow =   543 Max =  4 (GRCs =  6) GRCs =   766 (10.24%)
Initial. M5         Overflow =     6 Max =  1 (GRCs = 16) GRCs =    16 (0.21%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 31010.70
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 22.67
Initial. Layer M3 wire length = 10012.60
Initial. Layer M4 wire length = 11146.86
Initial. Layer M5 wire length = 5902.16
Initial. Layer M6 wire length = 3926.40
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 39613
Initial. Via VIA12SQ_C count = 10705
Initial. Via VIA23SQ_C count = 13912
Initial. Via VIA34SQ_C count = 11947
Initial. Via VIA45SQ count = 2114
Initial. Via VIA56SQ count = 935
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:11:57 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  155  Alloctr  156  Proc 5423 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =   668 Max = 7 GRCs =   456 (3.05%)
phase1. H routing: Overflow =    66 Max = 3 (GRCs =  1) GRCs =    59 (0.79%)
phase1. V routing: Overflow =   602 Max = 7 (GRCs =  1) GRCs =   397 (5.31%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =   601 Max = 7 (GRCs =  1) GRCs =   396 (5.29%)
phase1. M4         Overflow =    66 Max = 3 (GRCs =  1) GRCs =    58 (0.78%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 32502.96
phase1. Layer M1 wire length = 3.35
phase1. Layer M2 wire length = 32.10
phase1. Layer M3 wire length = 8597.67
phase1. Layer M4 wire length = 9602.58
phase1. Layer M5 wire length = 8141.32
phase1. Layer M6 wire length = 6125.45
phase1. Layer M7 wire length = 0.49
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 42911
phase1. Via VIA12SQ_C count = 10698
phase1. Via VIA23SQ_C count = 13900
phase1. Via VIA34SQ_C count = 12117
phase1. Via VIA45SQ count = 3927
phase1. Via VIA56SQ count = 2267
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  111  Alloctr  111  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  155  Alloctr  156  Proc 5423 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 40.78 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 35.64 %
Peak    horizontal track utilization = 90.91 %

[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  146  Alloctr  147  Proc   34 
[GR: Done] Total (MB): Used  154  Alloctr  155  Proc 5423 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   34 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5423 
Using per-layer congestion maps for congestion reduction.
Information: 0.19% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.51% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 16.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.59 to 0.60. (PLACE-030)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.300000  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (with caps)
Number of nets: 4121, of which 4109 non-clock nets
Number of nets with 0 toggle rate: 368
Max toggle rate = 1.66667, average toggle rate = 0.0216438
Max non-clock toggle rate = 0.259399
eLpp weight range = (0, 30.8549)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 4121
Amt power = 0.1
Non-default weight range: (0.9, 7.98549)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.28504e+08
Information: Extraction observers are detached as design net change threshold is reached.
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.166247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572502 ohm/um, via_r = 0.347222 ohm/cut, c = 0.156732 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4121, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3792 cell instances into cellmap, 3792 cells are off site row
Moveable cells: 3792; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6510, cell height 0.6000, cell area 0.3906 for total 3792 placed and application fixed cells
INFO: total number of constant pins: 8
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 8
Completed Timing-driven placement, Elapsed time =   0: 0: 5 
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Warning: Disabling clock gate latency aware placement because trial clock tree construction was enabled. (PLACE-080)
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.9                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 3794 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5419 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   36  Alloctr   37  Proc    4 
[End of Read DB] Total (MB): Used   43  Alloctr   45  Proc 5423 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   46  Proc 5423 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4125
Number of nets to route  = 4117
8 nets are fully connected,
 of which 8 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   48  Proc 5423 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   49  Proc 5423 
Net Count 4116, Total HPWL 26955 microns
HPWL   0 ~  100 microns: Net Count     4116     Total HPWL      26955 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 5423 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  152  Alloctr  153  Proc 5423 
Information: Using 2 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  156  Proc 5423 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4417 Max = 9 GRCs =  3230 (21.59%)
Initial. H routing: Overflow =   746 Max = 5 (GRCs =  1) GRCs =   974 (13.02%)
Initial. V routing: Overflow =  3671 Max = 9 (GRCs =  1) GRCs =  2256 (30.15%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    21 Max = 3 (GRCs =  2) GRCs =    17 (0.23%)
Initial. M3         Overflow =  3650 Max = 9 (GRCs =  1) GRCs =  2208 (29.51%)
Initial. M4         Overflow =   725 Max = 5 (GRCs =  1) GRCs =   957 (12.79%)
Initial. M5         Overflow =    20 Max = 2 (GRCs =  2) GRCs =    48 (0.64%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 28351.44
Initial. Layer M1 wire length = 3.37
Initial. Layer M2 wire length = 14.72
Initial. Layer M3 wire length = 9058.96
Initial. Layer M4 wire length = 9502.40
Initial. Layer M5 wire length = 5928.06
Initial. Layer M6 wire length = 3843.92
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 40601
Initial. Via VIA12SQ_C count = 10957
Initial. Via VIA23SQ_C count = 14255
Initial. Via VIA34SQ_C count = 11863
Initial. Via VIA45SQ count = 2381
Initial. Via VIA56SQ count = 1145
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:12:03 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  155  Alloctr  156  Proc 5423 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =   572 Max = 4 GRCs =   485 (3.24%)
phase1. H routing: Overflow =    88 Max = 2 (GRCs =  7) GRCs =    81 (1.08%)
phase1. V routing: Overflow =   484 Max = 4 (GRCs =  2) GRCs =   404 (5.40%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =   480 Max = 4 (GRCs =  2) GRCs =   400 (5.35%)
phase1. M4         Overflow =    88 Max = 2 (GRCs =  7) GRCs =    81 (1.08%)
phase1. M5         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.05%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 29786.35
phase1. Layer M1 wire length = 6.79
phase1. Layer M2 wire length = 21.85
phase1. Layer M3 wire length = 7599.12
phase1. Layer M4 wire length = 8057.13
phase1. Layer M5 wire length = 7996.90
phase1. Layer M6 wire length = 6104.56
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 43951
phase1. Via VIA12SQ_C count = 10950
phase1. Via VIA23SQ_C count = 14229
phase1. Via VIA34SQ_C count = 11857
phase1. Via VIA45SQ count = 4187
phase1. Via VIA56SQ count = 2728
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  111  Alloctr  111  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  155  Alloctr  156  Proc 5423 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 39.50 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 34.27 %
Peak    horizontal track utilization = 90.91 %

[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  146  Alloctr  147  Proc    4 
[GR: Done] Total (MB): Used  154  Alloctr  155  Proc 5423 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    4 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5423 
Using per-layer congestion maps for congestion reduction.
Information: 0.19% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.35% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 18.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.59 to 0.60. (PLACE-030)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4123, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4123, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.300000  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (with caps)
Number of nets: 4123, of which 4111 non-clock nets
Number of nets with 0 toggle rate: 370
Max toggle rate = 1.66667, average toggle rate = 0.0216333
Max non-clock toggle rate = 0.259399
eLpp weight range = (0, 31.7667)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 4123
Amt power = 0.1
Non-default weight range: (0.9, 8.07667)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.3103e+08
Information: Extraction observers are detached as design net change threshold is reached.
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.166303 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158643 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4123, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4123, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0: 5 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0300 seconds to load 3794 cell instances into cellmap, 3794 cells are off site row
Moveable cells: 3794; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6510, cell height 0.6000, cell area 0.3906 for total 3794 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 170 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3794        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3794
number of references:               170
number of site rows:                 83
number of locations attempted:    91497
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3794 (33379 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.182 um ( 0.30 row height)
rms weighted cell displacement:   0.182 um ( 0.30 row height)
max cell displacement:            0.887 um ( 1.48 row height)
avg cell displacement:            0.159 um ( 0.27 row height)
avg weighted cell displacement:   0.159 um ( 0.27 row height)
number of cells moved:             3794
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2768 (SAEDRVT14_INV_S_0P75)
  Input location: (47.9906,38.9871)
  Legal location: (47.964,38.1)
  Displacement:   0.887 um ( 1.48 row height)
Cell: U5713 (SAEDRVT14_ND2_CDC_1)
  Input location: (39.8876,30.5534)
  Legal location: (39.232,30.3)
  Displacement:   0.703 um ( 1.17 row height)
Cell: U2649 (SAEDRVT14_INV_S_0P75)
  Input location: (35.1934,28.85)
  Legal location: (35.828,29.1)
  Displacement:   0.682 um ( 1.14 row height)
Cell: U2547 (SAEDRVT14_INV_S_1)
  Input location: (23.8274,36.6006)
  Legal location: (24.432,36.3)
  Displacement:   0.675 um ( 1.13 row height)
Cell: ctmTdsLR_2_1894 (SAEDRVT14_ND2B_U_0P5)
  Input location: (28.383,48.6101)
  Legal location: (28.058,48.3)
  Displacement:   0.449 um ( 0.75 row height)
Cell: U2736 (SAEDRVT14_INV_S_1)
  Input location: (21.0193,28.7585)
  Legal location: (20.732,29.1)
  Displacement:   0.446 um ( 0.74 row height)
Cell: U5475 (SAEDRVT14_INV_S_1)
  Input location: (32.0747,19.8491)
  Legal location: (32.35,19.5)
  Displacement:   0.445 um ( 0.74 row height)
Cell: U3069 (SAEDRVT14_ND2_CDC_1)
  Input location: (28.4558,11.9566)
  Legal location: (28.798,11.7)
  Displacement:   0.428 um ( 0.71 row height)
Cell: U3746 (SAEDRVT14_INV_S_1)
  Input location: (21.7617,30.5825)
  Legal location: (22.064,30.3)
  Displacement:   0.414 um ( 0.69 row height)
Cell: U6025 (SAEDRVT14_INV_S_1)
  Input location: (28.4014,33.4924)
  Legal location: (28.428,33.9)
  Displacement:   0.408 um ( 0.68 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 3794 out of 3794 cells, ratio = 1.000000
Total displacement = 723.679993(um)
Max displacement = 0.913700(um), U2768 (47.990601, 38.987099, 0) => (47.964001, 38.700001, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.09(um)
  0 ~  30% cells displacement <=      0.12(um)
  0 ~  40% cells displacement <=      0.15(um)
  0 ~  50% cells displacement <=      0.18(um)
  0 ~  60% cells displacement <=      0.22(um)
  0 ~  70% cells displacement <=      0.25(um)
  0 ~  80% cells displacement <=      0.28(um)
  0 ~  90% cells displacement <=      0.32(um)
  0 ~ 100% cells displacement <=      0.91(um)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.166303 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158643 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4123, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4123, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-09-19 16:12:08 / Session: 0.22 hr / Command: 0.02 hr / Memory: 1185 MB (FLW-8100)

Information: Starting place_opt / final_place / Trial CTS (2) (FLW-8000)
Information: Time: 2023-09-19 16:12:08 / Session: 0.22 hr / Command: 0.02 hr / Memory: 1185 MB (FLW-8100)
Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       1482.03  8870432.00        3794              0.22      1185
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
remove buffers/inverters in clock MY_CLK:
  9 buffer(s) and 0 inverter(s) have been removed

A total of 9 buffer(s) and 0 inverter(s) have been removed.
Remove clock trees finished successfully

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.0500 seconds to build cellmap data
Total 0.0600 seconds to load 3785 cell instances into cellmap
Moveable cells: 3785; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6499, cell height 0.6000, cell area 0.3899 for total 3785 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4114, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusAck_reg/main_gate' from (33.90, 23.10) to (36.12, 18.30). (CTS-106)
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusB_reg/main_gate' from (13.04, 38.70) to (18.07, 38.70). (CTS-106)
A total of 2 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 2
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
bmap: stepx = 30000
   10% ...   20% ...Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 165
 Number of Gates = 0
 Number of Loads = 165
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Phase delay: (max r/f: 0.030079/nan  min r/f: 0.030079/nan) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 170
 Number of Gates = 0
 Number of Loads = 170
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Phase delay: (max r/f: 0.029488/nan  min r/f: 0.029488/nan) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
Processing Echelon 2
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
   10% ...Done
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = MY_CLK
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 2
 Number of Loads = 28
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.030079/__  min r/f: 0.030079/__) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  2. Phase delay = (max r/f: 0.029488/__  min r/f: 0.029488/__) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver MY_CLK
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.53 sec, cpu time is 0 hr : 0 min : 1.88 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
There are 8 buffers and 0 inverters added (total area 5.55) by Clock Tree Synthesis.
Information: 0 out of 10 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 1 out of 361, orientation changed without moving: 165
Clock sink displacement max = 0.600000 um, average = 0.001600 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'i_tv80_core_SP_reg_7_' snapped from (34.94, 24.90) (R180) to (34.94, 25.50) (R0) displacement = 0.600000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
 Clock cells info: buffer count: 8, buffer area: 5.55, cell count: 2, cell area: 1.78
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue Sep 19 16:12:11 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0322       0.0310            0       0.0000       0.0000            8       5.5500       7.3260       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0310; ID = 0.0322; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.5500; ClockCellArea = 7.3260; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0310; ID = 0.0322; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.5500; ClockCellArea = 7.3260; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Finished Initial DRC Fixing at Tue Sep 19 16:12:11 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0322       0.0310            0       0.0000       0.0000            8       5.5500       7.3260       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue Sep 19 16:12:11 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0322       0.0310            0       0.0000       0.0000            8       5.5500       7.3260       0.0000
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: MY_CLK mode: func root: MY_CLK
Clock QoR Before Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0310; ID = 0.0322; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.5500; ClockCellArea = 7.3260; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 5 successful improvements out of 10 iterations
Resized 2, relocated 1, deleted 0, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 2.31 sec, cpu time is 0 hr : 0 min : 2.39 sec.
Clock Qor After Network Flow Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0034; ID = 0.0309; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 5.7276; ClockCellArea = 7.5036; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
Longest path:
  (0) 0.0012            0.0000          clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  (1) 0.0145            0.0133          clk_gate_i_tv80_core_BusAck_reg/main_gate/X
  (2) 0.0146            0.0001          ZCTSBUF_1482_4155/A
  (3) 0.0305            0.0160          ZCTSBUF_1482_4155/X
  (4) 0.0309            0.0003          i_tv80_core_IR_reg_6_/CK
Shortest path:
  (0) 0.0010            0.0000          cto_buf_4990/A
  (1) 0.0264            0.0254          cto_buf_4990/X
  (2) 0.0275            0.0011          i_tv80_core_BusReq_s_reg/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Clock QoR After Area Recovery Removal:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0034; ID = 0.0309; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 5.7276; ClockCellArea = 7.5036; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 1 out of 11 cell(s)
Clock QoR After Area Recovery Resizing:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0034; ID = 0.0309; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 5.6832; ClockCellArea = 7.4592; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.40 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.56 sec, cpu time is 0 hr : 0 min : 2.82 sec.
Finished Optimization at Tue Sep 19 16:12:14 2023 (elapsed: 0:00:02)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0309       0.0034            0       0.0000       0.0000            9       5.6832       7.4592       0.0000
                          -0.0013      -0.0277           +0      +0.0000      +0.0000           +1      +0.1332      +0.1332      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 2.58 sec, cpu time is 0 hr : 0 min : 2.84 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue Sep 19 16:12:14 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0309       0.0034            0       0.0000       0.0000            9       5.6832       7.4592       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0034; ID = 0.0309; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 5.6832; ClockCellArea = 7.4592; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Finished Final DRC Fixing at Tue Sep 19 16:12:14 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0309       0.0034            0       0.0000       0.0000            9       5.6832       7.4592       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for postlude is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 12 flat clock tree nets.
There are 11 non-sink instances (total area 7.46) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 9 buffers and 0 inverters (total area 5.68).
8 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:06.47u 00:00:00.04s 00:00:05.83e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4123, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 12, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
MY_CLK       Yes     0.0299  0.0280  0.0299  0.0280   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Ending place_opt / final_place / Trial CTS (2) (FLW-8001)
Information: Time: 2023-09-19 16:12:16 / Session: 0.23 hr / Command: 0.02 hr / Memory: 1185 MB (FLW-8100)



Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-09-19 16:12:16 / Session: 0.23 hr / Command: 0.02 hr / Memory: 1185 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-09-19 16:12:16 / Session: 0.23 hr / Command: 0.02 hr / Memory: 1185 MB (FLW-8100)

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4123, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4123, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-09-19 16:12:17 / Session: 0.23 hr / Command: 0.02 hr / Memory: 1185 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3794 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 11; Macro cells: 0; User fixed cells: 0
Average cell width 0.6508, cell height 0.6000, cell area 0.3905 for total 3794 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0300 seconds to load 3794 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 11; Macro cells: 0; User fixed cells: 0
Average cell width 0.6508, cell height 0.6000, cell area 0.3905 for total 3794 placed and application fixed cells
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 46 Iter  2         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 46 Iter  3         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185

CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter  2         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter  3         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter  4         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Skipping clock gate latency estimation for scenario 'func_slow' with propagated clocks. (OPT-910)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 47 Iter  5         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter  6         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter  7         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter  8         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 47 Iter  9         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter 10         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Number of Site types in the design = 1
INFO: Activating hold scenarios prior to CUS.
Information: CCD will use corner slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Skipping clock gate latency estimation for scenario 'func_slow' with propagated clocks. (OPT-910)
INFO: Deactivating hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 47 Iter 11         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter 12         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter 13         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter 14         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter 15         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter 16         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Place-opt optimization Phase 47 Iter 17         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185

Information: Starting place_opt / final_opto / Optimization (1) / Trial CTS (FLW-8000)
Information: Time: 2023-09-19 16:12:23 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0       1481.49  8853824.00        3794              0.23      1185
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
remove buffers/inverters in clock MY_CLK:
  9 buffer(s) and 0 inverter(s) have been removed

A total of 9 buffer(s) and 0 inverter(s) have been removed.
Remove clock trees finished successfully

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.optimize.enable_global_route = false

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.0400 seconds to build cellmap data
Total 0.0500 seconds to load 3785 cell instances into cellmap
Moveable cells: 3785; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6499, cell height 0.6000, cell area 0.3899 for total 3785 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4114, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusAck_reg/main_gate' from (36.12, 18.30) to (36.57, 18.30). (CTS-106)
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusB_reg/main_gate' from (18.07, 38.70) to (18.51, 37.50). (CTS-106)
A total of 2 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 2
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
bmap: stepx = 30000
   10% ...   20% ...Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 165
 Number of Gates = 0
 Number of Loads = 165
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Phase delay: (max r/f: 0.029984/nan  min r/f: 0.029984/nan) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 170
 Number of Gates = 0
 Number of Loads = 170
 Added 6 Repeaters (B: 6 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Phase delay: (max r/f: 0.029907/nan  min r/f: 0.029907/nan) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
Processing Echelon 2
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
   10% ...Done
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = MY_CLK
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 2
 Number of Loads = 28
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.029984/__  min r/f: 0.029984/__) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  2. Phase delay = (max r/f: 0.029907/__  min r/f: 0.029907/__) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver MY_CLK
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.74 sec, cpu time is 0 hr : 0 min : 2.20 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
There are 10 buffers and 0 inverters added (total area 6.39) by Clock Tree Synthesis.
Information: 0 out of 12 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 4 out of 361, orientation changed without moving: 0
Clock sink displacement max = 0.600000 um, average = 0.006600 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'i_tv80_core_I_reg_5_' snapped from (42.78, 18.30) (R0) to (42.78, 18.90) (MX) displacement = 0.600000 um.
Clock sink inst 'i_tv80_core_i_reg_RegsH_reg_5__0_' snapped from (16.00, 37.50) (R0) to (16.00, 38.10) (MX) displacement = 0.600000 um.
Clock sink inst 'i_tv80_core_i_reg_RegsH_reg_3__0_' snapped from (17.55, 37.50) (R0) to (17.55, 38.10) (MX) displacement = 0.600000 um.
Clock sink inst 'i_tv80_core_i_reg_RegsH_reg_1__0_' snapped from (15.40, 38.10) (MX) to (15.40, 38.70) (R0) displacement = 0.600000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
 Clock cells info: buffer count: 10, buffer area: 6.39, cell count: 2, cell area: 1.78
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue Sep 19 16:12:26 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0320       0.0309            0       0.0000       0.0000           10       6.3936       8.1696       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0309; ID = 0.0320; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 6.3936; ClockCellArea = 8.1696; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0309; ID = 0.0320; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 6.3936; ClockCellArea = 8.1696; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Finished Initial DRC Fixing at Tue Sep 19 16:12:26 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0320       0.0309            0       0.0000       0.0000           10       6.3936       8.1696       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue Sep 19 16:12:26 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0320       0.0309            0       0.0000       0.0000           10       6.3936       8.1696       0.0000
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: MY_CLK mode: func root: MY_CLK
Clock QoR Before Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0309; ID = 0.0320; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 6.3936; ClockCellArea = 8.1696; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 7 successful improvements out of 12 iterations
Resized 4, relocated 1, deleted 0, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 2.33 sec, cpu time is 0 hr : 0 min : 2.42 sec.
Clock Qor After Network Flow Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0031; ID = 0.0306; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 11; ClockBufArea = 6.8820; ClockCellArea = 8.6580; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
Longest path:
  (0) 0.0012            0.0000          clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  (1) 0.0150            0.0138          clk_gate_i_tv80_core_BusAck_reg/main_gate/X
  (2) 0.0150            0.0001          ZCTSBUF_1331_5643/A
  (3) 0.0299            0.0148          ZCTSBUF_1331_5643/X
  (4) 0.0306            0.0007          i_tv80_core_mcycle_reg_2_/CK
Shortest path:
  (0) 0.0010            0.0000          cto_buf_6480/A
  (1) 0.0264            0.0254          cto_buf_6480/X
  (2) 0.0275            0.0011          i_tv80_core_BusReq_s_reg/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Clock QoR After Area Recovery Removal:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0031; ID = 0.0306; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 11; ClockBufArea = 6.8820; ClockCellArea = 8.6580; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 2 out of 13 cell(s)
Clock QoR After Area Recovery Resizing:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0031; ID = 0.0306; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 11; ClockBufArea = 6.6156; ClockCellArea = 8.3916; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.43 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.61 sec, cpu time is 0 hr : 0 min : 2.89 sec.
Finished Optimization at Tue Sep 19 16:12:29 2023 (elapsed: 0:00:02)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0306       0.0031            0       0.0000       0.0000           11       6.6156       8.3916       0.0000
                          -0.0014      -0.0278           +0      +0.0000      +0.0000           +1      +0.2220      +0.2220      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 2.62 sec, cpu time is 0 hr : 0 min : 2.91 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue Sep 19 16:12:29 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0306       0.0031            0       0.0000       0.0000           11       6.6156       8.3916       0.0000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0031; ID = 0.0306; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 11; ClockBufArea = 6.6156; ClockCellArea = 8.3916; ClockWireLen = 0.0000; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Finished Final DRC Fixing at Tue Sep 19 16:12:29 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0306       0.0031            0       0.0000       0.0000           11       6.6156       8.3916       0.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for postlude is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 14 flat clock tree nets.
There are 13 non-sink instances (total area 8.39) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 11 buffers and 0 inverters (total area 6.62).
10 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:06.85u 00:00:00.03s 00:00:06.06e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4125, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 14, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
MY_CLK       Yes     0.0301  0.0280  0.0301  0.0280   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Ending place_opt / final_opto / Optimization (1) / Trial CTS (FLW-8001)
Information: Time: 2023-09-19 16:12:31 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4125, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4125, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0400 seconds to load 3796 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 13; Macro cells: 0; User fixed cells: 0
Average cell width 0.6509, cell height 0.6000, cell area 0.3905 for total 3796 placed and application fixed cells
Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 49 Iter  2         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185
Place-opt optimization Phase 49 Iter  3         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185
Place-opt optimization Phase 49 Iter  4         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185

Enable clock slack update
Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185
CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         99.4          0.0             4125             4125           0
M4                          114.8          9.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185

Enable clock slack update
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 53 Iter  1         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0       1482.43  8870435.00        3796              0.23      1185

Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 56 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

Place-opt optimization Phase 57 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-09-19 16:12:39 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-09-19 16:12:39 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    182 s ( 0.05 hr) ELAPSE :    835 s ( 0.23 hr) MEM-PEAK :  1185 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    182 s ( 0.05 hr) ELAPSE :    835 s ( 0.23 hr) MEM-PEAK :  1185 Mb
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 158 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3796        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3796
number of references:               158
number of site rows:                 83
number of locations attempted:    79661
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3783 (33199 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.051 um ( 0.08 row height)
rms weighted cell displacement:   0.051 um ( 0.08 row height)
max cell displacement:            0.793 um ( 1.32 row height)
avg cell displacement:            0.006 um ( 0.01 row height)
avg weighted cell displacement:   0.006 um ( 0.01 row height)
number of cells moved:               60
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2615 (SAEDRVT14_AO221_0P5)
  Input location: (31.536,19.5)
  Legal location: (32.054,20.1)
  Displacement:   0.793 um ( 1.32 row height)
Cell: U4812 (SAEDRVT14_AO221_0P5)
  Input location: (14.738,37.5)
  Legal location: (15.108,38.1)
  Displacement:   0.705 um ( 1.17 row height)
Cell: U6079 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (17.624,38.1)
  Legal location: (17.328,38.7)
  Displacement:   0.669 um ( 1.12 row height)
Cell: U6054 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (16.958,38.1)
  Legal location: (16.662,38.7)
  Displacement:   0.669 um ( 1.12 row height)
Cell: U5413 (SAEDRVT14_OAI22_0P5)
  Input location: (43.08,18.9)
  Legal location: (42.414,18.9)
  Displacement:   0.666 um ( 1.11 row height)
Cell: U5456 (SAEDRVT14_INV_S_0P5)
  Input location: (30.574,18.3)
  Legal location: (30.352,18.9)
  Displacement:   0.640 um ( 1.07 row height)
Cell: ctmTdsLR_1_1650 (SAEDRVT14_AO22_0P5)
  Input location: (18.29,38.1)
  Legal location: (18.438,38.7)
  Displacement:   0.618 um ( 1.03 row height)
Cell: U5421 (SAEDRVT14_OAI22_0P5)
  Input location: (45.818,18.9)
  Legal location: (45.966,18.3)
  Displacement:   0.618 um ( 1.03 row height)
Cell: U3942 (SAEDRVT14_AO221_2)
  Input location: (31.462,18.3)
  Legal location: (31.61,18.9)
  Displacement:   0.618 um ( 1.03 row height)
Cell: U3812 (SAEDRVT14_AO221_0P5)
  Input location: (44.56,18.3)
  Legal location: (44.486,18.9)
  Displacement:   0.605 um ( 1.01 row height)

Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4125, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4125, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-09-19 16:12:41 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-09-19 16:12:41 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Total 0.0300 seconds to load 3796 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 13; Macro cells: 0; User fixed cells: 0
Average cell width 0.6509, cell height 0.6000, cell area 0.3905 for total 3796 placed and application fixed cells
Place-opt optimization Phase 64 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                         99.4          0.0             4125             4125           0
M4                          114.8          9.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 65 Iter  2         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 65 Iter  3         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 66 Iter  2         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 66 Iter  3         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 66 Iter  4         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 66 Iter  5         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 66 Iter  6         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 66 Iter  7         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 66 Iter  8         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Place-opt optimization Phase 68 Iter  2         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Place-opt optimization Phase 68 Iter  3         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-09-19 16:12:43 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-09-19 16:12:43 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    186 s ( 0.05 hr) ELAPSE :    838 s ( 0.23 hr) MEM-PEAK :  1185 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    186 s ( 0.05 hr) ELAPSE :    838 s ( 0.23 hr) MEM-PEAK :  1185 Mb
Place-opt optimization Phase 71 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 158 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3796        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3796
number of references:               158
number of site rows:                 83
number of locations attempted:    79074
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3783 (33199 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: i_tv80_core_add_548/U24 (SAEDRVT14_ADDH_0P5)
  Input location: (44.042,14.1)
  Legal location: (44.042,14.1)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U22 (SAEDRVT14_ADDH_0P5)
  Input location: (34.496,10.5)
  Legal location: (34.496,10.5)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U21 (SAEDRVT14_ADDH_0P5)
  Input location: (33.756,11.7)
  Legal location: (33.756,11.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U20 (SAEDRVT14_ADDH_0P5)
  Input location: (36.494,11.1)
  Legal location: (36.494,11.1)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_5 (SAEDRVT14_ADDH_0P5)
  Input location: (49.222,23.7)
  Legal location: (49.222,23.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_4 (SAEDRVT14_ADDH_0P5)
  Input location: (50.11,22.5)
  Legal location: (50.11,22.5)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_3 (SAEDRVT14_ADDH_0P5)
  Input location: (49.962,21.9)
  Legal location: (49.962,21.9)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_2 (SAEDRVT14_ADDH_0P5)
  Input location: (50.11,20.7)
  Legal location: (50.11,20.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_1 (SAEDRVT14_ADDH_0P5)
  Input location: (45.744,21.3)
  Legal location: (45.744,21.3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U25 (SAEDRVT14_ADDH_0P5)
  Input location: (32.646,12.9)
  Legal location: (32.646,12.9)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4125, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4125, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-09-19 16:12:44 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0300 seconds to load 3796 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 13; Macro cells: 0; User fixed cells: 0
Average cell width 0.6509, cell height 0.6000, cell area 0.3905 for total 3796 placed and application fixed cells
Place-opt optimization Phase 73 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

Place-opt optimization Phase 74 Iter  1         0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-09-19 16:12:44 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0       1482.43  8310047.00        3796              0.23      1185
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.066868500933  9.863582100545  6.078520764085  2.744209141123  8.318177204907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.825922841094  2.700291044575  3.840857864440  3.750207853169  7.663410442299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.296624108244  5.867752332316  7.173291185364  9.669810799761  7.591449947087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.124437989655  4.570890841830  5.624275608820  7.826858053678  4.759195018263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.336760222107  9.584616657523  2.041124187119  3.921161667338  0.650440282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.557812665224  8.244517982334  3.504277505451  1.682717812888  7.173495318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.587625109371  1.017185033601  5.811916966269  5.826731183342  4.349345892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.739564877518  1.265453544120  0.417167613533  1.833873765081  6.448519337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.346625689997  2.300646621714  0.754954330179  1.961422711696  2.781354241418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.190504098619  7.452836394418  1.902196224529  5.623408559547  7.269314908696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.066310774418  7.540549147026  0.000622617956  5.833785856721  4.754538189445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.000369938718  4.029757413763  9.406938396875  2.789965961318  0.723245314657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.835850040238  7.977298102705  5.095166359611  1.512372770128  7.396843620513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.070005487880  5.817066403551  2.343808422627  0.037327005045  0.494731140392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.315891538167  6.652057098291  4.022764351365  6.796622802757  0.618513511981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.326063886014  9.244590322849  4.051960109534  5.907680519704  1.709563991590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.414695316996  9.532845574723  6.656531509097  9.409796858072  6.136944013139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.569147282351  9.141766157445  1.286962002201  9.569285560313  2.585895402480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.901268621230  5.316758022591  7.270481530810  7.178453860747  1.109936751474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.429588102020  9.208502019676  1.495486946745  7.734048617127  4.721472881592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.933419894424  6.976798725605  5.921356880218  9.647383689440  1.463883353161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.195749480093  3.986481099350  1.607181796408  5.274421134112  3.831862460490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.871655814109  4.270152983753  1.384314406444  0.375021905316  9.766396784229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.118725040824  4.586808012537  2.717658838536  4.966982299976  1.759199634708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.902753258965  5.457112704771  3.562756280882  0.782686025367  8.475964241826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.523986582210  7.958594385340  6.204441138711  9.392117386733  8.065099768234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.245091726522  4.824584418821  7.350756470545  1.168272901288  8.717394271851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.849214620937  1.101841243726  3.581420366626  9.582674388334  2.434989229243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.065794747751  8.126678144695  0.041045431353  3.183388546508  1.644806673718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.932152498999  7.230198062987  5.075737103017  9.196143641169  6.278181234141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.117934519861  9.745317062335  3.190551392452  9.562341225954  7.726987200869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.705760277441  8.754188346575  5.000304931795  6.583379955672  1.475409628944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.809165193871  8.402009173149  2.940935509687  5.278997966131  8.072370341465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.182614204023  8.797853242043  4.509858305961  1.151238647012  8.739630172051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.205806518788  0.581830074025  7.234622512262  7.003733170504  5.049429924039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.084861163816  7.665339133599  7.402518105136  5.679663650275  7.061807161198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.985906768601  4.924583462726  0.405438790953  4.590769421970  4.170902109159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.094769911699  6.953318987914  4.665995830909  7.940970055807  2.613640211313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.409214108235  1.914200045286  6.128938980220  1.956929926031  3.258535350248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.243426242123  0.531709232791  2.727380833081  0.717846756074  7.110949485147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.095258290202  0.920984631409  7.149880374674  5.773405231712  7.472193098159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.446641369442  4.697703294010  6.592477348021  8.964739738944  0.146334145316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.262040408009  3.398772537713  5.160050839640  8.527443583411  2.383132056049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.430631041410  9.427149626153  8.138773100644  4.037503560531  6.976685488422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.564348064082  4.458714239031  2.271007543853  6.496699699997  6.175965773470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.843741885896  5.545845608255  6.356517388088  2.078269072536  7.847542234182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.405864118221  0.795983866312  5.620786873871  1.939212108673  3.806555786823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.177075632652  2.482582879660  6.735317307054  5.116828660128  8.871785237185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  9.837497922093  7.110218552150  1.358484796662  6.958268808833  4.243444732924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.959045934775  1.812791242247  0.004446203135  3.318339224650  8.164436477371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.846515699899  9.723143224741  2.507815450301  7.919615714116  9.627864933414
1.833553751556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731712747214  2.198159207400  4.443314146371  3.804135249843  6.964093801986  1.974665124786  0.319397879245  2.956235572595  4.772644530086
9.633674031037  8.470936415157  0.274113361564  7.669442469766  5.052395659210  8.748021896473  8.238944014638  3.245316104193  4.216051556578  0.381737302479  6.123876477744  1.875542252100  0.500372133179  5.658338345567  2.147596772894
4.543874616565  9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.533216969387  1.840334335867  4.294335290968  7.527890146613  1.807283844146
5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531697663  4.588422996212  2.011679507759  6.784739677862  2.261561870402  3.879819742757  8.450227570596  1.115124214701  2.873919827205
1.355121698278  3.513982681183  7.251909973334  4.364082445867  6.097316227173  8.943853649669  8.199997617591  4.873470877632  1.063932667679  0.780633269831  3.973880001878  8.058217425955  0.723704991226  2.700374767050  4.504998702403

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8310047.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8310047.00      1482.43       3796         15        519
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 8310047.00      1482.43       3796

Place-opt command complete                CPU:   190 s (  0.05 hr )  ELAPSE:   842 s (  0.23 hr )  MEM-PEAK:  1185 MB
Place-opt command statistics  CPU=130 sec (0.04 hr) ELAPSED=93 sec (0.03 hr) MEM-PEAK=1.157 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2023-09-19 16:12:46 / Session: 0.23 hr / Command: 0.03 hr / Memory: 1185 MB (FLW-8100)
1
legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-09-19 16:12:46 / Session: 0.23 hr / Command: 0.00 hr / Memory: 1185 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 158 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3796        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3796
number of references:               158
number of site rows:                 83
number of locations attempted:    79074
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3783 (33199 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: i_tv80_core_add_548/U24 (SAEDRVT14_ADDH_0P5)
  Input location: (44.042,14.1)
  Legal location: (44.042,14.1)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U22 (SAEDRVT14_ADDH_0P5)
  Input location: (34.496,10.5)
  Legal location: (34.496,10.5)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U21 (SAEDRVT14_ADDH_0P5)
  Input location: (33.756,11.7)
  Legal location: (33.756,11.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U20 (SAEDRVT14_ADDH_0P5)
  Input location: (36.494,11.1)
  Legal location: (36.494,11.1)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_5 (SAEDRVT14_ADDH_0P5)
  Input location: (49.222,23.7)
  Legal location: (49.222,23.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_4 (SAEDRVT14_ADDH_0P5)
  Input location: (50.11,22.5)
  Legal location: (50.11,22.5)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_3 (SAEDRVT14_ADDH_0P5)
  Input location: (49.962,21.9)
  Legal location: (49.962,21.9)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_2 (SAEDRVT14_ADDH_0P5)
  Input location: (50.11,20.7)
  Legal location: (50.11,20.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_1 (SAEDRVT14_ADDH_0P5)
  Input location: (45.744,21.3)
  Legal location: (45.744,21.3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U25 (SAEDRVT14_ADDH_0P5)
  Input location: (32.646,12.9)
  Legal location: (32.646,12.9)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.256
Total Legalizer Wall Time: 0.257
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-09-19 16:12:46 / Session: 0.23 hr / Command: 0.00 hr / Memory: 1185 MB (FLW-8100)
1
check_legality -verbos
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

check_legality for block design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 158 ref cells (50 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design tv80s succeeded!


check_legality succeeded.

**************************

1
save_block -as ${DESIGN}_1_placed
Information: Saving 'tv80_0.60_0.90:tv80s.design' to 'tv80_0.60_0.90:tv80_1_placed.design'. (DES-028)
1
report_congestion -rerun_global_router -mode global_route_cell_edge_based -layers [get_layers -filter "layer_type==interconnect"] > ./results/$ver_name/congestion_place.txt
set save_file [open ./results/$ver_name/core_area.txt w]
file38
set core_area [get_attribute [get_core_area ] bbox]
{0.9000 0.9000} {51.2200 50.7000}
set core_x [lindex $core_area 0]
0.9000 0.9000
set core_y [lindex $core_area 1]
51.2200 50.7000
puts $save_file "$core_x $core_y"
close $save_file
set_ideal_network [all_fanout -flat -clock_tree ]
1
set_app_options -name clock_opt.place.congestion_effort -value high 
clock_opt.place.congestion_effort high
set_clock_tree_options -target_skew 0.3
1
set_clock_transition 0.15 -max [get_clocks *]
1
clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2023-09-19 16:12:50 / Session: 0.24 hr / Command: 0.00 hr / Memory: 1281 MB (FLW-8100)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-09-19 16:12:51 / Session: 0.24 hr / Command: 0.00 hr / Memory: 1281 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-09-19 16:12:51 / Session: 0.24 hr / Command: 0.00 hr / Memory: 1281 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 11 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Total 0.0400 seconds to build cellmap data
Total 0.0500 seconds to load 3785 cell instances into cellmap
Moveable cells: 3785; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.6499, cell height 0.6000, cell area 0.3899 for total 3785 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
Setting target skew for clock: MY_CLK (mode func corner slow) as 0.180000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4114, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusAck_reg/main_gate' from (36.57, 18.30) to (36.57, 18.30). (CTS-106)
Information: Relocated the clock cell 'clk_gate_i_tv80_core_BusB_reg/main_gate' from (18.51, 37.50) to (18.51, 38.70). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 2
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.025902
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.047500  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
bmap: stepx = 30000
Core Area = 18 X 18 ()
   10% ...   20% ...Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 165
 Number of Gates = 0
 Number of Loads = 165
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusAck_reg/main_gate/X
 Phase delay: (max r/f: 0.030022/nan  min r/f: 0.030022/nan) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 170
 Number of Gates = 0
 Number of Loads = 170
 Added 4 Repeaters (B: 4 I: 0). Built 1 Repeater Levels for driver clk_gate_i_tv80_core_BusB_reg/main_gate/X
 Phase delay: (max r/f: 0.029526/nan  min r/f: 0.029526/nan) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
Processing Echelon 2
Processing parameter set (max_tran 0.050000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
   10% ...Done
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = MY_CLK
 Clocks: 
     MY_CLK (func)
 Design rule constraints:
     max transition = 0.050000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 2
 Number of Loads = 28
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.030022/__  min r/f: 0.030022/__) : clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  2. Phase delay = (max r/f: 0.029526/__  min r/f: 0.029526/__) : clk_gate_i_tv80_core_BusB_reg/main_gate/A2
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver MY_CLK
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.68 sec, cpu time is 0 hr : 0 min : 2.07 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
There are 8 buffers and 0 inverters added (total area 6.08) by Clock Tree Synthesis.
Information: 0 out of 10 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 1 out of 361, orientation changed without moving: 0
Clock sink displacement max = 0.600000 um, average = 0.001600 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'i_tv80_core_i_reg_RegsH_reg_1__0_' snapped from (15.11, 38.70) (R0) to (15.11, 39.30) (MX) displacement = 0.600000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Total number of global routed clock nets: 11
Information: The run time for clock net global routing is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.36 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4124 nets, 11 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Clock cells info: buffer count: 8, buffer area: 6.08, cell count: 2, cell area: 1.78
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue Sep 19 16:12:54 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0390       0.0369            0       0.0000       0.0000            8       6.0828       7.8588     643.9040
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0369; ID = 0.0390; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.0828; ClockCellArea = 7.8588; ClockWireLen = 643.9040; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0369; ID = 0.0390; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.0828; ClockCellArea = 7.8588; ClockWireLen = 643.9040; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Finished Initial DRC Fixing at Tue Sep 19 16:12:54 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0390       0.0369            0       0.0000       0.0000            8       6.0828       7.8588     643.9040
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue Sep 19 16:12:54 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0390       0.0369            0       0.0000       0.0000            8       6.0828       7.8588     643.9040
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: MY_CLK mode: func root: MY_CLK
Clock QoR Before Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0369; ID = 0.0390; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.0828; ClockCellArea = 7.8588; ClockWireLen = 643.9040; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.80 sec, cpu time is 0 hr : 0 min : 1.80 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0369; ID = 0.0390; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.0828; ClockCellArea = 7.8588; ClockWireLen = 643.9040; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
Longest path:
  (0) 0.0028            0.0000          clk_gate_i_tv80_core_BusAck_reg/main_gate/A2
  (1) 0.0186            0.0159          clk_gate_i_tv80_core_BusAck_reg/main_gate/X
  (2) 0.0187            0.0001          ZCTSBUF_1336_7131/A
  (3) 0.0379            0.0192          ZCTSBUF_1336_7131/X
  (4) 0.0390            0.0010          i_tv80_core_mcycle_reg_1_/CK
Shortest path:
  (0) 0.0021            0.0000          i_tv80_core_Oldnmi_n_reg/CK

Begin Area Recovery Buffer Removal:
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
AR: deleted 0 cell(s)
Ran incremental ZGR 8 time(s) for 8 net(s) and restored ZGR 8 time(s) for 24 net(s)
Clock QoR After Area Recovery Removal:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0369; ID = 0.0390; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 6.0828; ClockCellArea = 7.8588; ClockWireLen = 643.9040; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 3 out of 10 cell(s)
Ran incremental ZGR 5 time(s) for 13 net(s) and restored ZGR 2 time(s) for 7 net(s)
Clock QoR After Area Recovery Resizing:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0369; ID = 0.0390; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.5056; ClockCellArea = 7.2816; ClockWireLen = 644.2340; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.88 sec, cpu time is 0 hr : 0 min : 1.26 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.69 sec, cpu time is 0 hr : 0 min : 3.09 sec.
Finished Optimization at Tue Sep 19 16:12:56 2023 (elapsed: 0:00:02)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0390       0.0369            0       0.0000       0.0000            8       5.5056       7.2816     644.2340
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      -0.5772      -0.5772      +0.3300
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 2.71 sec, cpu time is 0 hr : 0 min : 3.11 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue Sep 19 16:12:56 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0390       0.0369            0       0.0000       0.0000            8       5.5056       7.2816     644.2340
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0369; ID = 0.0390; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.5056; ClockCellArea = 7.2816; ClockWireLen = 644.2340; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Finished Final DRC Fixing at Tue Sep 19 16:12:56 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
MY_CLK                     0.0390       0.0369            0       0.0000       0.0000            8       5.5056       7.2816     644.2340
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
All together, ran incremental ZGR 13 time(s) for 21 net(s) and restoring ZGR invoked 10 time(s) for 31 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Local skew optimization
************************************************************
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 611, DR 0), data (VR 4111, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Created 2 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 
Mgr Thread-server 0: Ctor 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Mgr Thread-server 1: Ctor 
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
MY_CLK       Yes     0.0374  0.0023  0.0374  0.0023   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 4122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 5.5056; ClockCellArea = 7.2816; ClockWireLen = 644.2340; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
Information: The run time for Solver based local skew opt: Initialization is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.55 sec. (CTS-104)
Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ4_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ4_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_SRLD_3
   saed14rvt_ss0p72v125c/SAEDRVT14_SRLD_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSQB_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSQB_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPS_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPS_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_3
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_6
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_3
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_6
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPRSQB_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPRSQB_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ4_2

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 3 engines
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.141572, elapsed 0.093000, speed up 1.522280.

CCD-Info: App options set by user
   clock_opt.place.congestion_effort = high

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 611, DR 0), data (VR 4111, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.363647, Leakage = 0.008291, Internal = 0.196673, Switching = 0.158683
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.211649, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.016368, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.211649, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.016368, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.212, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.016, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.211649, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 5.51 (8), Clock std Cell Area (count) = 7.28 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.363647, Leakage = 0.008291, Internal = 0.196673, Switching = 0.158683
 All scenarios used by CCD
    scenario 0: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = 0.211649, unweighted tns = 0.000000
          isHold: wns = 0.016368, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              8
  # Valid linear regressions                     8
  # Seeds with valid budget                      8
  # Seeds with accepted implementation           8
  # NumCTCells changed                           0

  # Number of cells sized                        8
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.843212
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.877545
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.940779
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.886642
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.816288
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 33.47%
     Prepare moo/get initial QOR:                8.25%
     Commit/annotate budget:                     0.00%
     Solve runtime: 57.28% of which 39.83% is incremental-LP runtime
     Other:                                      0.99%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.933074
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.913516

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207971, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.003478, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.207971, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.003478, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.208, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.207971, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.64 (8), Clock std Cell Area (count) = 5.42 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.359177, Leakage = 0.008237, Internal = 0.193561, Switching = 0.157379
 CCD flow runtime: cpu 3.183116, elapsed 1.774791, speed up 1.793516.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for Solver based local skew opt is 0 hr : 0 min : 1.94 sec, cpu time is 0 hr : 0 min : 3.44 sec. (CTS-104)
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 3.6408; ClockCellArea = 5.4168; ClockWireLen = 644.2340; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
Information: The run time for Solver based local skew opt: Wrap-up is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
rtapi Thread-server 1: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =    16 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtInstUtil: export shapes to clk ndmBlkNet net1618 (ID 336),  maxNumGlinkOut2 = 10, totalGlinkOut = 10 
rtInstUtil: export shapes to clk ndmBlkNet net1618 (id= 336),  maxNumViaOut2 = 13, totalViaOut = 13 
rtInstUtil: export shapes to clk ndmBlkNet ZCTSNET_50 (ID 775),  maxNumGlinkOut2 = 70, totalGlinkOut = 87 
rtInstUtil: export shapes to clk ndmBlkNet ZCTSNET_50 (id= 775),  maxNumViaOut2 = 74, totalViaOut = 97 
rtInstUtil: export shapes to clk ndmBlkNet ZCTSNET_56 (ID 786),  maxNumGlinkOut2 = 81, totalGlinkOut = 235 
rtInstUtil: export shapes to clk ndmBlkNet ZCTSNET_56 (id= 786),  maxNumViaOut2 = 92, totalViaOut = 263 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   40  Alloctr   42  Proc 6069 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   46  Proc 6069 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4124
Number of nets to route  = 11
5 nets are partially connected,
 of which 0 are detail routed and 5 are global routed.
7 nets are fully connected,
 of which 1 are detail routed and 6 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   48  Proc 6069 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.99     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   49  Proc 6069 
Net Count 11, Total HPWL 308 microns
HPWL   0 ~  100 microns: Net Count       11     Total HPWL        308 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 6069 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  115  Alloctr  117  Proc 6069 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  115  Alloctr  117  Proc 6069 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 621.60
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 334.18
Initial. Layer M4 wire length = 274.82
Initial. Layer M5 wire length = 12.60
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 713
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 405
Initial. Via VIA34SQ_C count = 289
Initial. Via VIA45SQ count = 9
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   72  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  115  Alloctr  117  Proc 6069 

Congestion utilization per direction:
Average vertical track utilization   =  1.51 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  0.88 %
Peak    horizontal track utilization = 31.82 %

[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   74  Alloctr   74  Proc    0 
[GR: Done] Total (MB): Used  114  Alloctr  117  Proc 6069 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   72  Alloctr   74  Proc 6069 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4124 nets, 11 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Local skew optimization is 0 hr : 0 min : 4.22 sec, cpu time is 0 hr : 0 min : 6.35 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 11 flat clock tree nets.
There are 10 non-sink instances (total area 5.42) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 8 buffers and 0 inverters (total area 3.64).
8 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:12.82u 00:00:00.33s 00:00:10.00e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
MY_CLK       Yes     0.0444  0.0023  0.0444  0.0023   slow

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-09-19 16:13:01 / Session: 0.24 hr / Command: 0.00 hr / Memory: 1635 MB (FLW-8100)

Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4124 nets, 11 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   209 s (  0.06 hr )  ELAPSE:   857 s (  0.24 hr )  MEM-PEAK:  1635 MB

Clock-opt timing update complete          CPU:   209 s (  0.06 hr )  ELAPSE:   857 s (  0.24 hr )  MEM-PEAK:  1635 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8241016.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8241016.50      1479.45       3793
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 8241016.50      1479.45       3793
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   217 s (  0.06 hr )  ELAPSE:   861 s (  0.24 hr )  MEM-PEAK:  1635 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:21     0.000     0.000  1479.452     0.000     0.000        12       519         0     0.000      1635 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0300 seconds to load 3793 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
Average cell width 0.6501, cell height 0.6000, cell area 0.3900 for total 3793 placed and application fixed cells
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -       1479.45  8241016.50        3793              0.24      1635

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635

Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-09-19 16:13:10 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.23 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 15 total shapes.
Layer M2: cached 0 shapes out of 113 total shapes.
Layer M3: cached 0 shapes out of 309 total shapes.
Cached 0 vias out of 713 total vias.
Total 0.0500 seconds to build cellmap data
Total 0.0600 seconds to load 3793 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
Average cell width 0.6499, cell height 0.6000, cell area 0.3899 for total 3793 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 2
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: MY_CLK mode: func root: MY_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0446; ID = 0.0467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 3.6408; ClockCellArea = 5.4168; ClockWireLen = 645.6910; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: MY_CLK, Mode: func, Root: MY_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0446; ID = 0.0467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 3.6408; ClockCellArea = 5.4168; ClockWireLen = 645.6910; Clock = MY_CLK; Mode = func; Corner = slow; ClockRoot = MY_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 8 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CCD will use corner slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 622, DR 0), data (VR 4111, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Created 2 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 
Mgr Thread-server 0: Ctor 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Mgr Thread-server 1: Ctor 
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 3 engines
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 15, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 20, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 35, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 35, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.143504, elapsed 0.097917, speed up 1.465568.

CCD-Info: App options set by user
   clock_opt.place.congestion_effort = high

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 622, DR 0), data (VR 4111, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.359185, Leakage = 0.008224, Internal = 0.192160, Switching = 0.158800
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207132, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.003134, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.207132, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.003134, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.207, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.207132, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.64 (8), Clock std Cell Area (count) = 5.42 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.359185, Leakage = 0.008224, Internal = 0.192160, Switching = 0.158800
 All scenarios used by CCD
    scenario 0: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = 0.207132, unweighted tns = 0.000000
          isHold: wns = 0.003134, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.845243
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.858763
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.904153

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.207132, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.003134, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.207132, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.003134, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.207, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.207132, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.64 (8), Clock std Cell Area (count) = 5.42 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.359185, Leakage = 0.008224, Internal = 0.192160, Switching = 0.158800
 CCD flow runtime: cpu 1.254940, elapsed 0.720942, speed up 1.740695.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 1: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   40  Alloctr   42  Proc 6005 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   46  Proc 6005 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4124
Number of nets to route  = 11
12 nets are fully connected,
 of which 1 are detail routed and 11 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   48  Proc 6005 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   49  Proc 6005 
Net Count 11, Total HPWL 308 microns
HPWL   0 ~  100 microns: Net Count       11     Total HPWL        308 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 6005 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   47  Alloctr   49  Proc 6005 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  115  Alloctr  117  Proc 6005 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 621.60
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 334.18
Initial. Layer M4 wire length = 274.82
Initial. Layer M5 wire length = 12.60
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 713
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 405
Initial. Via VIA34SQ_C count = 289
Initial. Via VIA45SQ count = 9
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   72  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  115  Alloctr  117  Proc 6005 

Congestion utilization per direction:
Average vertical track utilization   =  1.51 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  0.88 %
Peak    horizontal track utilization = 36.36 %

[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   74  Alloctr   74  Proc    0 
[GR: Done] Total (MB): Used  114  Alloctr  117  Proc 6005 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   72  Alloctr   74  Proc 6005 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4124 nets, 11 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 3.66 sec, cpu time is 0 hr : 0 min : 5.13 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 15 total shapes.
Layer M2: cached 0 shapes out of 113 total shapes.
Layer M3: cached 0 shapes out of 309 total shapes.
Cached 0 vias out of 713 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 155 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3793        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3793
number of references:               155
number of site rows:                 83
number of locations attempted:    79365
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3783 (33189 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.031 um ( 0.05 row height)
rms weighted cell displacement:   0.031 um ( 0.05 row height)
max cell displacement:            0.793 um ( 1.32 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               25
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6079 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (17.328,38.7)
  Legal location: (16.81,39.3)
  Displacement:   0.793 um ( 1.32 row height)
Cell: U4372 (SAEDRVT14_OAI22_0P5)
  Input location: (16.44,39.3)
  Legal location: (16.81,39.9)
  Displacement:   0.705 um ( 1.17 row height)
Cell: U4542 (SAEDRVT14_NR2_MM_0P5)
  Input location: (19.622,39.3)
  Legal location: (19.844,39.9)
  Displacement:   0.640 um ( 1.07 row height)
Cell: U2937 (SAEDRVT14_ND2_CDC_1)
  Input location: (17.846,39.9)
  Legal location: (17.92,40.5)
  Displacement:   0.605 um ( 1.01 row height)
Cell: ctmTdsLR_1_1650 (SAEDRVT14_AO22_0P5)
  Input location: (18.438,38.7)
  Legal location: (18.364,39.3)
  Displacement:   0.605 um ( 1.01 row height)
Cell: U6104 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (15.774,39.3)
  Legal location: (15.774,38.7)
  Displacement:   0.600 um ( 1.00 row height)
Cell: U2559 (SAEDRVT14_INV_S_1)
  Input location: (14.812,38.7)
  Legal location: (15.404,38.7)
  Displacement:   0.592 um ( 0.99 row height)
Cell: U3424 (SAEDRVT14_AN2_MM_1)
  Input location: (15.256,39.3)
  Legal location: (14.738,39.3)
  Displacement:   0.518 um ( 0.86 row height)
Cell: ctmTdsLR_1_1786 (SAEDRVT14_AO22_0P5)
  Input location: (18.734,39.3)
  Legal location: (19.252,39.3)
  Displacement:   0.518 um ( 0.86 row height)
Cell: ctmTdsLR_1_1600 (SAEDRVT14_AO22_0P5)
  Input location: (17.846,39.3)
  Legal location: (17.476,39.3)
  Displacement:   0.370 um ( 0.62 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.26 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 11 flat clock tree nets.
There are 10 non-sink instances (total area 5.42) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 8 buffers and 0 inverters (total area 3.64).
8 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:06.11u 00:00:00.16s 00:00:04.66e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3793 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
Average cell width 0.6499, cell height 0.6000, cell area 0.3899 for total 3793 placed and application fixed cells
Information: Current block utilization is '0.59020', effective utilization is '0.59020'. (OPT-055)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:30     0.000     0.000  1479.008     0.000     0.000        12       519         0     0.000      1635 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-09-19 16:13:15 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.935674500933  9.863577741576  6.078492564085  2.744209841123  8.318166504907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.787835791094  2.700285388010  3.840729364440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.090757648268  1.183862090739  3.334705708244
5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.872856744780  2.403065073473  6.139121844054
4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.909870372495  0.513793696463  5.027849918562
6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.619517899020  6.860286144294  2.000473351691
9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.751968058373  3.617999672425  8.946041937652
1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.648136133342  4.349420192277  0.216585218317
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4124 nets, 11 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8224063.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8224063.50      1479.01       3793
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 8224063.50      1479.01       3793

Clock-opt command complete                CPU:   232 s (  0.06 hr )  ELAPSE:   872 s (  0.24 hr )  MEM-PEAK:  1635 MB
Clock-opt command statistics  CPU=23 sec (0.01 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=1.597 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-09-19 16:13:16 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-09-19 16:13:16 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-09-19 16:13:16 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   40  Alloctr   41  Proc 5749 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   46  Proc 5749 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4124
Number of nets to route  = 11
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
11 nets are fully connected,
 of which 1 are detail routed and 10 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   48  Proc 5749 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   49  Proc 5749 
Net Count 11, Total HPWL 308 microns
HPWL   0 ~  100 microns: Net Count       11     Total HPWL        308 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 5749 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  223  Alloctr  225  Proc 5749 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  223  Alloctr  225  Proc 5749 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 621.60
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 334.18
Initial. Layer M4 wire length = 274.82
Initial. Layer M5 wire length = 12.60
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 713
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 405
Initial. Via VIA34SQ_C count = 289
Initial. Via VIA45SQ count = 9
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  223  Alloctr  225  Proc 5749 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 621.60
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 334.18
phase1. Layer M4 wire length = 274.82
phase1. Layer M5 wire length = 12.60
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 713
phase1. Via VIA12SQ_C count = 10
phase1. Via VIA23SQ_C count = 405
phase1. Via VIA34SQ_C count = 289
phase1. Via VIA45SQ count = 9
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  223  Alloctr  225  Proc 5749 

Congestion utilization per direction:
Average vertical track utilization   =  1.51 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  0.88 %
Peak    horizontal track utilization = 36.36 %

[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  182  Alloctr  182  Proc    0 
[GR: Done] Total (MB): Used  222  Alloctr  224  Proc 5749 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   72  Alloctr   73  Proc 5749 

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 2 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   37  Alloctr   38  Proc 5749 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 225 of 1233


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   38  Alloctr   39  Proc 5749 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   38  Alloctr   39  Proc 5749 

Number of wires with overlap after iteration 1 = 110 of 902


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 75           VIA12SQ_C: 10
Number of M3 wires: 600                  VIA23SQ_C: 428
Number of M4 wires: 220                  VIA34SQ_C: 330
Number of M5 wires: 7            VIA45SQ: 11
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 902               vias: 779

Total M1 wire length: 0.0
Total M2 wire length: 9.0
Total M3 wire length: 348.5
Total M4 wire length: 268.8
Total M5 wire length: 13.2
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 639.5

Longest M1 wire length: 0.0
Longest M2 wire length: 0.5
Longest M3 wire length: 11.1
Longest M4 wire length: 12.0
Longest M5 wire length: 4.5
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   36  Alloctr   38  Proc 5749 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   49  Alloctr   51  Proc 5749 
Total number of nets = 4124, of which 0 are not extracted
Total number of open nets = 4111, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  11/81 Partitions, Violations =  0
Routed  12/81 Partitions, Violations =  0
Routed  13/81 Partitions, Violations =  0
Routed  14/81 Partitions, Violations =  0
Routed  15/81 Partitions, Violations =  0
Routed  16/81 Partitions, Violations =  2
Routed  17/81 Partitions, Violations =  2
Routed  18/81 Partitions, Violations =  2
Routed  19/81 Partitions, Violations =  2
Routed  20/81 Partitions, Violations =  2
Routed  21/81 Partitions, Violations =  3
Routed  22/81 Partitions, Violations =  3
Routed  23/81 Partitions, Violations =  3
Routed  24/81 Partitions, Violations =  3
Routed  25/81 Partitions, Violations =  3
Routed  26/81 Partitions, Violations =  3
Routed  27/81 Partitions, Violations =  3
Routed  28/81 Partitions, Violations =  3
Routed  29/81 Partitions, Violations =  3
Routed  30/81 Partitions, Violations =  3
Routed  31/81 Partitions, Violations =  3
Routed  32/81 Partitions, Violations =  3
Routed  33/81 Partitions, Violations =  3
Routed  34/81 Partitions, Violations =  3
Routed  35/81 Partitions, Violations =  3
Routed  36/81 Partitions, Violations =  3
Routed  37/81 Partitions, Violations =  3
Routed  38/81 Partitions, Violations =  3
Routed  39/81 Partitions, Violations =  3
Routed  40/81 Partitions, Violations =  3
Routed  41/81 Partitions, Violations =  3
Routed  42/81 Partitions, Violations =  1
Routed  43/81 Partitions, Violations =  5
Routed  44/81 Partitions, Violations =  5
Routed  45/81 Partitions, Violations =  5
Routed  46/81 Partitions, Violations =  5
Routed  47/81 Partitions, Violations =  5
Routed  48/81 Partitions, Violations =  5
Routed  49/81 Partitions, Violations =  5
Routed  50/81 Partitions, Violations =  5
Routed  51/81 Partitions, Violations =  5
Routed  52/81 Partitions, Violations =  5
Routed  53/81 Partitions, Violations =  7
Routed  54/81 Partitions, Violations =  9
Routed  55/81 Partitions, Violations =  9
Routed  56/81 Partitions, Violations =  9
Routed  57/81 Partitions, Violations =  10
Routed  58/81 Partitions, Violations =  10
Routed  59/81 Partitions, Violations =  9
Routed  60/81 Partitions, Violations =  8
Routed  61/81 Partitions, Violations =  8
Routed  62/81 Partitions, Violations =  8
Routed  63/81 Partitions, Violations =  4
Routed  64/81 Partitions, Violations =  4
Routed  65/81 Partitions, Violations =  5
Routed  66/81 Partitions, Violations =  5
Routed  67/81 Partitions, Violations =  5
Routed  68/81 Partitions, Violations =  4
Routed  69/81 Partitions, Violations =  4
Routed  70/81 Partitions, Violations =  4
Routed  71/81 Partitions, Violations =  4
Routed  72/81 Partitions, Violations =  2
Routed  73/81 Partitions, Violations =  2
Routed  74/81 Partitions, Violations =  2
Routed  75/81 Partitions, Violations =  0
Routed  76/81 Partitions, Violations =  1
Routed  77/81 Partitions, Violations =  1
Routed  78/81 Partitions, Violations =  1
Routed  79/81 Partitions, Violations =  0
Routed  80/81 Partitions, Violations =  0
Routed  81/81 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used  102  Alloctr  103  Proc 5749 

End DR iteration 0 with 81 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used   65  Alloctr   65  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  103  Proc 5749 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   36  Alloctr   38  Proc 5749 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   36  Alloctr   38  Proc 5749 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    789 micron
Total Number of Contacts =             743
Total Number of Wires =                816
Total Number of PtConns =              141
Total Number of Routed Wires =       816
Total Routed Wire Length =           657 micron
Total Number of Routed Contacts =       743
        Layer             M1 :          0 micron
        Layer             M2 :          8 micron
        Layer             M3 :        505 micron
        Layer             M4 :        264 micron
        Layer             M5 :         12 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via          VIA45SQ :          9
        Via   VIA34SQ_C(rot) :        305
        Via     VIA34SQ(rot) :          2
        Via        VIA23SQ_C :        417
        Via   VIA12SQ_C(rot) :         10

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 743 vias)
 
    Layer VIA1       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 307     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (307     vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
 
  Total double via conversion rate    =  0.00% (0 / 743 vias)
 
    Layer VIA1       =  0.00% (0      / 10      vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
    Layer VIA3       =  0.00% (0      / 307     vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 743 vias)
 
    Layer VIA1       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 307     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (307     vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
 

Total number of nets = 4124
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block tv80s are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-09-19 16:13:19 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-09-19 16:13:19 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2023-09-19 16:13:19 / Session: 0.24 hr / Command: 0.01 hr / Memory: 1635 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4124 nets, 0 global routed, 11 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4122, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command begin                   CPU:   236 s (  0.07 hr )  ELAPSE:   875 s (  0.24 hr )  MEM-PEAK:  1635 MB
INFO: Removed total 0 routing shapes from 4161 signal nets.

Clock-opt timing update complete          CPU:   236 s (  0.07 hr )  ELAPSE:   875 s (  0.24 hr )  MEM-PEAK:  1635 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8224063.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8224063.50      1479.01       3793
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 8224063.50      1479.01       3793
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   243 s (  0.07 hr )  ELAPSE:   879 s (  0.24 hr )  MEM-PEAK:  1635 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3793 cell instances into cellmap
Moveable cells: 3783; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
0 out of 4111 data nets is detail routed, 11 out of 11 clock nets are detail routed and total 4122 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6499, cell height 0.6000, cell area 0.3899 for total 3793 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.24      1635
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635

CCL: Total Usage Adjustment : 1
INFO: Derive row count 21 from GR congestion map (87/4)
INFO: Derive col count 21 from GR congestion map (86/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter  7         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter  8         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter  9         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 10         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 11         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 12         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 13         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 14         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 15         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 16         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 17         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 18         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 19         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 20         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 21         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter 22         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 23         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 24         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 25         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 26         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 27         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 28         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 29         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Clock-opt optimization Phase 20 Iter 30         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         -       1479.01  8224063.50        3793              0.25      1635
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         -       1499.25  8332521.50        3973              0.26      1635

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         -       1499.25  8332900.00        3973              0.26      1635
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         -       1499.25  8332900.00        3973              0.26      1635

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Clock-opt optimization Phase 25 Iter  3         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Clock-opt optimization Phase 25 Iter  4         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0400 seconds to load 3973 cell instances into cellmap
Moveable cells: 3963; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
0 out of 4433 data nets is detail routed, 11 out of 11 clock nets are detail routed and total 4444 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6537, cell height 0.6000, cell area 0.3922 for total 3973 placed and application fixed cells
Information: Current block utilization is '0.62180', effective utilization is '0.62181'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.9                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Snapped 3963 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5873 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   36  Alloctr   37  Proc    4 
[End of Read DB] Total (MB): Used   43  Alloctr   45  Proc 5877 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   46  Proc 5877 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4290
Number of nets to route  = 4266
24 nets are fully connected,
 of which 24 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   48  Proc 5877 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  9.06     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   49  Proc 5877 
Net Count 4265, Total HPWL 27131 microns
HPWL   0 ~  100 microns: Net Count     4265     Total HPWL      27131 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 5877 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  153  Proc 5877 
Information: Using 2 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  156  Proc 5877 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4691 Max = 13 GRCs =  3193 (21.34%)
Initial. H routing: Overflow =   914 Max =  9 (GRCs =  1) GRCs =  1044 (13.95%)
Initial. V routing: Overflow =  3776 Max = 13 (GRCs =  1) GRCs =  2149 (28.72%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   149 Max =  9 (GRCs =  1) GRCs =    47 (0.63%)
Initial. M3         Overflow =  3765 Max = 13 (GRCs =  1) GRCs =  2123 (28.37%)
Initial. M4         Overflow =   765 Max =  5 (GRCs =  2) GRCs =   997 (13.33%)
Initial. M5         Overflow =    11 Max =  1 (GRCs = 26) GRCs =    26 (0.35%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 28448.20
Initial. Layer M1 wire length = 2.85
Initial. Layer M2 wire length = 17.19
Initial. Layer M3 wire length = 8873.43
Initial. Layer M4 wire length = 9579.83
Initial. Layer M5 wire length = 5928.77
Initial. Layer M6 wire length = 4046.13
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 40757
Initial. Via VIA12SQ_C count = 11424
Initial. Via VIA23SQ_C count = 13887
Initial. Via VIA34SQ_C count = 11990
Initial. Via VIA45SQ count = 2309
Initial. Via VIA56SQ count = 1147
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:14:25 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  155  Alloctr  156  Proc 5877 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =   731 Max = 8 GRCs =   500 (3.34%)
phase1. H routing: Overflow =    78 Max = 4 (GRCs =  1) GRCs =    63 (0.84%)
phase1. V routing: Overflow =   653 Max = 8 (GRCs =  2) GRCs =   437 (5.84%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =   651 Max = 8 (GRCs =  2) GRCs =   435 (5.81%)
phase1. M4         Overflow =    78 Max = 4 (GRCs =  1) GRCs =    63 (0.84%)
phase1. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 29889.20
phase1. Layer M1 wire length = 9.01
phase1. Layer M2 wire length = 27.39
phase1. Layer M3 wire length = 7424.23
phase1. Layer M4 wire length = 8101.49
phase1. Layer M5 wire length = 8091.53
phase1. Layer M6 wire length = 6235.56
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 44213
phase1. Via VIA12SQ_C count = 11409
phase1. Via VIA23SQ_C count = 13849
phase1. Via VIA34SQ_C count = 11937
phase1. Via VIA45SQ count = 4242
phase1. Via VIA56SQ count = 2776
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  111  Alloctr  111  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  155  Alloctr  156  Proc 5877 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 39.94 %
Peak    vertical track utilization   = 105.56 %
Average horizontal track utilization = 35.06 %
Peak    horizontal track utilization = 100.00 %

[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  146  Alloctr  147  Proc    4 
[GR: Done] Total (MB): Used  153  Alloctr  155  Proc 5877 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    4 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5877 
Using per-layer congestion maps for congestion reduction.
Information: 0.12% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.65% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 25.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.62 to 0.64. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.300000  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (with caps)
Number of nets: 4288, of which 4277 non-clock nets
Number of nets with 0 toggle rate: 441
Max toggle rate = 1.66667, average toggle rate = 0.0200294
Max non-clock toggle rate = 0.259399
eLpp weight range = (0, 27.6879)
*** 158 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 4288
Amt power = 0.1
Non-default weight range: (0.9, 7.66879)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.27954e+08
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 3602 out of 3973 cells, ratio = 0.906620
Total displacement = 1831.388550(um)
Max displacement = 14.751300(um), HFSINV_3426_1496 (20.732000, 44.700001, 4) => (21.168699, 30.385401, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.13(um)
  0 ~  20% cells displacement <=      0.20(um)
  0 ~  30% cells displacement <=      0.26(um)
  0 ~  40% cells displacement <=      0.32(um)
  0 ~  50% cells displacement <=      0.39(um)
  0 ~  60% cells displacement <=      0.48(um)
  0 ~  70% cells displacement <=      0.57(um)
  0 ~  80% cells displacement <=      0.74(um)
  0 ~  90% cells displacement <=      1.01(um)
  0 ~ 100% cells displacement <=     14.75(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.9                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 3963 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5745 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   36  Alloctr   37  Proc    4 
[End of Read DB] Total (MB): Used   43  Alloctr   45  Proc 5749 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   46  Proc 5749 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4290
Number of nets to route  = 4266
24 nets are fully connected,
 of which 24 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   48  Proc 5749 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  9.06     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   49  Proc 5749 
Net Count 4265, Total HPWL 26772 microns
HPWL   0 ~  100 microns: Net Count     4265     Total HPWL      26772 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 5749 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  153  Proc 5749 
Information: Using 2 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  156  Proc 5749 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4116 Max = 9 GRCs =  3103 (20.74%)
Initial. H routing: Overflow =   716 Max = 5 (GRCs =  3) GRCs =   957 (12.79%)
Initial. V routing: Overflow =  3399 Max = 9 (GRCs =  1) GRCs =  2146 (28.68%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     7 Max = 2 (GRCs =  1) GRCs =    12 (0.16%)
Initial. M3         Overflow =  3390 Max = 9 (GRCs =  1) GRCs =  2125 (28.40%)
Initial. M4         Overflow =   708 Max = 5 (GRCs =  3) GRCs =   945 (12.63%)
Initial. M5         Overflow =     8 Max = 1 (GRCs = 21) GRCs =    21 (0.28%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27863.72
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 16.10
Initial. Layer M3 wire length = 8770.17
Initial. Layer M4 wire length = 9438.66
Initial. Layer M5 wire length = 5803.77
Initial. Layer M6 wire length = 3835.02
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 40893
Initial. Via VIA12SQ_C count = 11631
Initial. Via VIA23SQ_C count = 14108
Initial. Via VIA34SQ_C count = 11757
Initial. Via VIA45SQ count = 2303
Initial. Via VIA56SQ count = 1094
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:14:30 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  155  Alloctr  156  Proc 5749 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =   487 Max = 5 GRCs =   401 (2.68%)
phase1. H routing: Overflow =    67 Max = 2 (GRCs =  6) GRCs =    61 (0.82%)
phase1. V routing: Overflow =   420 Max = 5 (GRCs =  1) GRCs =   340 (4.54%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =   417 Max = 5 (GRCs =  1) GRCs =   337 (4.50%)
phase1. M4         Overflow =    67 Max = 2 (GRCs =  6) GRCs =    61 (0.82%)
phase1. M5         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 29204.26
phase1. Layer M1 wire length = 2.96
phase1. Layer M2 wire length = 25.81
phase1. Layer M3 wire length = 7344.98
phase1. Layer M4 wire length = 7964.28
phase1. Layer M5 wire length = 7876.53
phase1. Layer M6 wire length = 5989.70
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 44207
phase1. Via VIA12SQ_C count = 11626
phase1. Via VIA23SQ_C count = 14091
phase1. Via VIA34SQ_C count = 11716
phase1. Via VIA45SQ count = 4097
phase1. Via VIA56SQ count = 2677
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  111  Alloctr  111  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  156  Proc 5749 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 39.29 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 34.53 %
Peak    horizontal track utilization = 80.00 %

[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  146  Alloctr  147  Proc    4 
[GR: Done] Total (MB): Used  153  Alloctr  155  Proc 5749 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    4 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5749 
Using per-layer congestion maps for congestion reduction.
Information: 0.03% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.29% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 26.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.62 to 0.66. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M6
nplLib: sample lib cell area 6.038400
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.300000  Target = 0.0293214 (5.503 nominal)  MaxRC = 0.020200
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4290 nets, 0 global routed, 11 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.166247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572502 ohm/um, via_r = 0.347222 ohm/cut, c = 0.156732 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4288, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4288, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****** eLpp weights (with caps)
Number of nets: 4288, of which 4277 non-clock nets
Number of nets with 0 toggle rate: 441
Max toggle rate = 1.66667, average toggle rate = 0.0200294
Max non-clock toggle rate = 0.259399
eLpp weight range = (0, 27.4741)
*** 158 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 4288
Amt power = 0.1
Non-default weight range: (0.9, 7.64741)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.28963e+08
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 3602 out of 3973 cells, ratio = 0.906620
Total displacement = 495.303589(um)
Max displacement = 1.355600(um), U4461 (4.853400, 6.234100, 6) => (3.924400, 5.807500, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.03(um)
  0 ~  20% cells displacement <=      0.05(um)
  0 ~  30% cells displacement <=      0.06(um)
  0 ~  40% cells displacement <=      0.08(um)
  0 ~  50% cells displacement <=      0.10(um)
  0 ~  60% cells displacement <=      0.12(um)
  0 ~  70% cells displacement <=      0.15(um)
  0 ~  80% cells displacement <=      0.20(um)
  0 ~  90% cells displacement <=      0.28(um)
  0 ~ 100% cells displacement <=      1.36(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4290 nets, 0 global routed, 11 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4288, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4288, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3973 cell instances into cellmap, 3602 cells are off site row
Moveable cells: 3963; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
0 out of 4433 data nets is detail routed, 11 out of 11 clock nets are detail routed and total 4444 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6537, cell height 0.6000, cell area 0.3922 for total 3973 placed and application fixed cells
INFO: total number of constant pins: 8
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 8
Clock-opt optimization Phase 26 Iter  3         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Clock-opt optimization Phase 26 Iter  4         0.00        0.00      0.00         -       1558.22  7994969.50        3973              0.26      1635
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 44 total shapes.
Layer M3: cached 0 shapes out of 698 total shapes.
Cached 0 vias out of 743 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 152 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3973        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3973
number of references:               152
number of site rows:                 83
number of locations attempted:    94690
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3963 (34973 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.161 um ( 0.27 row height)
rms weighted cell displacement:   0.161 um ( 0.27 row height)
max cell displacement:            0.666 um ( 1.11 row height)
avg cell displacement:            0.124 um ( 0.21 row height)
avg weighted cell displacement:   0.124 um ( 0.21 row height)
number of cells moved:             3628
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_8510 (SAEDRVT14_TIE1_V1_2)
  Input location: (18.068,26.7)
  Legal location: (17.402,26.7)
  Displacement:   0.666 um ( 1.11 row height)
Cell: U2607 (SAEDRVT14_INV_S_0P5)
  Input location: (28.7284,42.2826)
  Legal location: (28.724,42.9)
  Displacement:   0.617 um ( 1.03 row height)
Cell: U5456 (SAEDRVT14_INV_S_0P5)
  Input location: (30.9885,18.2279)
  Legal location: (30.722,17.7)
  Displacement:   0.591 um ( 0.99 row height)
Cell: U3704 (SAEDRVT14_INV_S_0P5)
  Input location: (5.083,29.0725)
  Legal location: (5.118,28.5)
  Displacement:   0.574 um ( 0.96 row height)
Cell: U5647 (SAEDRVT14_INV_S_0P5)
  Input location: (39.6907,4.5644)
  Legal location: (39.528,5.1)
  Displacement:   0.560 um ( 0.93 row height)
Cell: U3030 (SAEDRVT14_INV_PS_1)
  Input location: (33.3279,42.842)
  Legal location: (33.312,42.3)
  Displacement:   0.542 um ( 0.90 row height)
Cell: U4631 (SAEDRVT14_ND2_CDC_1)
  Input location: (39.6778,40.6577)
  Legal location: (39.454,41.1)
  Displacement:   0.496 um ( 0.83 row height)
Cell: U4022 (SAEDRVT14_INV_S_0P5)
  Input location: (13.525,25.1833)
  Legal location: (13.924,24.9)
  Displacement:   0.489 um ( 0.82 row height)
Cell: U5413 (SAEDRVT14_OAI22_0P5)
  Input location: (42.4577,18.1498)
  Legal location: (42.266,17.7)
  Displacement:   0.489 um ( 0.81 row height)
Cell: U2925 (SAEDRVT14_INV_S_0P5)
  Input location: (37.4815,8.0954)
  Legal location: (37.012,8.1)
  Displacement:   0.470 um ( 0.78 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 3628 out of 3973 cells, ratio = 0.913164
Total displacement = 686.820801(um)
Max displacement = 0.794400(um), U5456 (31.284500, 18.827900, 2) => (31.018000, 18.299999, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.05(um)
  0 ~  20% cells displacement <=      0.08(um)
  0 ~  30% cells displacement <=      0.11(um)
  0 ~  40% cells displacement <=      0.15(um)
  0 ~  50% cells displacement <=      0.18(um)
  0 ~  60% cells displacement <=      0.21(um)
  0 ~  70% cells displacement <=      0.25(um)
  0 ~  80% cells displacement <=      0.29(um)
  0 ~  90% cells displacement <=      0.33(um)
  0 ~ 100% cells displacement <=      0.79(um)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4290 nets, 0 global routed, 11 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'tv80s'. (NEX-022)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4288, routed nets = 11, across physical hierarchy nets = 0, parasitics cached nets = 4288, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3973 cell instances into cellmap
Moveable cells: 3963; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
0 out of 4433 data nets is detail routed, 11 out of 11 clock nets are detail routed and total 4444 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6537, cell height 0.6000, cell area 0.3922 for total 3973 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       1558.22  7994665.00        3973              0.26      1635

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       1558.22  7994665.00        3973              0.26      1635

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2023-09-19 16:14:36 / Session: 0.26 hr / Command: 0.03 hr / Memory: 1635 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         0       1558.22  7994665.00        3973              0.26      1635
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.926076150933  9.863576409693  6.078492264085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.698754268112  2.191272003438  0.963003441094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.523683646892  7.205272412901  8.278620698268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.052478693539  1.226317937168  7.050729794780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.448548888674  6.381713552751  9.187743322495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.294854252409  3.368521294736  4.897480849020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.404112362888  7.173570618352  9.939831008373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.839437393513  5.811656566001  5.826009183342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.229969701201  2.804260377350  1.265679352200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.336149990423  2.764713879276  9.324585238770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.289853084047  3.171311621263  9.815299040044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.766642226650  5.239602821829  4.802458947382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.040015051793  7.505913235833  0.800220286343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.556484414657  8.793363602001  8.918409519113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.784283909611  1.512426291920  7.396189020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.977026037880  5.817073144809  2.343826422627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.615763110982  3.652989883416  2.538961938167
6.652919918747  4.022495051365  6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.556724915048  8.682490768047  8.902796636848
4.394994489711  1.549020686014  9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224924446  3.483923850487  0.705506989073  6.012175017343
3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254851594  7.106056564932  2.209426922505  1.043800881151
9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.782104082351  9.141628035616  1.286693802201  9.569284260313  2.585844602480  2.240729635935  9.521408361558  3.451598580412
3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.124225421230  5.316610900762  7.270112430810  7.867818060747  1.109030672276  3.640710576467

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 7994665.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 7994665.00      1558.22       3973
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 7994665.00      1558.22       3973

Clock-opt command complete                CPU:   372 s (  0.10 hr )  ELAPSE:   952 s (  0.26 hr )  MEM-PEAK:  1635 MB
Clock-opt command statistics  CPU=136 sec (0.04 hr) ELAPSED=77 sec (0.02 hr) MEM-PEAK=1.597 GB
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:   372 s (  0.10 hr )  ELAPSE:   953 s (  0.26 hr )  MEM-PEAK:  1635 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt timing update complete          CPU:   372 s (  0.10 hr )  ELAPSE:   953 s (  0.26 hr )  MEM-PEAK:  1635 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 7995045.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 7995045.50      1558.22       3973         12        550
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 7995045.50      1558.22       3973
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt initialization complete         CPU:   380 s (  0.11 hr )  ELAPSE:   957 s (  0.27 hr )  MEM-PEAK:  1635 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3973 cell instances into cellmap
Moveable cells: 3963; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
0 out of 4277 data nets is detail routed, 11 out of 11 clock nets are detail routed and total 4288 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6537, cell height 0.6000, cell area 0.3922 for total 3973 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7200
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.00        0.00      0.00         0       1558.22  7995045.50        3973              0.27      1635
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5745 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   36  Alloctr   37  Proc    4 
[End of Read DB] Total (MB): Used   43  Alloctr   45  Proc 5749 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   47  Proc 5749 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4290
Number of nets to route  = 4283
5 nets are partially connected,
 of which 5 are detail routed and 0 are global routed.
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   49  Proc 5749 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  9.06     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   48  Alloctr   50  Proc 5749 
Net Count 4282, Total HPWL 27117 microns
HPWL   0 ~  100 microns: Net Count     4282     Total HPWL      27117 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   50  Proc 5749 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  224  Alloctr  226  Proc 5749 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  227  Alloctr  229  Proc 5749 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4027 Max = 9 GRCs =  3069 (20.51%)
Initial. H routing: Overflow =   724 Max = 5 (GRCs =  4) GRCs =   947 (12.66%)
Initial. V routing: Overflow =  3302 Max = 9 (GRCs =  1) GRCs =  2122 (28.36%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M3         Overflow =  3297 Max = 9 (GRCs =  1) GRCs =  2103 (28.11%)
Initial. M4         Overflow =   724 Max = 5 (GRCs =  4) GRCs =   946 (12.64%)
Initial. M5         Overflow =     4 Max = 1 (GRCs = 19) GRCs =    19 (0.25%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27875.26
Initial. Layer M1 wire length = 1.63
Initial. Layer M2 wire length = 18.03
Initial. Layer M3 wire length = 8813.46
Initial. Layer M4 wire length = 9463.29
Initial. Layer M5 wire length = 5720.43
Initial. Layer M6 wire length = 3858.42
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41020
Initial. Via VIA12SQ_C count = 11720
Initial. Via VIA23SQ_C count = 14214
Initial. Via VIA34SQ_C count = 11791
Initial. Via VIA45SQ count = 2256
Initial. Via VIA56SQ count = 1039
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:14:42 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  227  Alloctr  229  Proc 5749 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =  1708 Max = 8 GRCs =  1625 (10.86%)
phase1. H routing: Overflow =   114 Max = 3 (GRCs =  2) GRCs =   321 (4.29%)
phase1. V routing: Overflow =  1594 Max = 8 (GRCs =  1) GRCs =  1304 (17.43%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =  1587 Max = 8 (GRCs =  1) GRCs =  1270 (16.97%)
phase1. M4         Overflow =   113 Max = 3 (GRCs =  2) GRCs =   320 (4.28%)
phase1. M5         Overflow =     6 Max = 1 (GRCs = 34) GRCs =    34 (0.45%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 29117.96
phase1. Layer M1 wire length = 4.22
phase1. Layer M2 wire length = 23.12
phase1. Layer M3 wire length = 7427.08
phase1. Layer M4 wire length = 8115.26
phase1. Layer M5 wire length = 7791.35
phase1. Layer M6 wire length = 5756.94
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 43907
phase1. Via VIA12SQ_C count = 11715
phase1. Via VIA23SQ_C count = 14181
phase1. Via VIA34SQ_C count = 11737
phase1. Via VIA45SQ count = 3940
phase1. Via VIA56SQ count = 2334
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Sep 19 16:14:43 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  227  Alloctr  229  Proc 5749 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =   247 Max = 4 GRCs =   232 (1.55%)
phase2. H routing: Overflow =    51 Max = 2 (GRCs =  3) GRCs =    48 (0.64%)
phase2. V routing: Overflow =   196 Max = 4 (GRCs =  3) GRCs =   184 (2.46%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =   196 Max = 4 (GRCs =  3) GRCs =   184 (2.46%)
phase2. M4         Overflow =    50 Max = 2 (GRCs =  3) GRCs =    47 (0.63%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 29823.24
phase2. Layer M1 wire length = 6.23
phase2. Layer M2 wire length = 29.26
phase2. Layer M3 wire length = 7232.44
phase2. Layer M4 wire length = 7860.94
phase2. Layer M5 wire length = 8284.89
phase2. Layer M6 wire length = 6409.49
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 44981
phase2. Via VIA12SQ_C count = 11711
phase2. Via VIA23SQ_C count = 14170
phase2. Via VIA34SQ_C count = 11778
phase2. Via VIA45SQ count = 4452
phase2. Via VIA56SQ count = 2870
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Sep 19 16:14:44 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  227  Alloctr  229  Proc 5749 
Number of partitions: 1 (1 x 1)
phase3. Routing result:
phase3. Both Dirs: Overflow =   148 Max = 4 GRCs =   156 (1.04%)
phase3. H routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.09%)
phase3. V routing: Overflow =   141 Max = 4 (GRCs =  1) GRCs =   149 (1.99%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =   141 Max = 4 (GRCs =  1) GRCs =   149 (1.99%)
phase3. M4         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.09%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 29926.81
phase3. Layer M1 wire length = 6.23
phase3. Layer M2 wire length = 28.20
phase3. Layer M3 wire length = 7290.51
phase3. Layer M4 wire length = 7910.44
phase3. Layer M5 wire length = 8299.82
phase3. Layer M6 wire length = 6391.60
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 45041
phase3. Via VIA12SQ_C count = 11711
phase3. Via VIA23SQ_C count = 14169
phase3. Via VIA34SQ_C count = 11799
phase3. Via VIA45SQ count = 4481
phase3. Via VIA56SQ count = 2881
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  183  Alloctr  184  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  227  Alloctr  229  Proc 5749 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 40.06 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 35.35 %
Peak    horizontal track utilization = 80.00 %

[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  219  Alloctr  220  Proc    4 
[GR: Done] Total (MB): Used  226  Alloctr  228  Proc 5749 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    4 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5749 
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4290 nets, 4282 global routed, 6 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.505882
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4288, routed nets = 4288, across physical hierarchy nets = 0, parasitics cached nets = 4288, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: MY_CLK
9: FEEDTHROUGH
10: REGIN
11: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.3700    43.8459    202   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3700    43.8459  43.8459    202   0.0000     0.0000      0        0     0.0000       40 7995045.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.3700    43.8459  43.8459    202   0.0000     0.0000      0        0     0.0000       40 7995045.50      1558.22       3973         12        550
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.3700    43.8459  43.8459    202   0.0000     0.0000      0        0       40 7995045.50      1558.22       3973

Global-route-opt Global-routing complete         CPU:   385 s (  0.11 hr )  ELAPSE:   961 s (  0.27 hr )  MEM-PEAK:  1635 MB

Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  9.06     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Created 2 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 
Mgr Thread-server 0: Ctor 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Mgr Thread-server 1: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 3 Iter  1         65.37       65.37      0.00       287       1558.22  7995045.50        3973              0.27      1635

Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 4 Iter  1         65.37       65.37      0.00       287       1558.22  7995045.50        3973              0.27      1635
Global-route-opt optimization Phase 4 Iter  2         65.37       65.37      0.00       287       1558.22  7995045.50        3973              0.27      1635
Warning: Standard cell pin SAEDRVT14_ND2B_0P75/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3_ECO_1/A2 has no valid via regions. (ZRT-044)
Global-route-opt optimization Phase 4 Iter  3         65.37       65.37      0.00         0       1570.65  8263424.00        3973              0.27      1635
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Global-route-opt optimization Phase 4 Iter  4         65.37       65.37      0.00         0       1570.65  8263424.00        3973              0.27      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Global-route-opt optimization Phase 4 Iter  5         65.37       65.37      0.00         0       1570.65  8263424.00        3973              0.27      1651
Global-route-opt optimization Phase 4 Iter  6         65.37       65.37      0.00         0       1570.65  8263424.00        3973              0.27      1651

Global-route-opt optimization Phase 5 Iter  1         65.37       65.37      0.00         0       1570.65  8263424.00        3988              0.27      1651
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Global-route-opt optimization Phase 5 Iter  2         65.37       65.37      0.00         0       1570.29  8254750.50        3988              0.27      1651
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Global-route-opt optimization Phase 5 Iter  3         65.37       65.37      0.00         0       1570.38  8261837.00        3988              0.27      1651
Global-route-opt optimization Phase 5 Iter  4         65.37       65.37      0.00         0       1570.38  8261837.00        3988              0.27      1651
Global-route-opt optimization Phase 5 Iter  5         65.37       65.37      0.00         0       1570.38  8261837.00        3988              0.27      1651
Global-route-opt optimization Phase 5 Iter  6         65.37       65.37      0.00         0       1570.38  8261837.00        3988              0.27      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Global-route-opt optimization Phase 5 Iter  7         65.37       65.37      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 5 Iter  8         65.37       65.37      0.00         0       1570.43  8262097.00        3988              0.27      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt optimization Phase 5 Iter  9         65.37       65.37      0.00         0       1570.43  8262097.00        3988              0.27      1651

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ4_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ4_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_SRLD_3
   saed14rvt_ss0p72v125c/SAEDRVT14_SRLD_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSQB_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSQB_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPS_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPS_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_3
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_6
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_3
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_6
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPRSQB_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPRSQB_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ4_2

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.043124, elapsed 0.038226, speed up 1.128133.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.place.congestion_effort = high

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 13, DR 956), data (VR 2, GR 25384, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3320 total shapes.
Layer M2: cached 0 shapes out of 530 total shapes.
Layer M3: cached 0 shapes out of 9454 total shapes.
Cached 0 vias out of 45899 total vias.
Number of Site types in the design = 1
Total power = 0.336781, Leakage = 0.008262, Internal = 0.189995, Switching = 0.138524
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.005061, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.025285, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.005, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.025, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.64 (8), Clock std Cell Area (count) = 5.42 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.336781, Leakage = 0.008262, Internal = 0.189995, Switching = 0.138524

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.005061, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.025285, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.005, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.025, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.64 (8), Clock std Cell Area (count) = 5.42 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.336781, Leakage = 0.008262, Internal = 0.189995, Switching = 0.138524

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0150

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.005061, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.025285, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.005, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.025, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.64 (8), Clock std Cell Area (count) = 5.42 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.336781, Leakage = 0.008262, Internal = 0.189995, Switching = 0.138524
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 1.295487, elapsed 0.877349, speed up 1.476593.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter  3          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter  4          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter  5          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter  6          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter  7          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 8 Iter  8          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter  9          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter 10          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt optimization Phase 8 Iter 11          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 8 Iter 12          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt optimization Phase 8 Iter 13          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt optimization Phase 8 Iter 14          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt optimization Phase 8 Iter 15          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651

Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Global-route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       1570.43  8262097.00        3988              0.27      1651
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_L4D100_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p72v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLDBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOLVLUBUF_IY2V1_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_AOINV_IW_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_1
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_2
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_4
   saed14rvt_ss0p72v125c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_4
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_1
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_2
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_3
   saed14rvt_ss0p72v125c/SAEDRVT14_INV_PS_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p72v125c/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN2_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN4_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ4_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LSRDPQ4_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_SRLD_3
   saed14rvt_ss0p72v125c/SAEDRVT14_SRLD_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDNQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDN_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDN_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPMQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPMQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQB_V3_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPRB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSBQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSBQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSQB_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSQB_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPS_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPS_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FDP_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDND2NQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDND2NQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQ_V1_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_3
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_6
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNQOR2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNR2PQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNQOR2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDOR2PQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_3
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_6
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPQ_V1_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_3
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_6
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPRSQB_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPRSQB_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDN_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_frame_timing_ccs/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_frame_timing_ccs/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_frame_timing_ccs/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDN_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_ss0p72v125c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ_2
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_ss0p72v125c/SAEDRVT14_LSRDPQ4_2

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.042295, elapsed 0.037750, speed up 1.120397.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.place.congestion_effort = high

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 13, DR 956), data (VR 2, GR 25384, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 0.336781, Leakage = 0.008262, Internal = 0.189995, Switching = 0.138524
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.005061, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.025285, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNS = 0.005061, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNHS = 0.025285, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.005, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.025, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.64 (8), Clock std Cell Area (count) = 5.42 (10), Flop Area (count) = 336.46 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.336781, Leakage = 0.008262, Internal = 0.189995, Switching = 0.138524
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.70186, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.70186, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 10.92681, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 10.92681, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.29236, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.29236, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 31.01136, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 31.01136, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.21108, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -4440000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.19742, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.99312, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.24753, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.85593, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -4440000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.25706, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.84748, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.25752, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.89347, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.06483, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.90321, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.08396, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 22200000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.90338, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.11398, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -4440000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.77284, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.57270, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.79136, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 22200000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.06483, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.82222, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -4440000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 31.22169, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 30.77284, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.68254, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.68254, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
2,2| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 42.08088, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 42.08088, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.05033, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.05033, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.94867, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 41.93465, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.00632, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -17760000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 41.93299, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.01601, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -17760000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 41.98365, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.01643, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -17760000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 42.02341, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.75886, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 42.02533, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.76776, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 42.02541, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.80745, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 41.93299, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.95590, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.95778, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.76019, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.76019, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.95779, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.75886, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
2,2| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.17188, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.17188, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.69623, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.69623, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 35.87245, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 35.88014, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 35.92176, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.49118, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.06501, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.49458, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.06693, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.06697, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.53955, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.15477, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.62141, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 35.87245, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.62321, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.62324, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.62704, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.62704, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 36.49118, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.61900, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.61900, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
3,3| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.95487, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.95487, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.85496, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.96204, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -4440000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.85496, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.93949, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.99679, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.50686, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.00636, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.52673, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.00673, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.74438, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.55703, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -13320000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.75341, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 22200000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.74492, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.79292, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -4440000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.74688, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 32.74438, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.74689, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.33700, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.33700, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 33.50686, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = -8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.33662, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.33662, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
3,3| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.85805, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.85805, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.84986, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.84986, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.84039, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.84039, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.82586, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.82586, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.77351, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.77351, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.74562, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.74562, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.74186, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.74186, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.21735, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.21735, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.67190, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.67190, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.66384, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.66384, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.83766, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.83766, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57783, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57783, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57530, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57530, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.82423, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.82423, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.94063, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.94063, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.96420, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.96420, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.91571, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.91571, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57845, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57845, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57593, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.57593, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 8880000, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.90135, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.90135, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.77872, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.77872, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.01867, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 1.01867, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.72286, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.72286, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.71525, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.71525, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.68300, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.68300, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.67990, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.67990, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
1,1| CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.61245, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1
 CDHOLD: value = 0.00000, utd = 1
 CDPOWER: value = 0.61245, utd = 1
--> FOCUS:  CDWNS: value = 0.00000, utd = 1
 AREA: value = 0, utd = 1

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         33
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         15
        # Failed main graph committ          =          0
        # Successful main graph commit      =         18
        # Subgraph evaluation success rate in percent =     0.5455
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =         18
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     1.6614
        # Commit CPU time                 = 00h:00m:01s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.8771
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9977
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     1.5972
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.5712
        # The rest of flow speed up       =     1.4719

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.007353, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.010050, TNHS = 0.000000, NHVP = 0

    Scenario func_slow  WNS = 0.007353, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNHS = 0.010050, TNHS = 0.000000, NHVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNS = 0.007353, TNS = 0.000000, NVP = 0
    Scenario func_slow
       Path Group MY_CLK  WNHS = 0.010050, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.007, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.010, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 3.42 (8), Clock std Cell Area (count) = 5.19 (10), Flop Area (count) = 336.73 (359), Latch Area (count) = 1.33 (2)
CCD-QoR: Power: Total power = 0.334753, Leakage = 0.008231, Internal = 0.189072, Switching = 0.137451
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 3.964607, elapsed 2.460035, speed up 1.611606.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       1570.47  8230870.50        3988              0.27      1659
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       1570.21  8225830.50        3988              0.27      1659
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0       1565.46  8080903.50        3988              0.27      1659

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       1563.01  8030015.00        3988              0.27      1659

Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       1559.64  8013349.00        3977              0.27      1659
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       1559.91  8013569.50        3978              0.27      1659

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       1559.91  8013569.50        3978              0.27      1659
Global-route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00         0       1559.91  8013569.50        3978              0.27      1659


Global-route-opt route preserve complete         CPU:   416 s (  0.12 hr )  ELAPSE:   982 s (  0.27 hr )  MEM-PEAK:  1659 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3351 total shapes.
Layer M2: cached 0 shapes out of 529 total shapes.
Layer M3: cached 0 shapes out of 9475 total shapes.
Cached 0 vias out of 46059 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 171 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3976        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3976
number of references:               171
number of site rows:                 83
number of locations attempted:    85934
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3966 (35008 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.023 um ( 0.04 row height)
rms weighted cell displacement:   0.023 um ( 0.04 row height)
max cell displacement:            0.669 um ( 1.12 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               58
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U4890 (SAEDRVT14_OAI21_0P5)
  Input location: (14.146,36.9)
  Legal location: (14.442,36.3)
  Displacement:   0.669 um ( 1.12 row height)
Cell: gre_mt_inst_8524 (SAEDRVT14_DEL_R2V2_2)
  Input location: (17.402,32.1)
  Legal location: (17.328,32.7)
  Displacement:   0.605 um ( 1.01 row height)
Cell: U3104 (SAEDRVT14_ND2_ECO_1)
  Input location: (4.156,20.7)
  Legal location: (3.786,20.7)
  Displacement:   0.370 um ( 0.62 row height)
Cell: U3817 (SAEDRVT14_AO221_0P5)
  Input location: (44.19,17.1)
  Legal location: (44.486,17.1)
  Displacement:   0.296 um ( 0.49 row height)
Cell: ctmTdsLR_1_1515 (SAEDRVT14_OR3_0P5)
  Input location: (4.748,20.7)
  Legal location: (5.044,20.7)
  Displacement:   0.296 um ( 0.49 row height)
Cell: U4866 (SAEDRVT14_INV_S_0P5)
  Input location: (15.774,29.7)
  Legal location: (16.07,29.7)
  Displacement:   0.296 um ( 0.49 row height)
Cell: U3298 (SAEDRVT14_AN2_MM_0P5)
  Input location: (28.65,9.9)
  Legal location: (28.354,9.9)
  Displacement:   0.296 um ( 0.49 row height)
Cell: U4395 (SAEDRVT14_NR3_ECO_1)
  Input location: (14.516,29.7)
  Legal location: (14.812,29.7)
  Displacement:   0.296 um ( 0.49 row height)
Cell: U3861 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (17.846,32.7)
  Legal location: (18.142,32.7)
  Displacement:   0.296 um ( 0.49 row height)
Cell: U4526 (SAEDRVT14_NR3_1)
  Input location: (14.294,29.7)
  Legal location: (14.072,29.7)
  Displacement:   0.222 um ( 0.37 row height)

Legalization succeeded.
Total Legalizer CPU: 0.285
Total Legalizer Wall Time: 0.286
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   417 s (  0.12 hr )  ELAPSE:   982 s (  0.27 hr )  MEM-PEAK:  1659 MB
rtapi Thread-server 1: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   141 

No. doRoutes           =     1 
No. doUnroutes         =     1 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     1 
No. undoUnroutes       =     1 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtInstUtil: export shapes to signal ndmBlkNet m1_n (ID 0),  maxNumGlinkOut1 = 7, totalGlinkOut = 7 
rtInstUtil: export shapes to signal ndmBlkNet m1_n (id= 0),  maxNumViaOut1 = 8, totalViaOut = 8 
rtInstUtil: export shapes to signal ndmBlkNet halt_n (ID 6),  maxNumGlinkOut1 = 9, totalGlinkOut = 31 
rtInstUtil: export shapes to signal ndmBlkNet halt_n (id= 6),  maxNumViaOut1 = 13, totalViaOut = 40 
rtInstUtil: export shapes to signal ndmBlkNet busak_n (ID 7),  maxNumGlinkOut1 = 18, totalGlinkOut = 49 
rtInstUtil: export shapes to signal ndmBlkNet busak_n (id= 7),  maxNumViaOut1 = 35, totalViaOut = 75 
rtInstUtil: export shapes to signal ndmBlkNet reset_n (ID 32),  maxNumGlinkOut1 = 110, totalGlinkOut = 168 
rtInstUtil: export shapes to signal ndmBlkNet reset_n (id= 32),  maxNumViaOut1 = 147, totalViaOut = 231 
rtInstUtil: export shapes to clk ndmBlkNet MY_CLK (ID 33),  maxNumGlinkOut2 = 11, totalGlinkOut = 179 
rtInstUtil: export shapes to clk ndmBlkNet MY_CLK (id= 33),  maxNumViaOut2 = 71, totalViaOut = 302 
rtInstUtil: export shapes to clk ndmBlkNet ZCTSNET_50 (id= 775),  maxNumViaOut2 = 84, totalViaOut = 2826 
rtInstUtil: export shapes to clk ndmBlkNet ZCTSNET_52 (id= 777),  maxNumViaOut2 = 100, totalViaOut = 2926 
rtInstUtil: export shapes to clk ndmBlkNet ZCTSNET_56 (id= 786),  maxNumViaOut2 = 105, totalViaOut = 3302 
rtInstUtil: export shapes to signal ndmBlkNet HFSNET_20 (ID 1290),  maxNumGlinkOut1 = 121, totalGlinkOut = 3548 
rtInstUtil: export shapes to signal ndmBlkNet HFSNET_20 (id= 1290),  maxNumViaOut1 = 181, totalViaOut = 5802 
rtInstUtil: export shapes to signal ndmBlkNet n3431 (ID 1480),  maxNumGlinkOut1 = 131, totalGlinkOut = 5002 
rtInstUtil: export shapes to signal ndmBlkNet n3431 (id= 1480),  maxNumViaOut1 = 206, totalViaOut = 7809 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : tv80s
Version: S-2021.06-SP5
Date   : Tue Sep 19 16:15:06 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 3463/4004
Ground net VSS                3436/3976
--------------------------------------------------------------------------------
Information: connections of 1081 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5769 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_0P75/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3_ECO_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   40  Alloctr   41  Proc    4 
[End of Read DB] Total (MB): Used   47  Alloctr   49  Proc 5773 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   51  Proc 5773 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4293
Number of nets to route  = 4290
3 nets are partially connected,
 of which 0 are detail routed and 3 are global routed.
4272 nets are fully connected,
 of which 3 are detail routed and 4260 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   51  Alloctr   53  Proc 5773 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  9.06     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   52  Alloctr   54  Proc 5773 
Net Count 4289, Total HPWL 28072 microns
HPWL   0 ~  100 microns: Net Count     4289     Total HPWL      28072 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   52  Alloctr   54  Proc 5773 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  228  Alloctr  230  Proc 5773 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  228  Alloctr  230  Proc 5773 
Initial. Routing result:
Initial. Both Dirs: Overflow =   220 Max = 4 GRCs =   214 (1.43%)
Initial. H routing: Overflow =    33 Max = 3 (GRCs =  1) GRCs =    27 (0.36%)
Initial. V routing: Overflow =   187 Max = 4 (GRCs =  3) GRCs =   187 (2.50%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =   187 Max = 4 (GRCs =  3) GRCs =   187 (2.50%)
Initial. M4         Overflow =    33 Max = 3 (GRCs =  1) GRCs =    27 (0.36%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 29899.36
Initial. Layer M1 wire length = 5.72
Initial. Layer M2 wire length = 32.89
Initial. Layer M3 wire length = 7306.62
Initial. Layer M4 wire length = 7912.41
Initial. Layer M5 wire length = 8270.14
Initial. Layer M6 wire length = 6371.59
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 45028
Initial. Via VIA12SQ_C count = 11710
Initial. Via VIA23SQ_C count = 14180
Initial. Via VIA34SQ_C count = 11814
Initial. Via VIA45SQ count = 4456
Initial. Via VIA56SQ count = 2868
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:15:08 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  228  Alloctr  231  Proc 5773 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =   155 Max = 4 GRCs =   160 (1.07%)
phase1. H routing: Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.12%)
phase1. V routing: Overflow =   146 Max = 4 (GRCs =  1) GRCs =   151 (2.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =   146 Max = 4 (GRCs =  1) GRCs =   151 (2.02%)
phase1. M4         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.12%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 29857.09
phase1. Layer M1 wire length = 5.72
phase1. Layer M2 wire length = 33.39
phase1. Layer M3 wire length = 7332.21
phase1. Layer M4 wire length = 7924.33
phase1. Layer M5 wire length = 8222.46
phase1. Layer M6 wire length = 6338.98
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 44968
phase1. Via VIA12SQ_C count = 11710
phase1. Via VIA23SQ_C count = 14172
phase1. Via VIA34SQ_C count = 11797
phase1. Via VIA45SQ count = 4445
phase1. Via VIA56SQ count = 2844
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Sep 19 16:15:08 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  228  Alloctr  231  Proc 5773 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =   140 Max = 4 GRCs =   148 (0.99%)
phase2. H routing: Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.11%)
phase2. V routing: Overflow =   132 Max = 4 (GRCs =  1) GRCs =   140 (1.87%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =   132 Max = 4 (GRCs =  1) GRCs =   140 (1.87%)
phase2. M4         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.11%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 29866.77
phase2. Layer M1 wire length = 5.72
phase2. Layer M2 wire length = 34.65
phase2. Layer M3 wire length = 7305.00
phase2. Layer M4 wire length = 7918.93
phase2. Layer M5 wire length = 8247.96
phase2. Layer M6 wire length = 6354.52
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 44996
phase2. Via VIA12SQ_C count = 11711
phase2. Via VIA23SQ_C count = 14172
phase2. Via VIA34SQ_C count = 11804
phase2. Via VIA45SQ count = 4450
phase2. Via VIA56SQ count = 2859
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Sep 19 16:15:08 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  228  Alloctr  231  Proc 5773 
Number of partitions: 1 (1 x 1)
phase3. Routing result:
phase3. Both Dirs: Overflow =   129 Max = 4 GRCs =   140 (0.94%)
phase3. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.05%)
phase3. V routing: Overflow =   125 Max = 4 (GRCs =  1) GRCs =   136 (1.82%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =   125 Max = 4 (GRCs =  1) GRCs =   136 (1.82%)
phase3. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.05%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 29881.39
phase3. Layer M1 wire length = 5.72
phase3. Layer M2 wire length = 35.02
phase3. Layer M3 wire length = 7307.25
phase3. Layer M4 wire length = 7909.90
phase3. Layer M5 wire length = 8259.06
phase3. Layer M6 wire length = 6364.45
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 45008
phase3. Via VIA12SQ_C count = 11712
phase3. Via VIA23SQ_C count = 14176
phase3. Via VIA34SQ_C count = 11800
phase3. Via VIA45SQ count = 4454
phase3. Via VIA56SQ count = 2866
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  228  Alloctr  231  Proc 5773 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 40.07 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 35.29 %
Peak    horizontal track utilization = 80.00 %

[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  220  Alloctr  221  Proc    4 
[GR: Done] Total (MB): Used  227  Alloctr  230  Proc 5773 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    4 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5773 

Global-route-opt Incremental Global-routing complete  CPU:   419 s (  0.12 hr )  ELAPSE:   985 s (  0.27 hr )  MEM-PEAK:  1659 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4293 nets, 4286 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.505882
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4291, routed nets = 4291, across physical hierarchy nets = 0, parasitics cached nets = 4291, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Total 0.0400 seconds to load 3976 cell instances into cellmap
Moveable cells: 3966; Application fixed cells: 10; Macro cells: 0; User fixed cells: 0
0 out of 4280 data nets is detail routed, 11 out of 11 clock nets are detail routed and total 4291 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6537, cell height 0.6000, cell area 0.3922 for total 3976 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (9000 9000) (512200 507000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7200
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7200
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7200
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_0P75/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3_ECO_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  9.06     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Created 2 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 1: startup 
rtapi Thread-server 0: startup 
Mgr Thread-server 1: Ctor 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 19 Iter  1         0.03        0.03      0.00         7       1559.55  8012302.00        3976              0.27      1659
Global-route-opt optimization Phase 19 Iter  2         0.03        0.03      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 19 Iter  3         0.03        0.03      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 19 Iter  4         0.03        0.03      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 19 Iter  5         0.03        0.03      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 19 Iter  6         0.03        0.03      0.00         0       1559.42  8012532.50        3976              0.27      1659

Global-route-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter  6         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter  7         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter  8         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter  9         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter 10         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 20 Iter 11         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659

Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design tv80s  (NEX-011)
Information: r = 1.666667 ohm/um, via_r = 0.347222 ohm/cut, c = 0.168202 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.572501 ohm/um, via_r = 0.347222 ohm/cut, c = 0.158681 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         0       1559.42  8012532.50        3976              0.27      1659
Global-route-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0       1559.59  8014494.50        3976              0.27      1659
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Global-route-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0       1559.59  8014494.50        3976              0.27      1659
Corner Scaling is off, multiplier is 1.000000
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
bmap: stepx = 30000
Core Area = 18 X 18 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Using default layer M6
nplLib: sample lib cell area 6.038400
nplLib: sample lib cell leakage 0.000033
maxCornerId = 1
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
Global-route-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0       1559.59  8014494.50        3976              0.27      1659
Global-route-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         0       1559.59  8014494.50        3976              0.27      1659

Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       1559.59  8014494.50        3976              0.27      1659
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0       1559.59  8014494.50        3976              0.27      1659

Global-route-opt optimization complete                 0.00        0.00      0.00         0       1559.59  8014494.50        3976              0.27      1659

Global-route-opt route preserve complete         CPU:   426 s (  0.12 hr )  ELAPSE:   990 s (  0.27 hr )  MEM-PEAK:  1659 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2908 total shapes.
Layer M2: cached 0 shapes out of 473 total shapes.
Layer M3: cached 0 shapes out of 9388 total shapes.
Cached 0 vias out of 45740 total vias.

Legalizing Top Level Design tv80s ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M8 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer M9 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer MRDL is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 173 ref cells (50 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2505.94         3976        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3976
number of references:               173
number of site rows:                 83
number of locations attempted:    85673
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3966 (35009 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.002 um ( 0.00 row height)
rms weighted cell displacement:   0.002 um ( 0.00 row height)
max cell displacement:            0.074 um ( 0.12 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                2
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U4973 (SAEDRVT14_AOI21_0P75)
  Input location: (19.918,10.5)
  Legal location: (19.992,10.5)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmTdsLR_2_1726 (SAEDRVT14_AOI21_1P5)
  Input location: (19.326,10.5)
  Legal location: (19.252,10.5)
  Displacement:   0.074 um ( 0.12 row height)
Cell: U4475 (SAEDRVT14_AN2_0P5)
  Input location: (16.81,30.3)
  Legal location: (16.81,30.3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_1593 (SAEDRVT14_AN2_0P5)
  Input location: (11.482,25.5)
  Legal location: (11.482,25.5)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_1_7968 (SAEDRVT14_AN2_0P5)
  Input location: (13.702,27.9)
  Legal location: (13.702,27.9)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U4484 (SAEDRVT14_AN2_0P5)
  Input location: (13.184,39.3)
  Legal location: (13.184,39.3)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3357 (SAEDRVT14_AN2_0P5)
  Input location: (25.098,23.1)
  Legal location: (25.098,23.1)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U25 (SAEDRVT14_ADDH_0P5)
  Input location: (32.202,12.9)
  Legal location: (32.202,12.9)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_548/U21 (SAEDRVT14_ADDH_0P5)
  Input location: (33.682,11.7)
  Legal location: (33.682,11.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_tv80_core_add_380/U1_1_2 (SAEDRVT14_ADDH_0P5)
  Input location: (49.148,20.7)
  Legal location: (49.148,20.7)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.266
Total Legalizer Wall Time: 0.267
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   426 s (  0.12 hr )  ELAPSE:   990 s (  0.27 hr )  MEM-PEAK:  1659 MB
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 1: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     1 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtInstUtil: export shapes to signal ndmBlkNet n2204 (ID 493),  maxNumGlinkOut1 = 7, totalGlinkOut = 7 
rtInstUtil: export shapes to signal ndmBlkNet n2204 (id= 493),  maxNumViaOut1 = 12, totalViaOut = 12 
rtInstUtil: export shapes to signal ndmBlkNet n2746 (ID 890),  maxNumGlinkOut1 = 17, totalGlinkOut = 42 
rtInstUtil: export shapes to signal ndmBlkNet n2746 (id= 890),  maxNumViaOut1 = 21, totalViaOut = 69 
rtInstUtil: export shapes to signal ndmBlkNet HFSNET_20 (ID 1290),  maxNumGlinkOut1 = 109, totalGlinkOut = 181 
rtInstUtil: export shapes to signal ndmBlkNet HFSNET_20 (id= 1290),  maxNumViaOut1 = 160, totalViaOut = 277 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : tv80s
Version: S-2021.06-SP5
Date   : Tue Sep 19 16:15:14 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 4004/4004
Ground net VSS                3976/3976
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block tv80s are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5641 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer M8 does not have a preferred direction, assigning to horizontal. (ZRT-025)
Warning: Layer M9 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Layer MRDL does not have a preferred direction, assigning to horizontal. (ZRT-025)
Cell Min-Routing-Layer = M3
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_FDPMQ_1/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_0P5/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN3_0P75/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_0P5/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI221_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_EO4_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI221_1/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_10/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_12/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_4/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_6/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOLVLUBUF_IY2V1_8/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI33_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQB_V2LP_2/QN has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LDNQ_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_0P75/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3_ECO_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   40  Alloctr   41  Proc    4 
[End of Read DB] Total (MB): Used   47  Alloctr   49  Proc 5645 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,52.12,51.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 5645 
Warning: Secondary PG net VDD has no power stripe, skip to route. (ZRT-143)
Warning: Power net VDD has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 4293
Number of nets to route  = 4289
4291 nets are fully connected,
 of which 4 are detail routed and 4279 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   51  Alloctr   52  Proc 5645 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  9.06     on layer (2)    M2
Average gCell capacity  8.16     on layer (3)    M3
Average gCell capacity  7.99     on layer (4)    M4
Average gCell capacity  5.03     on layer (5)    M5
Average gCell capacity  4.93     on layer (6)    M6
Average gCell capacity  5.03     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.20  on layer (1)    M1
Average number of tracks per gCell 9.90  on layer (2)    M2
Average number of tracks per gCell 8.20  on layer (3)    M3
Average number of tracks per gCell 8.02  on layer (4)    M4
Average number of tracks per gCell 5.06  on layer (5)    M5
Average number of tracks per gCell 4.95  on layer (6)    M6
Average number of tracks per gCell 5.06  on layer (7)    M7
Average number of tracks per gCell 4.95  on layer (8)    M8
Average number of tracks per gCell 5.06  on layer (9)    M9
Average number of tracks per gCell 0.99  on layer (10)   MRDL
Number of gCells = 74820
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   52  Alloctr   53  Proc 5645 
Net Count 4288, Total HPWL 28012 microns
HPWL   0 ~  100 microns: Net Count     4288     Total HPWL      28012 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   52  Alloctr   54  Proc 5645 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  228  Alloctr  230  Proc 5645 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  228  Alloctr  230  Proc 5645 
Initial. Routing result:
Initial. Both Dirs: Overflow =   131 Max = 4 GRCs =   141 (0.94%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.05%)
Initial. V routing: Overflow =   127 Max = 4 (GRCs =  1) GRCs =   137 (1.83%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =   127 Max = 4 (GRCs =  1) GRCs =   137 (1.83%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.05%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 29878.17
Initial. Layer M1 wire length = 5.72
Initial. Layer M2 wire length = 35.02
Initial. Layer M3 wire length = 7305.32
Initial. Layer M4 wire length = 7908.89
Initial. Layer M5 wire length = 8258.93
Initial. Layer M6 wire length = 6364.30
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 45005
Initial. Via VIA12SQ_C count = 11712
Initial. Via VIA23SQ_C count = 14175
Initial. Via VIA34SQ_C count = 11798
Initial. Via VIA45SQ count = 4454
Initial. Via VIA56SQ count = 2866
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Sep 19 16:15:15 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  228  Alloctr  230  Proc 5645 
Number of partitions: 1 (1 x 1)
phase1. Routing result:
phase1. Both Dirs: Overflow =   126 Max = 4 GRCs =   138 (0.92%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. V routing: Overflow =   123 Max = 4 (GRCs =  1) GRCs =   135 (1.80%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =   123 Max = 4 (GRCs =  1) GRCs =   135 (1.80%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 29871.76
phase1. Layer M1 wire length = 5.72
phase1. Layer M2 wire length = 35.02
phase1. Layer M3 wire length = 7335.30
phase1. Layer M4 wire length = 7918.96
phase1. Layer M5 wire length = 8228.87
phase1. Layer M6 wire length = 6347.89
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 44979
phase1. Via VIA12SQ_C count = 11712
phase1. Via VIA23SQ_C count = 14175
phase1. Via VIA34SQ_C count = 11795
phase1. Via VIA45SQ count = 4444
phase1. Via VIA56SQ count = 2853
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Sep 19 16:15:15 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  228  Alloctr  230  Proc 5645 
Number of partitions: 1 (1 x 1)
phase2. Routing result:
phase2. Both Dirs: Overflow =   126 Max = 4 GRCs =   138 (0.92%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase2. V routing: Overflow =   123 Max = 4 (GRCs =  1) GRCs =   135 (1.80%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =   123 Max = 4 (GRCs =  1) GRCs =   135 (1.80%)
phase2. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 29876.81
phase2. Layer M1 wire length = 5.72
phase2. Layer M2 wire length = 35.02
phase2. Layer M3 wire length = 7308.33
phase2. Layer M4 wire length = 7915.01
phase2. Layer M5 wire length = 8258.62
phase2. Layer M6 wire length = 6354.12
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 44994
phase2. Via VIA12SQ_C count = 11711
phase2. Via VIA23SQ_C count = 14174
phase2. Via VIA34SQ_C count = 11798
phase2. Via VIA45SQ count = 4450
phase2. Via VIA56SQ count = 2861
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Sep 19 16:15:16 2023
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  228  Alloctr  230  Proc 5645 
Number of partitions: 1 (1 x 1)
phase3. Routing result:
phase3. Both Dirs: Overflow =   126 Max = 4 GRCs =   138 (0.92%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase3. V routing: Overflow =   123 Max = 4 (GRCs =  1) GRCs =   135 (1.80%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =   123 Max = 4 (GRCs =  1) GRCs =   135 (1.80%)
phase3. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 29879.59
phase3. Layer M1 wire length = 5.72
phase3. Layer M2 wire length = 35.02
phase3. Layer M3 wire length = 7303.47
phase3. Layer M4 wire length = 7904.43
phase3. Layer M5 wire length = 8264.47
phase3. Layer M6 wire length = 6366.50
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 45005
phase3. Via VIA12SQ_C count = 11711
phase3. Via VIA23SQ_C count = 14174
phase3. Via VIA34SQ_C count = 11796
phase3. Via VIA45SQ count = 4459
phase3. Via VIA56SQ count = 2865
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  228  Alloctr  230  Proc 5645 
Number of partitions: 1 (1 x 1)

Congestion utilization per direction:
Average vertical track utilization   = 40.07 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 35.28 %
Peak    horizontal track utilization = 80.00 %

[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  220  Alloctr  221  Proc    4 
[GR: Done] Total (MB): Used  227  Alloctr  229  Proc 5645 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    4 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5645 

Global-route-opt Incremental Global-routing complete  CPU:   428 s (  0.12 hr )  ELAPSE:   992 s (  0.28 hr )  MEM-PEAK:  1659 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  3.893036300933  9.863584320653  6.078410264085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578893224  7.565852468112  2.191280924498  0.963021441094  2.700149643881  3.840405064440
3.750206080161  7.663452126776  6.212205441437  7.759698673967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205139512169  8.967855848268  1.183870911799  3.334723708244  5.867600931622  7.173849385364
9.669819926763  7.591481621564  7.632100677743  7.679098263326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403922173631  6.828356094054  4.100365887912  1.274005889655  4.570747853063  5.624823808820
7.826857280670  4.759137792740  5.409021200854  2.609843852834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119817446103  6.870976862107  1.581720186578  7.486338122107  9.584563669756  2.041772387119
3.921160879026  0.650488169441  9.472458489505  3.368494894994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.282334708426  8.142747010885  4.607481065224  8.244465494567  3.504825705451
1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.547908325254  7.515094459388  0.649610009371  1.017033743513  5.811564666269
5.826730883342  4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.175558221353  5.407610493999  2.804411277518  1.265302752200  0.417715313533
1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.580875679434  9.324363970468  1.551487789997  2.300500902625  0.754630030179
1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.157613337138  0.413671926059  3.309208998619  7.452790906103  1.902872924529
5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.421354357803  8.173887289651  9.287565574418  7.540403748505  0.000308317956
5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.842282946462  3.950111170925  0.221514738718  4.029611014242  9.406614096875
2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.980937725967  8.473014723465  3.056005840238  7.977152703284  5.095842059611
1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.115749717907  8.063473903736  4.288928987880  5.817920023007  2.343584122627
0.037326705045  0.494780240392  8.173631613985  2.544054510021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.729378760982  3.652980363922  2.538962438167  6.652911618747  4.022440051365
6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.703733236848  4.394049342580  1.549317386014  9.244453800010  4.051646909534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.509629211785  2.772738784182  2.637949916996  9.532708052994  6.656217409097
9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.719663811214  2.422672621620  6.782491882351  9.141629635616  1.286648902201
9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.913894143680  1.055188757654  4.124512221230  5.316611500762  7.270167430810
7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.956906893790  9.893757803185  2.642832702020  9.208465597847  1.495162846745
7.734047317630  4.721421983773  0.740044435322  4.637138841352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696436740  3.904914909364  1.515857696138  6.156763294424  6.976651123956  5.921031380218
9.647382389440  1.463832453161  0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445538746  1.457745371786  3.901848691152  4.310754680093  3.986344550985  1.607866296408
5.274420834112  3.831811560490  7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657979322  4.588888041811  2.219268451934  6.096660014109  4.270015444388  1.384099906444
0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.628274589826  8.118427468425  7.333730240824  4.586761573162  2.717333338536
4.966981999976  1.759148734708  7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.414324604405  4.410176955047  0.127768458965  5.457075265306  3.562431780882
0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.419586681210  7.158212485903  6.748991782210  7.958457846975  6.204126638711
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
Information: Design tv80s has 4293 nets, 4285 global routed, 6 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.505882
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'tv80s'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4291, routed nets = 4291, across physical hierarchy nets = 0, parasitics cached nets = 4291, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: MY_CLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8014494.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8014494.50      1559.59       3976         16        549
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 8014494.50      1559.59       3976

Global-route-opt command complete                CPU:   429 s (  0.12 hr )  ELAPSE:   993 s (  0.28 hr )  MEM-PEAK:  1659 MB
Global-route-opt command statistics  CPU=57 sec (0.02 hr) ELAPSED=40 sec (0.01 hr) MEM-PEAK=1.620 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2023-09-19 16:15:17 / Session: 0.28 hr / Command: 0.04 hr / Memory: 1659 MB (FLW-8100)
1
create_pg_std_cell_conn_pattern std_rail_pattern -layers {M1}
Successfully create standard cell rail pattern std_rail_pattern.
set_pg_strategy strategy -core -pattern {{name: std_rail_pattern}{nets: {VDD VSS}}}
Successfully set PG strategy strategy.
compile_pg -strategies strategy
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy strategy.
Loading library and design information.
Number of Standard Cells: 3976
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy strategy.
DRC checking and fixing for standard cell rail strategy strategy.
Number of threads: 2
Number of partitions: 8
Direction of partitions: horizontal
Number of wires: 84
Checking DRC for 84 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 84 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 84 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
#connect_pg_net -net $NDM_POWER_NET [get_pins -hierarchical "*/VDD"]
#connect_pg_net -net $NDM_GROUND_NET [get_pins -hierarchical "*/VSS"]
connect_pg_net -net VDD [get_pins -hier -quiet */VDD]
connect_pg_net -net VSS [get_pins -hier -quiet */VSS]
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : tv80s
Version: S-2021.06-SP5
Date   : Tue Sep 19 16:15:17 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 4004/4004
Ground net VSS                3976/3976
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
############################################################
#create_routing_rule ROUTE_RULES_1 #  -widths {M3 0.2 M4 0.2 } #  -spacings {M3 0.42 M4 0.63 }
#set_clock_routing_rules -rules CLK_SPACING -min_routing_layer M2 -max_routing_layer M4
#set_clock_tree_options -target_latency 0.000 -target_skew 0.000 
#set_clock_tree_options -target_skew 0.3
#set_clock_transition -max 0.15
#write_verilog ../results/${DESIGN}.cts.gate.v
#write_verilog ${RESULTS_DIR}/${DESIGN}.cts.gate.v
#write_verilog ${RESULTS_DIR}/${ver_name}.cts.gate.v
ungroup -all -flatten
1
define_name_rules verilog -remove_port_bus -remove_internal_net_bus
1
write_verilog ./results/${ver_name}/${ver_name}.cts.gate.v
1
write_verilog -split_bus -include { scalar_wire_declarations } ./results/${ver_name}/${DESIGN}.v
1
report_qor > ./reports/${ver_name}/${ver_name}.clock_qor.rpt
report_clock_timing  -type skew > results/$ver_name/${ver_name}.clock_skew.rpt
report_congestion -rerun_global_router -mode global_route_cell_edge_based -layers [get_layers -filter "layer_type==interconnect"] > ./results/$ver_name/congestion_cts.txt
save_block -as ${DESIGN}_2_cts
Information: Saving 'tv80_0.60_0.90:tv80s.design' to 'tv80_0.60_0.90:tv80_2_cts.design'. (DES-028)
1
############################################################
#####                    PDN SYNTH                    ######
############################################################
source -e -v ${ICC_DIR}/scripts/PDN.tcl
set STRAP_WIDTH_M3 0.1
0.1
set STRAP_WIDTH_M4 0.1
0.1
set STRAP_WIDTH_M5 0.1
0.1
set STRAP_WIDTH_M6 0.1
0.1
set STRAP_WIDTH_M7 0.1
0.1
set VDD_VSS_PITCH 0.5 ;#max. width < 0.5
0.5
set STRAP_PITCH 6.0
6.0
set START_VDD [expr $STRAP_PITCH/2]
3.0
set START_VSS [expr $START_VDD+$VDD_VSS_PITCH]
3.5
set layout_bbox [get_attr [get_designs] boundary_bbox]
{0.0000 0.0000} {52.1200 51.6000}
set layout_llx [lindex [lindex $layout_bbox 0] 0]
0.0000
set layout_lly [lindex [lindex $layout_bbox 0] 1]
0.0000
set layout_urx [lindex [lindex $layout_bbox 1] 0]
52.1200
set layout_ury [lindex [lindex $layout_bbox 1] 1]
51.6000
create_pg_strap -net VDD -layer M3 -direction vertical -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VDD -stop $layout_urx -pitch $STRAP_PITCH -width $STRAP_WIDTH_M3 -low_end $layout_lly -high_end $layout_ury
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 0 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VSS -layer M3 -direction vertical -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VSS -stop $layout_urx -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M3 -low_end $layout_lly -high_end $layout_ury
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 0 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VDD -layer M4 -direction horizontal -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VDD -stop $layout_ury -pitch $STRAP_PITCH -width $STRAP_WIDTH_M4 -low_end $layout_llx -high_end $layout_urx
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VSS -layer M4 -direction horizontal -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VSS -stop $layout_ury -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M4 -low_end $layout_llx -high_end $layout_urx
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VDD -layer M5 -direction vertical -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VDD -stop $layout_urx -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M5 -low_end $layout_lly -high_end $layout_ury
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VSS -layer M5 -direction vertical -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VSS -stop $layout_urx -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M5 -low_end $layout_lly -high_end $layout_ury
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VDD -layer M6 -direction horizontal -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VDD -stop $layout_ury -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M6 -low_end $layout_llx -high_end $layout_urx
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VSS -layer M6 -direction horizontal -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VSS -stop $layout_ury -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M6 -low_end $layout_llx -high_end $layout_urx
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VDD -layer M7 -direction vertical -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VDD -stop $layout_urx -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M7 -low_end $layout_lly -high_end $layout_ury
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_strap -net VSS -layer M7 -direction vertical -drc no_check -via_rule {{intersection: adjacent}}                   -start $START_VSS -stop $layout_ury -pitch $STRAP_PITCH  -width $STRAP_WIDTH_M7 -low_end $layout_lly -high_end $layout_ury
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Committed 9 wires.
Committed 81 vias.
Overall runtime: 0 seconds.
Successfully created PG wire.
1
create_pg_via -nets {VDD VSS} -from_layers M3 -to_layers M1 -drc no_check
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 102 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 714 intersections starts
Via instantiation runtime: 0 seconds.
Committed 1428 vias.
Committing vias takes 0.00 seconds.
Overall runtime: 0 seconds.
Successfully created PG Vias.
1
create_pg_std_cell_conn_pattern std_rail_pattern -layers {M1}
Pattern std_rail_pattern exists and is re-defined.
Successfully create standard cell rail pattern std_rail_pattern.
set_pg_strategy strategy -core -pattern {{name: std_rail_pattern}{nets: {VDD VSS}}}
Strategy strategy exists and is re-defined for the current design.
Successfully set PG strategy strategy.
compile_pg -strategies strategy -ignore_drc 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy strategy.
Loading library and design information.
Number of Standard Cells: 3976
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy strategy.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 84 wires.
Committing wires takes 0.00 seconds.
Committed 8568 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
connect_pg_net -net VDD [get_pins -hier -quiet */VDD]
connect_pg_net -net VSS [get_pins -hier -quiet */VSS]
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : tv80s
Version: S-2021.06-SP5
Date   : Tue Sep 19 16:15:22 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 4004/4004
Ground net VSS                3976/3976
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Loading cell instances...
Number of Standard Cells: 3976
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 129
Number of VDD Vias: 5616
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 129
Number of VSS Vias: 5028
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
save_block -as ${DESIGN}_3_pdn
Information: Saving 'tv80_0.60_0.90:tv80s.design' to 'tv80_0.60_0.90:tv80_3_pdn.design'. (DES-028)
1
set save_file "./results/$ver_name/clock_nets.txt"
./results/tv80_0.60_0.90/clock_nets.txt
set clk_nets [get_nets -filter { net_type =~ "clock" or net_type =~ "power" or net_type =~ "ground" } ]
{MY_CLK net1618 net1620 ZCTSNET_50 ZCTSNET_51 ZCTSNET_52 ZCTSNET_53 ZCTSNET_54 ZCTSNET_55 ZCTSNET_56 ZCTSNET_57 VDD VSS}
report_nets -significant_digits 3 -physical -nosplit $clk_nets > $save_file
#write_parasitics -output  ./results/${DESIGN}
#write_sdc -output ./results/${DESIGN}.sdc
#write_sdf ./results/${DESIGN}.sdf
write_parasitics -output  ./results/$ver_name/${DESIGN}
Information: Design tv80s has 4293 nets, 4285 global routed, 6 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: extract design tv80s
NEX: gr/dr coup map average coverRate for layer#1: 0.749020
Information: build GR coup map successfully (NEX-012)
Information: The stitching and editing of coupling caps is turned OFF for design 'tv80_0.60_0.90:tv80s.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./results/tv80_0.60_0.90/tv80.tlup_max_125.spef 
spefName ./results/tv80_0.60_0.90/tv80.tlup_max_125.spef, corner name slow 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: SPEF output -mt with 2 threads (NEX-014)
NEX: write_parasitics command finished
write_sdc -output ./results/$ver_name/${DESIGN}.sdc
1
write_sdf ./results/$ver_name/${DESIGN}.sdf
1
write_def -include_tech_via_definitions -include {nets cells specialnets vias rows_tracks ports} ./results/$ver_name/${DESIGN}.def ;#add ports
****************************************
Report : Data Mismatches
Version: S-2021.06-SP5
Date   : Tue Sep 19 16:15:23 2023
****************************************
No mismatches exist on the design.

==============================
Library : saed14sram_ss0p72v125c
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_physical_port            56            56        0
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 83
TRACKS                         : 20
VIAS                           : 112
COMPONENTS                     : 3976
PINS                           : 48
PINPROPERTIES                  : 46
SPECIALNETS                    : 11
NETS                           : 4291
1
write_lef -design ${DESIGN}_3_pdn -slice_polygon ./results/$ver_name/${DESIGN}.lef
Information: The command 'write_lef' cleared the undo history. (UNDO-016)
Using libraries: tv80_0.60_0.90 saed14rvt_dlvl_ss0p72v125c_i0p72v saed14rvt_pg_ss0p72v125c saed14rvt_ss0p72v125c saed14rvt_ulvl_ss0p72v125c_i0p72v saed14sram_ss0p72v125c saed14rvt_frame_timing_ccs saed14sram_ss0p72v125c_physical_only EXPLORE_physical_only
Visiting block tv80_0.60_0.90:tv80_3_pdn.design
Design 'tv80s' was successfully linked.
Warning: Use defaultWidth 0.034 as the WRONGDIRECTION width for layer 'M1'. (LEFW-007)
Warning: Use defaultWidth 0.034 as the WRONGDIRECTION width for layer 'M2'. (LEFW-007)
Warning: Use defaultWidth 0.034 as the WRONGDIRECTION width for layer 'M3'. (LEFW-007)
Warning: Use defaultWidth 0.06 as the WRONGDIRECTION width for layer 'M4'. (LEFW-007)
Warning: Use defaultWidth 0.06 as the WRONGDIRECTION width for layer 'M5'. (LEFW-007)
Warning: Use defaultWidth 0.06 as the WRONGDIRECTION width for layer 'M6'. (LEFW-007)
Warning: Use defaultWidth 0.06 as the WRONGDIRECTION width for layer 'M7'. (LEFW-007)
Warning: Use defaultWidth 0.06 as the WRONGDIRECTION width for layer 'M8'. (LEFW-007)
Warning: Use defaultWidth 0.06 as the WRONGDIRECTION width for layer 'M9'. (LEFW-007)
Warning: Use defaultWidth 2 as the WRONGDIRECTION width for layer 'MRDL'. (LEFW-007)
1
update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2023-09-19 16:15:23 / Session: 0.28 hr / Command: 0.00 hr / Memory: 1659 MB (FLW-8100)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2023-09-19 16:15:23 / Session: 0.28 hr / Command: 0.00 hr / Memory: 1659 MB (FLW-8100)
1
write_timing_file -output ./results/$ver_name/${DESIGN}.timing
1
#report_congestion -rerun_global_router -mode global_route_cell_edge_based -layers {M1 M2 M3 M4} > ./results/$ver_name/congestion_before_route.txt
report_congestion -rerun_global_router -mode global_route_cell_edge_based -layers [get_layers -filter "layer_type==interconnect"] > ./results/$ver_name/congestion_cts_pdn.txt
set signal_nets [get_nets -filter { net_type =~ "signal" }]
{m1_n mreq_n iorq_n rd_n wr_n rfsh_n halt_n busak_n A_15_ A_14_ A_13_ A_12_ A_11_ A_10_ A_9_ A_8_ A_7_ A_6_ A_5_ A_4_ A_3_ A_2_ A_1_ A_0_ do_7_ do_6_ do_5_ do_4_ do_3_ do_2_ do_1_ do_0_ reset_n wait_n int_n nmi_n busrq_n di_7_ di_6_ di_5_ di_4_ di_3_ di_2_ di_1_ di_0_ di_reg_7__CDR1 di_reg_6__CDR1 di_reg_5__CDR1 di_reg_4__CDR1 di_reg_3__CDR1 di_reg_2__CDR1 di_reg_1__CDR1 di_reg_0__CDR1 mcycle_0_ tstate_2_ tstate_1_ tstate_0_ N36 i_tv80_core_N1450 i_tv80_core_N1441 i_tv80_core_N1440 i_tv80_core_Auto_Wait_t2 i_tv80_core_Pre_XY_F_M_0_ i_tv80_core_Pre_XY_F_M_1_ i_tv80_core_Oldnmi_n i_tv80_core_INT_s i_tv80_core_BusReq_s i_tv80_core_N1222 i_tv80_core_N1221 i_tv80_core_N1220 i_tv80_core_N1219 i_tv80_core_N1218 i_tv80_core_N1217 i_tv80_core_N1216 i_tv80_core_N1215 i_tv80_core_N1214 i_tv80_core_N1213 i_tv80_core_N1212 i_tv80_core_N1211 i_tv80_core_N1210 i_tv80_core_N1209 i_tv80_core_N1208 i_tv80_core_N1207 i_tv80_core_RegBusB_0_ i_tv80_core_RegBusB_1_ i_tv80_core_RegBusB_2_ i_tv80_core_RegBusB_3_ i_tv80_core_RegBusB_4_ i_tv80_core_RegBusB_5_ i_tv80_core_RegBusB_6_ i_tv80_core_RegBusB_7_ i_tv80_core_RegBusB_8_ i_tv80_core_RegBusB_9_ i_tv80_core_RegBusB_10_ i_tv80_core_RegBusB_11_ i_tv80_core_RegBusB_12_ i_tv80_core_RegBusB_13_ i_tv80_core_RegBusB_15_ i_tv80_core_RegBusA_0_ i_tv80_core_RegBusA_1_ ...}
report_nets -connections -significant_digits 3 -physical -nosplit $signal_nets > ./results/$ver_name/signal_nets_before_route.txt
# PLOC file
set ploc_file [open ./results/$ver_name/${DESIGN}.ploc w]
file41
set all_power_vias [ filter_collection [get_vias -filter "upper_layer_name==M7"] "net_type==power" ] ;#M7 top
{VIA_S_46223 VIA_S_46224 VIA_S_46225 VIA_S_46226 VIA_S_46227 VIA_S_46228 VIA_S_46229 VIA_S_46230 VIA_S_46231 VIA_S_46232 VIA_S_46233 VIA_S_46234 VIA_S_46235 VIA_S_46236 VIA_S_46237 VIA_S_46238 VIA_S_46239 VIA_S_46240 VIA_S_46241 VIA_S_46242 VIA_S_46243 VIA_S_46244 VIA_S_46245 VIA_S_46246 VIA_S_46247 VIA_S_46248 VIA_S_46249 VIA_S_46250 VIA_S_46251 VIA_S_46252 VIA_S_46253 VIA_S_46254 VIA_S_46255 VIA_S_46256 VIA_S_46257 VIA_S_46258 VIA_S_46259 VIA_S_46260 VIA_S_46261 VIA_S_46262 VIA_S_46263 VIA_S_46264 VIA_S_46265 VIA_S_46266 VIA_S_46267 VIA_S_46268 VIA_S_46269 VIA_S_46270 VIA_S_46271 VIA_S_46272 VIA_S_46273 VIA_S_46274 VIA_S_46275 VIA_S_46276 VIA_S_46277 VIA_S_46278 VIA_S_46279 VIA_S_46280 VIA_S_46281 VIA_S_46282 VIA_S_46283 VIA_S_46284 VIA_S_46285 VIA_S_46286 VIA_S_46287 VIA_S_46288 VIA_S_46289 VIA_S_46290 VIA_S_46291 VIA_S_46292 VIA_S_46293 VIA_S_46294 VIA_S_46295 VIA_S_46296 VIA_S_46297 VIA_S_46298 VIA_S_46299 VIA_S_46300 VIA_S_46301 VIA_S_46302 VIA_S_46303 VIA_S_47872 VIA_S_47878 VIA_S_47884 VIA_S_47890 VIA_S_47896 VIA_S_47902 VIA_S_47908 VIA_S_47914 VIA_S_47920 VIA_S_47980 VIA_S_47986 VIA_S_47992 VIA_S_47998 VIA_S_48004 VIA_S_48010 VIA_S_48016 VIA_S_48022 VIA_S_48028 VIA_S_48088 ...}
set all_ground_vias [ filter_collection [get_vias -filter "upper_layer_name==M7"] "net_type==ground" ]
{VIA_S_46304 VIA_S_46305 VIA_S_46306 VIA_S_46307 VIA_S_46308 VIA_S_46309 VIA_S_46310 VIA_S_46311 VIA_S_46312 VIA_S_46313 VIA_S_46314 VIA_S_46315 VIA_S_46316 VIA_S_46317 VIA_S_46318 VIA_S_46319 VIA_S_46320 VIA_S_46321 VIA_S_46322 VIA_S_46323 VIA_S_46324 VIA_S_46325 VIA_S_46326 VIA_S_46327 VIA_S_46328 VIA_S_46329 VIA_S_46330 VIA_S_46331 VIA_S_46332 VIA_S_46333 VIA_S_46334 VIA_S_46335 VIA_S_46336 VIA_S_46337 VIA_S_46338 VIA_S_46339 VIA_S_46340 VIA_S_46341 VIA_S_46342 VIA_S_46343 VIA_S_46344 VIA_S_46345 VIA_S_46346 VIA_S_46347 VIA_S_46348 VIA_S_46349 VIA_S_46350 VIA_S_46351 VIA_S_46352 VIA_S_46353 VIA_S_46354 VIA_S_46355 VIA_S_46356 VIA_S_46357 VIA_S_46358 VIA_S_46359 VIA_S_46360 VIA_S_46361 VIA_S_46362 VIA_S_46363 VIA_S_46364 VIA_S_46365 VIA_S_46366 VIA_S_46367 VIA_S_46368 VIA_S_46369 VIA_S_46370 VIA_S_46371 VIA_S_46372 VIA_S_46373 VIA_S_46374 VIA_S_46375 VIA_S_46376 VIA_S_46377 VIA_S_46378 VIA_S_46379 VIA_S_46380 VIA_S_46381 VIA_S_46382 VIA_S_46383 VIA_S_46384 VIA_S_52402 VIA_S_52408 VIA_S_52414 VIA_S_52420 VIA_S_52426 VIA_S_52432 VIA_S_52438 VIA_S_52444 VIA_S_52498 VIA_S_52504 VIA_S_52510 VIA_S_52516 VIA_S_52522 VIA_S_52528 VIA_S_52534 VIA_S_52540 VIA_S_52594 VIA_S_52600 VIA_S_52606 ...}
set count_power_pad 0
0
set count_ground_pad 0
0
foreach_in_collection itr ${all_power_vias} {
    set via_name         [ get_attribute ${itr} name ]
    set via_center       [ get_attribute ${itr} origin ]
    set via_center_x [ lindex ${via_center} 0 ]
    set via_center_y [ lindex ${via_center} 1 ]
    puts ${ploc_file} "VDD${count_power_pad} ${via_center_x} ${via_center_y} M7 POWER"
    set count_power_pad [ expr ${count_power_pad} + 1 ]
}
foreach_in_collection itr ${all_ground_vias} {
    set via_name         [ get_attribute ${itr} name ]
    set via_center       [ get_attribute ${itr} origin ]
    set via_center_x [ lindex ${via_center} 0 ]
    set via_center_y [ lindex ${via_center} 1 ]
    puts ${ploc_file} "VSS${count_ground_pad} ${via_center_x} ${via_center_y} M7 GROUND"
    set count_ground_pad [ expr ${count_ground_pad} + 1 ]
}
close ${ploc_file}
close_blocks -force
Closing block 'tv80_0.60_0.90:tv80s.design'
Information: The net parasitics of block tv80s are cleared. (TIM-123)
1
close_lib
Closing library 'tv80_0.60_0.90'
1
exit
Maximum memory usage for this session: 1659.20 MB
Maximum memory usage for this session including child processes: 2027.61 MB
CPU usage for this session:    429 seconds (  0.12 hours)
Elapsed time for this session:   1008 seconds (  0.28 hours)
Thank you for using IC Compiler II.

