
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/{C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.cache/ip} 
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_decimator_DualChannel_0_0/system_decimator_DualChannel_0_0.dcp' for cell 'system_i/decimator_DualChannel_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_inputCalibration_0_0/system_inputCalibration_0_0.dcp' for cell 'system_i/DataAcquisition/inputCalibration_A'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_inputCalibration_A_0/system_inputCalibration_A_0.dcp' for cell 'system_i/DataAcquisition/inputCalibration_B'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0.dcp' for cell 'system_i/PS7/axi_cfg_register_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/PS7/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.dcp' for cell 'system_i/SignalGenerator/axis_red_pitaya_dac_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/SignalGenerator/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_outputCalibration_0_0/system_outputCalibration_0_0.dcp' for cell 'system_i/SignalGenerator/outputCalibration_A'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_outputCalibration_A_0/system_outputCalibration_A_0.dcp' for cell 'system_i/SignalGenerator/outputCalibration_b'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0.dcp' for cell 'system_i/delay/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_delay_0_0/system_delay_0_0.dcp' for cell 'system_i/delay/delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/necessaryStuff/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/necessaryStuff/util_ds_buf_2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1013.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/SignalGenerator/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/SignalGenerator/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/necessaryStuff/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/necessaryStuff/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/necessaryStuff/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/necessaryStuff/util_ds_buf_1/U0'
Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/necessaryStuff/util_ds_buf_2/U0'
Finished Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/necessaryStuff/util_ds_buf_2/U0'
Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1296.129 ; gain = 282.973
Finished Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/clocks.xdc]
Finished Parsing XDC File [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/clocks.xdc]
Parsing XDC File [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1296.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

28 Infos, 40 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1296.129 ; gain = 282.973
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1296.129 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11d598507

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1315.156 ; gain = 19.027

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d8b03dc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1507.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 48 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 140dabb3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1507.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ad96b77b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 594 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ad96b77b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.254 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ad96b77b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ad96b77b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              48  |              47  |                                              2  |
|  Constant propagation         |               0  |               8  |                                              1  |
|  Sweep                        |               0  |             594  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1507.254 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11a9c38f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.254 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 2201ac6d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1641.648 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2201ac6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1641.648 ; gain = 134.395

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2201ac6d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.648 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1641.648 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19df6370c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 56 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1641.648 ; gain = 345.520
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1801fe14a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1641.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 127c29d3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10410a71a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10410a71a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10410a71a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14009c539

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 145 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 71 nets or cells. Created 0 new cell, deleted 71 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1641.648 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             71  |                    71  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             71  |                    71  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 177897c66

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 13f6a9242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13f6a9242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11906eac6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1209fb705

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1304458fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e0d88bd1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 976162d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16c348f9c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c1bc212b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19dd01118

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 182d7c59c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 182d7c59c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dc25b4a8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.576 | TNS=-73.081 |
Phase 1 Physical Synthesis Initialization | Checksum: 111376152

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Place 46-33] Processed net system_i/PS7/axi_cfg_register_0/inst/p_4_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 161e4c823

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dc25b4a8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.505. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 198cd68eb

Time (s): cpu = 00:02:14 ; elapsed = 00:02:49 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 198cd68eb

Time (s): cpu = 00:02:14 ; elapsed = 00:02:49 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 198cd68eb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:49 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 198cd68eb

Time (s): cpu = 00:02:15 ; elapsed = 00:02:49 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 18997d25c

Time (s): cpu = 00:02:15 ; elapsed = 00:02:49 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18997d25c

Time (s): cpu = 00:02:15 ; elapsed = 00:02:49 . Memory (MB): peak = 1641.648 ; gain = 0.000
Ending Placer Task | Checksum: 98673b0d

Time (s): cpu = 00:02:15 ; elapsed = 00:02:49 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 77 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:50 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1641.648 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1641.648 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.505 | TNS=-48.699 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a9a24269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1a9a24269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.505 | TNS=-48.699 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 1a9a24269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 66 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-663] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18].  Re-placed instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4_n_0.  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[25].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[26].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1_n_0.  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[26].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[27].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[26].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[28].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[28].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1_n_0.  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[29].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[27].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[30].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2
INFO: [Physopt 32-661] Optimized 14 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.366 | TNS=-42.027 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 17467f27e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 74 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.297 | TNS=-36.363 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 1abfab3d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 6 Rewire | Checksum: 1abfab3d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 26 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]. Net driver system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9] was replaced.
INFO: [Physopt 32-572] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[21]. Net driver system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-10] was replaced.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[26] was not replicated.
INFO: [Physopt 32-571] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[25] was not replicated.
INFO: [Physopt 32-571] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[26] was not replicated.
INFO: [Physopt 32-571] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[20] was not replicated.
INFO: [Physopt 32-571] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[26] was not replicated.
INFO: [Physopt 32-571] Net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[23] was not replicated.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.297 | TNS=-36.363 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: e3a603b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: e3a603b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 80 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[26].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[26].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[26].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[27].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[30].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[29].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[28].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[28].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[29].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[28].  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[30].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[27].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[29].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[30].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[27].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_1
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[31].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.297 | TNS=-36.363 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 1a63f6f80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 78 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]/Q
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[25].  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.297 | TNS=-36.363 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 12b954f76

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 11 Rewire | Checksum: 12b954f76

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 12b954f76

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 12b954f76

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 12b954f76

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 78 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[26].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[26].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[26].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[27].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[30].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2_n_0.  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[29].  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[28].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[28].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[29].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[30].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[27].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[29].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[30].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[28].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[27].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.297 | TNS=-36.363 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 1a902f91f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 78 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 17 Rewire | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 14 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 9 nets.  Swapped 115 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 115 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-26.955 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1a345c2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 78 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[19].  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_2
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[20].  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_i_3
INFO: [Physopt 32-663] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[18].  Re-placed instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-13]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[21].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2_n_0.  Re-placed instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[21].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-10]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_4
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[26].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_4
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[26].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-11]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[26].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-5]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3
INFO: [Physopt 32-663] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[23].  Re-placed instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[25].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-6]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_4
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[23].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-8]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[27].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-7]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[29].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[28].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[28].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[29].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[30].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[27].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[29].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_3
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[30].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[30].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[28].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_i_1
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[27].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_2
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6_i_2
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2_n_0.  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-27.963 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 18611c2e6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 78 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[28].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[18].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[20].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-11]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[21].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[24].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[25].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-6]/Q
INFO: [Physopt 32-662] Processed net system_i/DataAcquisition/inputCalibration_A/inst/to_s0_in[19].  Did not re-place instance system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[23].  Did not re-place instance system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-8]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 17873784f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 17873784f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-27.963 |
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-572] Net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
INFO: [Physopt 32-662] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22].  Did not re-place instance system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/Q
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-27.963 |
Phase 32 Critical Path Optimization | Checksum: c9bf5553

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: c9bf5553

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1641.648 ; gain = 0.000

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.248 | TNS=-27.963 | WHS=-1.638 | THS=-165.958 |
INFO: [Physopt 32-45] Identified 80 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 66 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 66 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.248 | TNS=-27.963 | WHS=-0.501 | THS=-78.189 |
Phase 34 Hold Fix Optimization | Checksum: 1b97851c1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1641.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.248 | TNS=-27.963 | WHS=-0.501 | THS=-78.189 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.139  |          5.664  |            0  |              0  |                    25  |           0  |           4  |  00:00:08  |
|  Multi Cell Placement    |          0.069  |          5.664  |            0  |              0  |                     2  |           0  |           4  |  00:00:04  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           3  |  00:00:01  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.049  |          9.408  |            0  |              0  |                     9  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                   |          0.257  |         20.736  |            0  |              0  |                    38  |           0  |          32  |  00:00:15  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          1.137  |         87.769  |          66  |          0  |              66  |           0  |           1  |  00:00:01  |
|  Total                      |          1.137  |         87.769  |          66  |          0  |              66  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1641.648 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: c8d969d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
615 Infos, 77 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1641.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2e18f242 ConstDB: 0 ShapeSum: 5ff497a9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9cea4aa0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1642.074 ; gain = 0.426
Post Restoration Checksum: NetGraph: 3f5851ba NumContArr: 5d91f8e6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9cea4aa0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1642.074 ; gain = 0.426

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9cea4aa0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1648.105 ; gain = 6.457

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9cea4aa0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1648.105 ; gain = 6.457
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b7f5395d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1655.293 ; gain = 13.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.294 | TNS=-36.291| WHS=-0.496 | THS=-102.720|

Phase 2 Router Initialization | Checksum: 10f126262

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1682.734 ; gain = 41.086

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3451
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3451
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1133e2741

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1682.734 ; gain = 41.086
INFO: [Route 35-580] Design has 288 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[20]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[21]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[45]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[46]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-56.377| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18bc0062e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.465 | TNS=-52.009| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 102f58df4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.464 | TNS=-51.282| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f844c2e9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.464 | TNS=-51.282| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: b00830ae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086
Phase 4 Rip-up And Reroute | Checksum: b00830ae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1062f5e18

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-32.507| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16730abaf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16730abaf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086
Phase 5 Delay and Skew Optimization | Checksum: 16730abaf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0b34924

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-30.683| WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e0b34924

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086
Phase 6 Post Hold Fix | Checksum: 1e0b34924

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 191f2670f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1682.734 ; gain = 41.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-30.683| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 191f2670f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.97002 %
  Global Horizontal Routing Utilization  = 2.6528 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 191f2670f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 191f2670f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 181e75c01

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1682.734 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.350. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1afc99ec2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1682.734 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 181e75c01

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 10c6588aa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1682.734 ; gain = 41.086
Post Restoration Checksum: NetGraph: 4fff2d6d NumContArr: 3a38078e Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 8a3734fb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 8a3734fb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 8a3734fb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1682.734 ; gain = 41.086

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: 1d166f639

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1682.734 ; gain = 41.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.350 | TNS=-30.760| WHS=0.057  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: 1d166f639

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1682.734 ; gain = 41.086
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 13ebcff94

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1682.734 ; gain = 41.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.464 | TNS=-49.604| WHS=-0.496 | THS=-101.921|

Phase 13 Router Initialization | Checksum: 11acf4805

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1690.223 ; gain = 48.574

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.97002 %
  Global Horizontal Routing Utilization  = 2.6528 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: 8c5ce385

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1690.223 ; gain = 48.574
INFO: [Route 35-580] Design has 346 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[20]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[21]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[45]|
|                  adc_clk |                  adc_clk |                                  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[46]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.464 | TNS=-49.458| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 2144a8312

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 1690.223 ; gain = 48.574

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.465 | TNS=-50.627| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 124b5c2ec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574
Phase 15 Rip-up And Reroute | Checksum: 124b5c2ec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 102520c0c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-30.683| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: df4d613f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: df4d613f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574
Phase 16 Delay and Skew Optimization | Checksum: df4d613f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1c30b7545

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-30.203| WHS=0.057  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1b6d82a25

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574
Phase 17 Post Hold Fix | Checksum: 1b6d82a25

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1690.223 ; gain = 48.574

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1492e5f3d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 1690.223 ; gain = 48.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-30.203| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1492e5f3d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 1690.223 ; gain = 48.574

Phase 19 Reset Design
INFO: [Route 35-307] 3461 nets already restored were skipped.
Post Restoration Checksum: NetGraph: c94c4322 NumContArr: 54d39451 Constraints: 0 Timing: 8766f8a7
Phase 19 Reset Design | Checksum: 1a586d01a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 1691.617 ; gain = 49.969

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.350 | TNS=-30.760| WHS=0.057  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 18c210afe

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1691.617 ; gain = 49.969
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1691.617 ; gain = 49.969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
649 Infos, 77 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1691.617 ; gain = 49.969
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1694.340 ; gain = 2.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Daniel Tandeitnik/Documents/GitHub/vivadoProjects/projects/delay/delay.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
661 Infos, 77 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 29 21:22:31 2024...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1012.844 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1012.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/SignalGenerator/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/necessaryStuff/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/necessaryStuff/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/necessaryStuff/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1252.176 ; gain = 6.023
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1252.176 ; gain = 6.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1252.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1252.176 ; gain = 239.332
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg input system_i/DataAcquisition/inputCalibration_A/inst/arg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg input system_i/DataAcquisition/inputCalibration_A/inst/arg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg__0 input system_i/DataAcquisition/inputCalibration_A/inst/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg__0 input system_i/DataAcquisition/inputCalibration_A/inst/arg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg input system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg input system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0 input system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0 input system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg input system_i/SignalGenerator/outputCalibration_A/inst/arg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg input system_i/SignalGenerator/outputCalibration_A/inst/arg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg__0 input system_i/SignalGenerator/outputCalibration_A/inst/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg__0 input system_i/SignalGenerator/outputCalibration_A/inst/arg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg input system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg input system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0 input system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0 input system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg input system_i/SignalGenerator/outputCalibration_b/inst/arg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg input system_i/SignalGenerator/outputCalibration_b/inst/arg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg__0 input system_i/SignalGenerator/outputCalibration_b/inst/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg__0 input system_i/SignalGenerator/outputCalibration_b/inst/arg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg input system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg input system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0 input system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0 input system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg output system_i/DataAcquisition/inputCalibration_A/inst/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg__0 output system_i/DataAcquisition/inputCalibration_A/inst/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg output system_i/SignalGenerator/outputCalibration_A/inst/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg__0 output system_i/SignalGenerator/outputCalibration_A/inst/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg output system_i/SignalGenerator/outputCalibration_b/inst/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg__0 output system_i/SignalGenerator/outputCalibration_b/inst/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg multiplier stage system_i/DataAcquisition/inputCalibration_A/inst/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/arg__0 multiplier stage system_i/DataAcquisition/inputCalibration_A/inst/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg multiplier stage system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0 multiplier stage system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg multiplier stage system_i/SignalGenerator/outputCalibration_A/inst/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/arg__0 multiplier stage system_i/SignalGenerator/outputCalibration_A/inst/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg multiplier stage system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0 multiplier stage system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg multiplier stage system_i/SignalGenerator/outputCalibration_b/inst/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/arg__0 multiplier stage system_i/SignalGenerator/outputCalibration_b/inst/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg multiplier stage system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0 multiplier stage system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (system_i/delay/delay_0/inst/address_wr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (system_i/delay/delay_0/inst/address_rd_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 63 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Acesso negado.
Acesso negado.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1722.156 ; gain = 469.980
INFO: [Common 17-206] Exiting Vivado at Wed May 29 21:24:25 2024...
