#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000372f70 .scope module, "teste" "teste" 2 3;
 .timescale 0 0;
v00000000008b9f00_0 .var "clock", 0 0;
S_0000000000839a00 .scope module, "core" "core" 2 19, 3 24 0, S_0000000000372f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
v00000000008b63f0_0 .net "addressExtend", 31 0, v00000000008a7b30_0;  1 drivers
v00000000008b6490_0 .net "addressIFID", 15 0, v00000000008b4e10_0;  1 drivers
v00000000008b6530_0 .net "aluIn1", 31 0, v00000000008ab3b0_0;  1 drivers
v00000000008b65d0_0 .net "aluIn2", 31 0, v00000000008aae10_0;  1 drivers
v00000000008b7000_0 .net "aluOPIDEX", 1 0, v00000000008b34f0_0;  1 drivers
v00000000008b70a0_0 .net "aluOPctrl", 1 0, v00000000008b5d10_0;  1 drivers
v00000000008b7140_0 .net "aluOut", 31 0, v0000000000852100_0;  1 drivers
v00000000008b71e0_0 .net "aluOutEXMEM", 31 0, v00000000008ac3f0_0;  1 drivers
v00000000008b7280_0 .net "aluOutMEMWB", 31 0, v0000000000851660_0;  1 drivers
v00000000008b7320_0 .net "aluScrIDEX", 0 0, v00000000008b3630_0;  1 drivers
v00000000008b73c0_0 .net "aluScrctrl", 0 0, v00000000008b5db0_0;  1 drivers
v00000000008b7460_0 .net "branchEXMEM", 0 0, v00000000008ac530_0;  1 drivers
v00000000008b7500_0 .net "branchIDEX", 0 0, v00000000008b3770_0;  1 drivers
v00000000008b75a0_0 .net "branchOut", 0 0, v00000000008a74f0_0;  1 drivers
v00000000008b7640_0 .net "branchctrl", 0 0, v00000000008b5e50_0;  1 drivers
v00000000008b76e0_0 .net "byPassing", 31 0, v00000000008a79f0_0;  1 drivers
v00000000008b7780_0 .net "clock", 0 0, v00000000008b9f00_0;  1 drivers
v00000000008b7820_0 .net "ctrlDH", 0 0, v0000000000851160_0;  1 drivers
v00000000008b78c0_0 .net "ctrlDesvio", 0 0, v00000000008a7770_0;  1 drivers
v00000000008b7960_0 .net "ctrlForwA", 1 0, v00000000008b5810_0;  1 drivers
v00000000008b7a00_0 .net "ctrlForwB", 1 0, v00000000008b58b0_0;  1 drivers
v00000000008b7aa0_0 .net "dataMemoryOut", 31 0, v00000000008a82b0_0;  1 drivers
v00000000008b7b40_0 .net "endDesvioCondicional", 31 0, v00000000008ac030_0;  1 drivers
v00000000008b7be0_0 .net "extendSignalIDEX", 31 0, v00000000008b3a90_0;  1 drivers
v00000000008b7c80_0 .net "functIDEX", 5 0, v00000000008b3bd0_0;  1 drivers
v00000000008b7d20_0 .net "functIFID", 5 0, v00000000008b5130_0;  1 drivers
v00000000008b7dc0_0 .net "instructionIDEX", 25 0, v00000000008b3d10_0;  1 drivers
v00000000008b7e60_0 .net "instructionIFID", 25 0, v00000000008b51d0_0;  1 drivers
v00000000008b7f00_0 .net "instructionMI", 31 0, v00000000008aa7d0_0;  1 drivers
v00000000008b7fa0_0 .net "jumpAddress", 31 0, v00000000008a7e50_0;  1 drivers
v00000000008b8040_0 .net "jumpAddressEXMEM", 31 0, v00000000008b2eb0_0;  1 drivers
v00000000008b80e0_0 .net "jumpEXMEM", 0 0, v00000000008b2870_0;  1 drivers
v00000000008b8180_0 .net "jumpIDEX", 0 0, v00000000008b3e50_0;  1 drivers
v00000000008b8220_0 .net "jumpctrl", 0 0, v00000000008b5f90_0;  1 drivers
v00000000008b82c0_0 .net "memMEMWB", 31 0, v00000000008518e0_0;  1 drivers
v00000000008b8360_0 .net "memReadEXMEM", 0 0, v00000000008b29b0_0;  1 drivers
v00000000008b8400_0 .net "memReadIDEX", 0 0, v00000000008b3f90_0;  1 drivers
v00000000008b84a0_0 .net "memReadctrl", 0 0, v00000000008b6030_0;  1 drivers
v00000000008b8540_0 .net "memToRegEXMEM", 0 0, v00000000008b2af0_0;  1 drivers
v00000000008b85e0_0 .net "memToRegIDEX", 0 0, v00000000008b40d0_0;  1 drivers
v00000000008b8680_0 .net "memToRegMEMWB", 0 0, v0000000000851a20_0;  1 drivers
v00000000008b8720_0 .net "memToRegctrl", 0 0, v00000000008b60d0_0;  1 drivers
v00000000008b87c0_0 .net "memWriteEXMEM", 0 0, v00000000008b2c30_0;  1 drivers
v00000000008b8860_0 .net "memWriteIDEX", 0 0, v00000000008b4210_0;  1 drivers
v00000000008b8900_0 .net "memWritectrl", 0 0, v00000000008b6170_0;  1 drivers
v00000000008b89a0_0 .net "muxBranchOut", 31 0, v00000000008aab90_0;  1 drivers
v00000000008b8a40_0 .net "muxJumpOut", 31 0, v00000000008ab090_0;  1 drivers
v00000000008b8ae0_0 .net "muxReg2Out", 31 0, v00000000008ab6d0_0;  1 drivers
v00000000008b8b80_0 .net "opIFID", 5 0, v00000000008b5270_0;  1 drivers
v00000000008b8c20_0 .net "pcDesvioOutEXMEM", 31 0, v00000000008b2e10_0;  1 drivers
v00000000008b8cc0_0 .net "pcIDEX", 31 0, v00000000008b4350_0;  1 drivers
v00000000008b8d60_0 .net "pcIFID", 31 0, v00000000008b5310_0;  1 drivers
v00000000008b8e00_0 .net "rdIDEX", 4 0, v00000000008b4490_0;  1 drivers
v00000000008b8ea0_0 .net "rdIFID", 4 0, v00000000008b5450_0;  1 drivers
v00000000008b9000_0 .net "readData1BR", 31 0, v0000000000852920_0;  1 drivers
v00000000008b90a0_0 .net "readData2BR", 31 0, v00000000008529c0_0;  1 drivers
v00000000008b9140_0 .net "reg1IDEX", 31 0, v00000000008b45d0_0;  1 drivers
v00000000008b91e0_0 .net "reg2EXMEM", 31 0, v00000000008b2ff0_0;  1 drivers
v00000000008b9280_0 .net "reg2IDEX", 31 0, v00000000008b47d0_0;  1 drivers
v00000000008b9320_0 .net "regDest", 4 0, v00000000008ab950_0;  1 drivers
v00000000008b93c0_0 .net "regDestEXMEM", 4 0, v00000000008b3130_0;  1 drivers
v00000000008b9460_0 .net "regDestIDEX", 0 0, v00000000008b4910_0;  1 drivers
v00000000008b9500_0 .net "regDestMEMWB", 4 0, v0000000000851b60_0;  1 drivers
v00000000008b95a0_0 .net "regDestctrl", 0 0, v00000000008b62b0_0;  1 drivers
v00000000008b9640_0 .net "regWriteEXMEM", 0 0, v00000000008b3270_0;  1 drivers
v00000000008b96e0_0 .net "regWriteIDEX", 0 0, v00000000008b4a50_0;  1 drivers
v00000000008b9780_0 .net "regWriteMEMWB", 0 0, v0000000000851ca0_0;  1 drivers
v00000000008b9820_0 .net "regWritectrl", 0 0, v00000000008b6350_0;  1 drivers
v00000000008b98c0_0 .net "rsIDEX", 4 0, v00000000008b4b90_0;  1 drivers
v00000000008b9960_0 .net "rsIFID", 4 0, v00000000008b54f0_0;  1 drivers
v00000000008b9a00_0 .net "rtIDEX", 4 0, v00000000008b4cd0_0;  1 drivers
v00000000008b9aa0_0 .net "rtIFID", 4 0, v00000000008b5590_0;  1 drivers
v00000000008b9b40_0 .net "saidaPC", 31 0, v00000000008ac350_0;  1 drivers
v00000000008b9be0_0 .net "saidaPC4", 31 0, v00000000008abe50_0;  1 drivers
v00000000008b9c80_0 .net "shamtIFID", 4 0, v00000000008b5630_0;  1 drivers
v00000000008b9d20_0 .net "writeReg", 31 0, v00000000008abbd0_0;  1 drivers
v00000000008b9dc0_0 .net "zero", 0 0, v00000000008521a0_0;  1 drivers
v00000000008b9e60_0 .net "zeroEXMEM", 0 0, v00000000008b33b0_0;  1 drivers
S_0000000000334580 .scope module, "DH" "unidadeDeteccaoHarzard" 3 145, 4 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 6 "opCode";
    .port_info 2 /INPUT 5 "rtIFID";
    .port_info 3 /INPUT 5 "rtIDEX";
    .port_info 4 /INPUT 5 "rsIFID";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "ctrl";
v0000000000850ee0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v0000000000851160_0 .var "ctrl", 0 0;
v00000000008510c0_0 .net "memRead", 0 0, v00000000008b3f90_0;  alias, 1 drivers
v0000000000851200_0 .net "opCode", 5 0, v00000000008b5270_0;  alias, 1 drivers
v00000000008512a0_0 .net "rsIFID", 4 0, v00000000008b54f0_0;  alias, 1 drivers
v0000000000851700_0 .net "rtIDEX", 4 0, v00000000008b4cd0_0;  alias, 1 drivers
v00000000008517a0_0 .net "rtIFID", 4 0, v00000000008b5590_0;  alias, 1 drivers
E_00000000003ce5f0 .event posedge, v0000000000850ee0_0;
S_0000000000856f90 .scope begin, "HARZARD" "HARZARD" 4 13, 4 13 0, S_0000000000334580;
 .timescale 0 0;
S_0000000000857120 .scope module, "MEMWB" "registradorMEMWB" 3 171, 5 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "aluOutIn";
    .port_info 2 /INPUT 32 "memOutIn";
    .port_info 3 /INPUT 1 "regWriteIn";
    .port_info 4 /INPUT 1 "memToRegIn";
    .port_info 5 /INPUT 5 "regDestIn";
    .port_info 6 /OUTPUT 32 "aluOut";
    .port_info 7 /OUTPUT 32 "memOut";
    .port_info 8 /OUTPUT 1 "regWrite";
    .port_info 9 /OUTPUT 1 "memToReg";
    .port_info 10 /OUTPUT 5 "regDest";
v0000000000851660_0 .var "aluOut", 31 0;
v0000000000851520_0 .net "aluOutIn", 31 0, v00000000008a79f0_0;  alias, 1 drivers
v0000000000851840_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008518e0_0 .var "memOut", 31 0;
v0000000000851980_0 .net "memOutIn", 31 0, v00000000008a82b0_0;  alias, 1 drivers
v0000000000851a20_0 .var "memToReg", 0 0;
v0000000000851ac0_0 .net "memToRegIn", 0 0, v00000000008b2af0_0;  alias, 1 drivers
v0000000000851b60_0 .var "regDest", 4 0;
v0000000000851c00_0 .net "regDestIn", 4 0, v00000000008b3130_0;  alias, 1 drivers
v0000000000851ca0_0 .var "regWrite", 0 0;
v0000000000851d40_0 .net "regWriteIn", 0 0, v00000000008b3270_0;  alias, 1 drivers
S_00000000003430d0 .scope begin, "REGISTRADORMEMEB" "REGISTRADORMEMEB" 5 17, 5 17 0, S_0000000000857120;
 .timescale 0 0;
S_0000000000343260 .scope module, "alu" "alu" 3 157, 6 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "aluOp";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /INPUT 32 "entrada0";
    .port_info 4 /INPUT 32 "entrada1";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "saida";
v0000000000851de0_0 .net "aluOp", 1 0, v00000000008b34f0_0;  alias, 1 drivers
v0000000000851e80_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v0000000000851f20_0 .net "entrada0", 31 0, v00000000008ab3b0_0;  alias, 1 drivers
v0000000000851fc0_0 .net "entrada1", 31 0, v00000000008aae10_0;  alias, 1 drivers
v0000000000852060_0 .net "funct", 5 0, v00000000008b3bd0_0;  alias, 1 drivers
v0000000000852100_0 .var "saida", 31 0;
v00000000008521a0_0 .var "zero", 0 0;
E_00000000003cd130 .event negedge, v0000000000850ee0_0;
S_00000000003701a0 .scope begin, "OPERATION" "OPERATION" 6 12, 6 12 0, S_0000000000343260;
 .timescale 0 0;
S_0000000000370330 .scope module, "br" "bancoRegistradores" 3 141, 7 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "readRegister1";
    .port_info 2 /INPUT 5 "readRegister2";
    .port_info 3 /INPUT 5 "writeRegister";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
v0000000000852240_0 .var "a0", 31 0;
v00000000008522e0_0 .var "a1", 31 0;
v0000000000852380_0 .var "a2", 31 0;
v0000000000852420_0 .var "a3", 31 0;
v00000000008524c0_0 .var "at", 31 0;
v0000000000852560_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v0000000000852600_0 .var "fp", 31 0;
v00000000008526a0_0 .var "gp", 31 0;
v0000000000852740_0 .var "k0", 31 0;
v00000000008527e0_0 .var "k1", 31 0;
v0000000000852880_0 .var "ra", 31 0;
v0000000000852920_0 .var "readData1", 31 0;
v00000000008529c0_0 .var "readData2", 31 0;
v0000000000852a60_0 .net "readRegister1", 4 0, v00000000008b54f0_0;  alias, 1 drivers
v0000000000852b00_0 .net "readRegister2", 4 0, v00000000008b5590_0;  alias, 1 drivers
v0000000000852ba0_0 .net "regWrite", 0 0, v0000000000851ca0_0;  alias, 1 drivers
v0000000000852c40_0 .var "s0", 31 0;
v0000000000852ce0_0 .var "s1", 31 0;
v0000000000852d80_0 .var "s2", 31 0;
v00000000008a6730_0 .var "s3", 31 0;
v00000000008a67d0_0 .var "s4", 31 0;
v00000000008a6870_0 .var "s5", 31 0;
v00000000008a6910_0 .var "s6", 31 0;
v00000000008a69b0_0 .var "s7", 31 0;
v00000000008a6a50_0 .var "sp", 31 0;
v00000000008a6af0_0 .var "t0", 31 0;
v00000000008a6b90_0 .var "t1", 31 0;
v00000000008a6c30_0 .var "t2", 31 0;
v00000000008a6cd0_0 .var "t3", 31 0;
v00000000008a6d70_0 .var "t4", 31 0;
v00000000008a6e10_0 .var "t5", 31 0;
v00000000008a6eb0_0 .var "t6", 31 0;
v00000000008a6f50_0 .var "t7", 31 0;
v00000000008a6ff0_0 .var "t8", 31 0;
v00000000008a7090_0 .var "t9", 31 0;
v00000000008a7130_0 .var "v0", 31 0;
v00000000008a71d0_0 .var "v1", 31 0;
v00000000008a7270_0 .net "writeData", 31 0, v00000000008abbd0_0;  alias, 1 drivers
v00000000008a7310_0 .net "writeRegister", 4 0, v0000000000851b60_0;  alias, 1 drivers
v00000000008a73b0_0 .var "zero", 31 0;
S_000000000039ca80 .scope begin, "LEITURA" "LEITURA" 7 88, 7 88 0, S_0000000000370330;
 .timescale 0 0;
S_000000000039cc10 .scope begin, "SALVADADO" "SALVADADO" 7 47, 7 47 0, S_0000000000370330;
 .timescale 0 0;
S_0000000000382760 .scope module, "branch" "branch" 3 165, 8 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "out";
v00000000008a7450_0 .net "branch", 0 0, v00000000008ac530_0;  alias, 1 drivers
v00000000008a74f0_0 .var "out", 0 0;
v00000000008a7590_0 .net "zero", 0 0, v00000000008b33b0_0;  alias, 1 drivers
E_0000000000847f30 .event edge, v00000000008a7450_0, v00000000008a7590_0;
S_0000000000385170 .scope begin, "BRANCH" "BRANCH" 8 9, 8 9 0, S_0000000000382760;
 .timescale 0 0;
S_0000000000385300 .scope module, "branchJump" "Or" 3 175, 9 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "control";
v00000000008a7630_0 .net "branch", 0 0, v00000000008a74f0_0;  alias, 1 drivers
v00000000008a76d0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008a7770_0 .var "control", 0 0;
v00000000008a7810_0 .net "jump", 0 0, v00000000008b2870_0;  alias, 1 drivers
S_000000000037f930 .scope begin, "OR" "OR" 9 10, 9 10 0, S_0000000000385300;
 .timescale 0 0;
S_000000000037fac0 .scope module, "bypass" "bypass" 3 179, 10 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "entrada";
    .port_info 2 /OUTPUT 32 "saida";
v00000000008a78b0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008a7950_0 .net "entrada", 31 0, v00000000008ac3f0_0;  alias, 1 drivers
v00000000008a79f0_0 .var "saida", 31 0;
S_00000000003a5d20 .scope begin, "MUX3IN" "MUX3IN" 10 9, 10 9 0, S_000000000037fac0;
 .timescale 0 0;
S_00000000008a8730 .scope module, "ex" "extensorSinal" 3 139, 11 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "address";
    .port_info 2 /OUTPUT 32 "addressExtend";
v00000000008a7a90_0 .net "address", 15 0, v00000000008b4e10_0;  alias, 1 drivers
v00000000008a7b30_0 .var "addressExtend", 31 0;
v00000000008a7bd0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
S_00000000008a88c0 .scope begin, "EXTENSORSINAL" "EXTENSORSINAL" 11 9, 11 9 0, S_00000000008a8730;
 .timescale 0 0;
S_00000000008a8a50 .scope module, "jump" "jump" 3 177, 12 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 26 "instruction";
    .port_info 2 /INPUT 32 "pc4";
    .port_info 3 /OUTPUT 32 "jumpAddress";
v00000000008a7c70_0 .var "aux", 27 0;
v00000000008a7d10_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008a7db0_0 .net "instruction", 25 0, v00000000008b3d10_0;  alias, 1 drivers
v00000000008a7e50_0 .var "jumpAddress", 31 0;
v00000000008a7ef0_0 .net "pc4", 31 0, v00000000008b4350_0;  alias, 1 drivers
S_00000000008a8be0 .scope module, "md" "memoriaDados" 3 163, 13 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v00000000008a7f90_0 .net "address", 31 0, v00000000008ac3f0_0;  alias, 1 drivers
v00000000008a8030_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008a80d0 .array "dadosMemoria", 0 127, 31 0;
v00000000008a8170_0 .net "memRead", 0 0, v00000000008b29b0_0;  alias, 1 drivers
v00000000008a8210_0 .net "memWrite", 0 0, v00000000008b2c30_0;  alias, 1 drivers
v00000000008a82b0_0 .var "readData", 31 0;
v00000000008a8350_0 .net "writeData", 31 0, v00000000008b2ff0_0;  alias, 1 drivers
v00000000008a83f0_0 .var/i "x", 31 0;
S_00000000008a8d70 .scope begin, "ESCRITA" "ESCRITA" 13 20, 13 20 0, S_00000000008a8be0;
 .timescale 0 0;
S_00000000008a8f00 .scope begin, "LEITURA" "LEITURA" 13 28, 13 28 0, S_00000000008a8be0;
 .timescale 0 0;
S_00000000008a9090 .scope module, "mem" "memoryInstruc" 3 133, 14 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /OUTPUT 32 "instruc";
v00000000008a8490_0 .net "address", 31 0, v00000000008ac350_0;  alias, 1 drivers
v00000000008a8530_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008a85d0_0 .var/i "file", 31 0;
v00000000008aa730_0 .var/i "i", 31 0;
v00000000008aa7d0_0 .var "instruc", 31 0;
v00000000008aa870 .array "instrucoes", 0 31, 31 0;
v00000000008aa910_0 .var/i "scan_file", 31 0;
S_00000000008a9220 .scope begin, "LEITURA" "LEITURA" 14 26, 14 26 0, S_00000000008a9090;
 .timescale 0 0;
S_00000000008a93b0 .scope module, "muxBranch" "mux32" 3 167, 15 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle";
    .port_info 1 /INPUT 32 "entrada0";
    .port_info 2 /INPUT 32 "entrada1";
    .port_info 3 /OUTPUT 32 "saida";
v00000000008aa9b0_0 .net "controle", 0 0, v00000000008a74f0_0;  alias, 1 drivers
v00000000008aaa50_0 .net "entrada0", 31 0, v00000000008abe50_0;  alias, 1 drivers
v00000000008aaaf0_0 .net "entrada1", 31 0, v00000000008b2e10_0;  alias, 1 drivers
v00000000008aab90_0 .var "saida", 31 0;
E_0000000000848070 .event edge, v00000000008a74f0_0, v00000000008aaaf0_0, v00000000008aaa50_0;
S_00000000008a9540 .scope begin, "MUX32" "MUX32" 15 10, 15 10 0, S_00000000008a93b0;
 .timescale 0 0;
S_00000000008a96d0 .scope module, "muxEndReg" "mux32" 3 149, 15 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle";
    .port_info 1 /INPUT 32 "entrada0";
    .port_info 2 /INPUT 32 "entrada1";
    .port_info 3 /OUTPUT 32 "saida";
v00000000008aac30_0 .net "controle", 0 0, v00000000008b3630_0;  alias, 1 drivers
v00000000008aacd0_0 .net "entrada0", 31 0, v00000000008ab6d0_0;  alias, 1 drivers
v00000000008aad70_0 .net "entrada1", 31 0, v00000000008b3a90_0;  alias, 1 drivers
v00000000008aae10_0 .var "saida", 31 0;
E_00000000008480b0 .event edge, v00000000008aac30_0, v00000000008aad70_0, v00000000008aacd0_0;
S_00000000008a9860 .scope begin, "MUX32" "MUX32" 15 10, 15 10 0, S_00000000008a96d0;
 .timescale 0 0;
S_00000000008a99f0 .scope module, "muxJump" "mux32" 3 169, 15 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle";
    .port_info 1 /INPUT 32 "entrada0";
    .port_info 2 /INPUT 32 "entrada1";
    .port_info 3 /OUTPUT 32 "saida";
v00000000008aaeb0_0 .net "controle", 0 0, v00000000008b2870_0;  alias, 1 drivers
v00000000008aaf50_0 .net "entrada0", 31 0, v00000000008aab90_0;  alias, 1 drivers
v00000000008aaff0_0 .net "entrada1", 31 0, v00000000008b2eb0_0;  alias, 1 drivers
v00000000008ab090_0 .var "saida", 31 0;
E_00000000008480f0 .event edge, v00000000008a7810_0, v00000000008aaff0_0, v00000000008aab90_0;
S_00000000008a9b80 .scope begin, "MUX32" "MUX32" 15 10, 15 10 0, S_00000000008a99f0;
 .timescale 0 0;
S_00000000008a9d10 .scope module, "muxReg1" "mux3In" 3 151, 16 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl";
    .port_info 1 /INPUT 32 "entrada0";
    .port_info 2 /INPUT 32 "entrada1";
    .port_info 3 /INPUT 32 "entrada2";
    .port_info 4 /OUTPUT 32 "saida";
v00000000008ab130_0 .net "ctrl", 1 0, v00000000008b5810_0;  alias, 1 drivers
v00000000008ab1d0_0 .net "entrada0", 31 0, v00000000008b45d0_0;  alias, 1 drivers
v00000000008ab270_0 .net "entrada1", 31 0, v00000000008abbd0_0;  alias, 1 drivers
v00000000008ab310_0 .net "entrada2", 31 0, v00000000008ac3f0_0;  alias, 1 drivers
v00000000008ab3b0_0 .var "saida", 31 0;
E_0000000000848130 .event edge, v00000000008ab130_0, v00000000008ab1d0_0, v00000000008a7270_0, v00000000008a7950_0;
S_00000000008a9ea0 .scope begin, "MUX3IN" "MUX3IN" 16 11, 16 11 0, S_00000000008a9d10;
 .timescale 0 0;
S_00000000008aa030 .scope module, "muxReg2" "mux3In" 3 153, 16 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl";
    .port_info 1 /INPUT 32 "entrada0";
    .port_info 2 /INPUT 32 "entrada1";
    .port_info 3 /INPUT 32 "entrada2";
    .port_info 4 /OUTPUT 32 "saida";
v00000000008ab450_0 .net "ctrl", 1 0, v00000000008b58b0_0;  alias, 1 drivers
v00000000008ab4f0_0 .net "entrada0", 31 0, v00000000008b47d0_0;  alias, 1 drivers
v00000000008ab590_0 .net "entrada1", 31 0, v00000000008abbd0_0;  alias, 1 drivers
v00000000008ab630_0 .net "entrada2", 31 0, v00000000008ac3f0_0;  alias, 1 drivers
v00000000008ab6d0_0 .var "saida", 31 0;
E_0000000000848170 .event edge, v00000000008ab450_0, v00000000008ab4f0_0, v00000000008a7270_0, v00000000008a7950_0;
S_00000000008aa1c0 .scope begin, "MUX3IN" "MUX3IN" 16 11, 16 11 0, S_00000000008aa030;
 .timescale 0 0;
S_00000000008aa350 .scope module, "muxRegDest" "mux5" 3 147, 17 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle";
    .port_info 1 /INPUT 5 "entrada0";
    .port_info 2 /INPUT 5 "entrada1";
    .port_info 3 /OUTPUT 5 "saida";
v00000000008ab770_0 .net "controle", 0 0, v00000000008b4910_0;  alias, 1 drivers
v00000000008ab810_0 .net "entrada0", 4 0, v00000000008b4490_0;  alias, 1 drivers
v00000000008ab8b0_0 .net "entrada1", 4 0, v00000000008b4cd0_0;  alias, 1 drivers
v00000000008ab950_0 .var "saida", 4 0;
E_00000000008481b0 .event edge, v00000000008ab770_0, v0000000000851700_0, v00000000008ab810_0;
S_00000000008aa4e0 .scope begin, "MUX5" "MUX5" 17 9, 17 9 0, S_00000000008aa350;
 .timescale 0 0;
S_00000000008b0730 .scope module, "muxwb" "mux32" 3 173, 15 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle";
    .port_info 1 /INPUT 32 "entrada0";
    .port_info 2 /INPUT 32 "entrada1";
    .port_info 3 /OUTPUT 32 "saida";
v00000000008ab9f0_0 .net "controle", 0 0, v0000000000851a20_0;  alias, 1 drivers
v00000000008aba90_0 .net "entrada0", 31 0, v0000000000851660_0;  alias, 1 drivers
v00000000008abb30_0 .net "entrada1", 31 0, v00000000008518e0_0;  alias, 1 drivers
v00000000008abbd0_0 .var "saida", 31 0;
E_00000000008481f0 .event edge, v0000000000851a20_0, v00000000008518e0_0, v0000000000851660_0;
S_00000000008b08c0 .scope begin, "MUX32" "MUX32" 15 10, 15 10 0, S_00000000008b0730;
 .timescale 0 0;
S_00000000008b0a50 .scope module, "pc4" "addPc4" 3 131, 18 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrl";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "pc4";
v00000000008abc70_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008abd10_0 .net "ctrl", 0 0, v0000000000851160_0;  alias, 1 drivers
v00000000008abdb0_0 .net "pc", 31 0, v00000000008ac350_0;  alias, 1 drivers
v00000000008abe50_0 .var "pc4", 31 0;
S_00000000008b0be0 .scope begin, "SOMA4" "SOMA4" 18 10, 18 10 0, S_00000000008b0a50;
 .timescale 0 0;
S_00000000008b0d70 .scope module, "pcDes" "addDesvioCondicional" 3 159, 19 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "entrada0";
    .port_info 2 /INPUT 32 "sl2";
    .port_info 3 /OUTPUT 32 "saida";
v00000000008abef0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008abf90_0 .net "entrada0", 31 0, v00000000008b4350_0;  alias, 1 drivers
v00000000008ac030_0 .var "saida", 31 0;
v00000000008ac0d0_0 .net "sl2", 31 0, v00000000008b3a90_0;  alias, 1 drivers
S_00000000008b0f00 .scope begin, "SOMA" "SOMA" 19 10, 19 10 0, S_00000000008b0d70;
 .timescale 0 0;
S_00000000008b1090 .scope module, "pci" "pc" 3 129, 20 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "entrada";
    .port_info 2 /OUTPUT 32 "saida";
v00000000008ac170_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
o000000000085eaf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008ac210_0 .net "ctrl", 0 0, o000000000085eaf8;  0 drivers
v00000000008ac2b0_0 .net "entrada", 31 0, v00000000008ab090_0;  alias, 1 drivers
v00000000008ac350_0 .var "saida", 31 0;
S_00000000008b1220 .scope begin, "PC" "PC" 20 11, 20 11 0, S_00000000008b1090;
 .timescale 0 0;
S_00000000008b13b0 .scope module, "regEXMEM" "registradorEXMEM" 3 161, 21 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrlDesvio";
    .port_info 2 /INPUT 32 "pcDesvioIn";
    .port_info 3 /INPUT 32 "pcJumpIn";
    .port_info 4 /INPUT 32 "aluOutIn";
    .port_info 5 /INPUT 32 "reg2In";
    .port_info 6 /INPUT 1 "zeroIn";
    .port_info 7 /INPUT 1 "regWriteIn";
    .port_info 8 /INPUT 1 "branchIn";
    .port_info 9 /INPUT 1 "jumpIn";
    .port_info 10 /INPUT 1 "memReadIn";
    .port_info 11 /INPUT 1 "memWriteIn";
    .port_info 12 /INPUT 1 "memToRegIn";
    .port_info 13 /INPUT 5 "regDestIn";
    .port_info 14 /OUTPUT 32 "pcDesvioOut";
    .port_info 15 /OUTPUT 32 "pcJump";
    .port_info 16 /OUTPUT 32 "aluOut";
    .port_info 17 /OUTPUT 32 "reg2";
    .port_info 18 /OUTPUT 1 "zero";
    .port_info 19 /OUTPUT 1 "regWrite";
    .port_info 20 /OUTPUT 1 "branch";
    .port_info 21 /OUTPUT 1 "jump";
    .port_info 22 /OUTPUT 1 "memRead";
    .port_info 23 /OUTPUT 1 "memWrite";
    .port_info 24 /OUTPUT 1 "memToReg";
    .port_info 25 /OUTPUT 5 "regDest";
v00000000008ac3f0_0 .var "aluOut", 31 0;
v00000000008ac490_0 .net "aluOutIn", 31 0, v0000000000852100_0;  alias, 1 drivers
v00000000008ac530_0 .var "branch", 0 0;
v00000000008ac5d0_0 .net "branchIn", 0 0, v00000000008b3770_0;  alias, 1 drivers
v00000000008b2730_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008b27d0_0 .net "ctrlDesvio", 0 0, v00000000008a7770_0;  alias, 1 drivers
v00000000008b2870_0 .var "jump", 0 0;
v00000000008b2910_0 .net "jumpIn", 0 0, v00000000008b3e50_0;  alias, 1 drivers
v00000000008b29b0_0 .var "memRead", 0 0;
v00000000008b2a50_0 .net "memReadIn", 0 0, v00000000008b3f90_0;  alias, 1 drivers
v00000000008b2af0_0 .var "memToReg", 0 0;
v00000000008b2b90_0 .net "memToRegIn", 0 0, v00000000008b40d0_0;  alias, 1 drivers
v00000000008b2c30_0 .var "memWrite", 0 0;
v00000000008b2cd0_0 .net "memWriteIn", 0 0, v00000000008b4210_0;  alias, 1 drivers
v00000000008b2d70_0 .net "pcDesvioIn", 31 0, v00000000008ac030_0;  alias, 1 drivers
v00000000008b2e10_0 .var "pcDesvioOut", 31 0;
v00000000008b2eb0_0 .var "pcJump", 31 0;
v00000000008b2f50_0 .net "pcJumpIn", 31 0, v00000000008a7e50_0;  alias, 1 drivers
v00000000008b2ff0_0 .var "reg2", 31 0;
v00000000008b3090_0 .net "reg2In", 31 0, v00000000008ab6d0_0;  alias, 1 drivers
v00000000008b3130_0 .var "regDest", 4 0;
v00000000008b31d0_0 .net "regDestIn", 4 0, v00000000008ab950_0;  alias, 1 drivers
v00000000008b3270_0 .var "regWrite", 0 0;
v00000000008b3310_0 .net "regWriteIn", 0 0, v00000000008b4a50_0;  alias, 1 drivers
v00000000008b33b0_0 .var "zero", 0 0;
v00000000008b3450_0 .net "zeroIn", 0 0, v00000000008521a0_0;  alias, 1 drivers
S_00000000008b1540 .scope begin, "REGISTRADOREXMEM" "REGISTRADOREXMEM" 21 32, 21 32 0, S_00000000008b13b0;
 .timescale 0 0;
S_00000000008b16d0 .scope module, "regIDEX" "registradorIDEX" 3 143, 22 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrl";
    .port_info 2 /INPUT 1 "ctrlDesvio";
    .port_info 3 /INPUT 32 "pcIn";
    .port_info 4 /INPUT 32 "reg1In";
    .port_info 5 /INPUT 32 "reg2In";
    .port_info 6 /INPUT 32 "extendSignalIn";
    .port_info 7 /INPUT 5 "rsIn";
    .port_info 8 /INPUT 5 "rtIn";
    .port_info 9 /INPUT 5 "rdIn";
    .port_info 10 /INPUT 1 "aluScrIn";
    .port_info 11 /INPUT 2 "aluOPIn";
    .port_info 12 /INPUT 1 "regDestIn";
    .port_info 13 /INPUT 1 "branchIn";
    .port_info 14 /INPUT 1 "jumpIn";
    .port_info 15 /INPUT 1 "memReadIn";
    .port_info 16 /INPUT 1 "memWriteIn";
    .port_info 17 /INPUT 1 "memToRegIn";
    .port_info 18 /INPUT 1 "regWriteIn";
    .port_info 19 /INPUT 6 "functIn";
    .port_info 20 /INPUT 26 "instructionIn";
    .port_info 21 /OUTPUT 32 "pc";
    .port_info 22 /OUTPUT 32 "reg1";
    .port_info 23 /OUTPUT 32 "reg2";
    .port_info 24 /OUTPUT 32 "extendSignal";
    .port_info 25 /OUTPUT 5 "rs";
    .port_info 26 /OUTPUT 5 "rt";
    .port_info 27 /OUTPUT 5 "rd";
    .port_info 28 /OUTPUT 1 "aluScr";
    .port_info 29 /OUTPUT 2 "aluOP";
    .port_info 30 /OUTPUT 1 "regDest";
    .port_info 31 /OUTPUT 1 "branch";
    .port_info 32 /OUTPUT 1 "jump";
    .port_info 33 /OUTPUT 1 "memRead";
    .port_info 34 /OUTPUT 1 "memWrite";
    .port_info 35 /OUTPUT 1 "memToReg";
    .port_info 36 /OUTPUT 1 "regWrite";
    .port_info 37 /OUTPUT 6 "funct";
    .port_info 38 /OUTPUT 26 "instruction";
v00000000008b34f0_0 .var "aluOP", 1 0;
v00000000008b3590_0 .net "aluOPIn", 1 0, v00000000008b5d10_0;  alias, 1 drivers
v00000000008b3630_0 .var "aluScr", 0 0;
v00000000008b36d0_0 .net "aluScrIn", 0 0, v00000000008b5db0_0;  alias, 1 drivers
v00000000008b3770_0 .var "branch", 0 0;
v00000000008b3810_0 .net "branchIn", 0 0, v00000000008b5e50_0;  alias, 1 drivers
v00000000008b38b0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008b3950_0 .net "ctrl", 0 0, v0000000000851160_0;  alias, 1 drivers
v00000000008b39f0_0 .net "ctrlDesvio", 0 0, v00000000008a7770_0;  alias, 1 drivers
v00000000008b3a90_0 .var "extendSignal", 31 0;
v00000000008b3b30_0 .net "extendSignalIn", 31 0, v00000000008a7b30_0;  alias, 1 drivers
v00000000008b3bd0_0 .var "funct", 5 0;
v00000000008b3c70_0 .net "functIn", 5 0, v00000000008b5130_0;  alias, 1 drivers
v00000000008b3d10_0 .var "instruction", 25 0;
v00000000008b3db0_0 .net "instructionIn", 25 0, v00000000008b51d0_0;  alias, 1 drivers
v00000000008b3e50_0 .var "jump", 0 0;
v00000000008b3ef0_0 .net "jumpIn", 0 0, v00000000008b5f90_0;  alias, 1 drivers
v00000000008b3f90_0 .var "memRead", 0 0;
v00000000008b4030_0 .net "memReadIn", 0 0, v00000000008b6030_0;  alias, 1 drivers
v00000000008b40d0_0 .var "memToReg", 0 0;
v00000000008b4170_0 .net "memToRegIn", 0 0, v00000000008b60d0_0;  alias, 1 drivers
v00000000008b4210_0 .var "memWrite", 0 0;
v00000000008b42b0_0 .net "memWriteIn", 0 0, v00000000008b6170_0;  alias, 1 drivers
v00000000008b4350_0 .var "pc", 31 0;
v00000000008b43f0_0 .net "pcIn", 31 0, v00000000008b5310_0;  alias, 1 drivers
v00000000008b4490_0 .var "rd", 4 0;
v00000000008b4530_0 .net "rdIn", 4 0, v00000000008b5450_0;  alias, 1 drivers
v00000000008b45d0_0 .var "reg1", 31 0;
v00000000008b4730_0 .net "reg1In", 31 0, v0000000000852920_0;  alias, 1 drivers
v00000000008b47d0_0 .var "reg2", 31 0;
v00000000008b4870_0 .net "reg2In", 31 0, v00000000008529c0_0;  alias, 1 drivers
v00000000008b4910_0 .var "regDest", 0 0;
v00000000008b49b0_0 .net "regDestIn", 0 0, v00000000008b62b0_0;  alias, 1 drivers
v00000000008b4a50_0 .var "regWrite", 0 0;
v00000000008b4af0_0 .net "regWriteIn", 0 0, v00000000008b6350_0;  alias, 1 drivers
v00000000008b4b90_0 .var "rs", 4 0;
v00000000008b4c30_0 .net "rsIn", 4 0, v00000000008b54f0_0;  alias, 1 drivers
v00000000008b4cd0_0 .var "rt", 4 0;
v00000000008b4d70_0 .net "rtIn", 4 0, v00000000008b5590_0;  alias, 1 drivers
S_00000000008b1860 .scope begin, "registradorIDEX" "registradorIDEX" 22 57, 22 57 0, S_00000000008b16d0;
 .timescale 0 0;
S_00000000008b19f0 .scope module, "regIFID" "registradorIFID" 3 135, 23 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "dado";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /INPUT 1 "ctrlDesvio";
    .port_info 4 /INPUT 32 "pc4";
    .port_info 5 /OUTPUT 6 "op";
    .port_info 6 /OUTPUT 6 "funct";
    .port_info 7 /OUTPUT 5 "rs";
    .port_info 8 /OUTPUT 5 "rt";
    .port_info 9 /OUTPUT 5 "rd";
    .port_info 10 /OUTPUT 5 "shamt";
    .port_info 11 /OUTPUT 16 "adress";
    .port_info 12 /OUTPUT 32 "pc";
    .port_info 13 /OUTPUT 26 "instruction";
v00000000008b4e10_0 .var "adress", 15 0;
v00000000008b4eb0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008b4f50_0 .net "ctrl", 0 0, v0000000000851160_0;  alias, 1 drivers
v00000000008b4ff0_0 .net "ctrlDesvio", 0 0, v00000000008a7770_0;  alias, 1 drivers
v00000000008b5090_0 .net "dado", 31 0, v00000000008aa7d0_0;  alias, 1 drivers
v00000000008b5130_0 .var "funct", 5 0;
v00000000008b51d0_0 .var "instruction", 25 0;
v00000000008b5270_0 .var "op", 5 0;
v00000000008b5310_0 .var "pc", 31 0;
v00000000008b53b0_0 .net "pc4", 31 0, v00000000008abe50_0;  alias, 1 drivers
v00000000008b5450_0 .var "rd", 4 0;
v00000000008b54f0_0 .var "rs", 4 0;
v00000000008b5590_0 .var "rt", 4 0;
v00000000008b5630_0 .var "shamt", 4 0;
S_00000000008b1b80 .scope begin, "REGISTERIFID" "REGISTERIFID" 23 20, 23 20 0, S_00000000008b19f0;
 .timescale 0 0;
S_00000000008b1d10 .scope module, "uForwarding" "Forwarding" 3 155, 24 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "regWriteEXMEM";
    .port_info 2 /INPUT 1 "regWriteMEMWB";
    .port_info 3 /INPUT 5 "rdMEMWB";
    .port_info 4 /INPUT 5 "rdEXMEM";
    .port_info 5 /INPUT 5 "rsIDEX";
    .port_info 6 /INPUT 5 "rtIDEX";
    .port_info 7 /OUTPUT 2 "forwardingA";
    .port_info 8 /OUTPUT 2 "forwardingB";
v00000000008b5770_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008b5810_0 .var "forwardingA", 1 0;
v00000000008b58b0_0 .var "forwardingB", 1 0;
v00000000008b5950_0 .net "rdEXMEM", 4 0, v00000000008b3130_0;  alias, 1 drivers
v00000000008b59f0_0 .net "rdMEMWB", 4 0, v0000000000851b60_0;  alias, 1 drivers
v00000000008b5a90_0 .net "regWriteEXMEM", 0 0, v00000000008b3270_0;  alias, 1 drivers
v00000000008b5b30_0 .net "regWriteMEMWB", 0 0, v0000000000851ca0_0;  alias, 1 drivers
v00000000008b5bd0_0 .net "rsIDEX", 4 0, v00000000008b4b90_0;  alias, 1 drivers
v00000000008b5c70_0 .net "rtIDEX", 4 0, v00000000008b4cd0_0;  alias, 1 drivers
S_00000000008b1ea0 .scope begin, "FORWARDING" "FORWARDING" 24 15, 24 15 0, S_00000000008b1d10;
 .timescale 0 0;
S_00000000008b2030 .scope module, "uc" "unidadeDeControle" 3 137, 25 1 0, S_0000000000839a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 6 "op";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "aluScr";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "regDest";
    .port_info 8 /OUTPUT 1 "memToReg";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 2 "aluOP";
v00000000008b5d10_0 .var "aluOP", 1 0;
v00000000008b5db0_0 .var "aluScr", 0 0;
v00000000008b5e50_0 .var "branch", 0 0;
v00000000008b5ef0_0 .net "clock", 0 0, v00000000008b9f00_0;  alias, 1 drivers
v00000000008b5f90_0 .var "jump", 0 0;
v00000000008b6030_0 .var "memRead", 0 0;
v00000000008b60d0_0 .var "memToReg", 0 0;
v00000000008b6170_0 .var "memWrite", 0 0;
v00000000008b6210_0 .net "op", 5 0, v00000000008b5270_0;  alias, 1 drivers
v00000000008b62b0_0 .var "regDest", 0 0;
v00000000008b6350_0 .var "regWrite", 0 0;
S_00000000008b21c0 .scope begin, "CONTROLUNIT" "CONTROLUNIT" 25 17, 25 17 0, S_00000000008b2030;
 .timescale 0 0;
    .scope S_00000000008b1090;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008ac350_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000000008b1090;
T_1 ;
    %wait E_00000000003ce5f0;
    %fork t_1, S_00000000008b1220;
    %jmp t_0;
    .scope S_00000000008b1220;
t_1 ;
    %load/vec4 v00000000008ac2b0_0;
    %store/vec4 v00000000008ac350_0, 0, 32;
    %end;
    .scope S_00000000008b1090;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008b0a50;
T_2 ;
    %wait E_00000000003cd130;
    %fork t_3, S_00000000008b0be0;
    %jmp t_2;
    .scope S_00000000008b0be0;
t_3 ;
    %load/vec4 v00000000008abd10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000008abdb0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000008abe50_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008abdb0_0;
    %subi 8, 0, 32;
    %store/vec4 v00000000008abe50_0, 0, 32;
T_2.1 ;
    %end;
    .scope S_00000000008b0a50;
t_2 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008a9090;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008aa730_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_00000000008a9090;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008aa730_0, 0;
    %vpi_func 14 18 "$fopenr" 32, "arquivoSaida.txt" {0 0 0};
    %store/vec4 v00000000008a85d0_0, 0, 32;
T_4.0 ;
    %vpi_func 14 19 "$feof" 32, v00000000008a85d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %vpi_func 14 20 "$fscanf" 32, v00000000008a85d0_0, "%b", &A<v00000000008aa870, v00000000008aa730_0 > {0 0 0};
    %store/vec4 v00000000008aa910_0, 0, 32;
    %load/vec4 v00000000008aa730_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008aa730_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000000008a9090;
T_5 ;
    %wait E_00000000003cd130;
    %fork t_5, S_00000000008a9220;
    %jmp t_4;
    .scope S_00000000008a9220;
t_5 ;
    %load/vec4 v00000000008a8490_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000000008aa870, 4;
    %assign/vec4 v00000000008aa7d0_0, 0;
    %end;
    .scope S_00000000008a9090;
t_4 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008b19f0;
T_6 ;
    %wait E_00000000003ce5f0;
    %fork t_7, S_00000000008b1b80;
    %jmp t_6;
    .scope S_00000000008b1b80;
t_7 ;
    %load/vec4 v00000000008b4f50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008b4ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000008b5090_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v00000000008b5270_0, 0;
    %load/vec4 v00000000008b5090_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000008b54f0_0, 0;
    %load/vec4 v00000000008b5090_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000000008b5590_0, 0;
    %load/vec4 v00000000008b5090_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000000008b5450_0, 0;
    %load/vec4 v00000000008b5090_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v00000000008b5630_0, 0;
    %load/vec4 v00000000008b5090_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v00000000008b4e10_0, 0;
    %load/vec4 v00000000008b53b0_0;
    %assign/vec4 v00000000008b5310_0, 0;
    %load/vec4 v00000000008b5090_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v00000000008b51d0_0, 0;
    %load/vec4 v00000000008b5090_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v00000000008b5090_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000000008b5130_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v00000000008b5130_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v00000000008b5130_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v00000000008b5130_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008b5270_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008b54f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008b5590_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008b5450_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008b5630_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008b5130_0, 0, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000008b4e10_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b5310_0, 0, 32;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v00000000008b51d0_0, 0, 26;
T_6.1 ;
    %end;
    .scope S_00000000008b19f0;
t_6 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008b2030;
T_7 ;
    %wait E_00000000003cd130;
    %fork t_9, S_00000000008b21c0;
    %jmp t_8;
    .scope S_00000000008b21c0;
t_9 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v00000000008b6210_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b62b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b60d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b5f90_0, 0;
T_7.15 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %end;
    .scope S_00000000008b2030;
t_8 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000008a8730;
T_8 ;
    %wait E_00000000003cd130;
    %fork t_11, S_00000000008a88c0;
    %jmp t_10;
    .scope S_00000000008a88c0;
t_11 ;
    %load/vec4 v00000000008a7a90_0;
    %pad/u 32;
    %assign/vec4 v00000000008a7b30_0, 0;
    %end;
    .scope S_00000000008a8730;
t_10 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000370330;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008a73b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008524c0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a7130_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a71d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852240_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008522e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852380_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852420_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6af0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6b90_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6c30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6cd0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6d70_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6e10_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6eb0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6f50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852c40_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852ce0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852d80_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6730_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a67d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6870_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6910_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a69b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6ff0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a7090_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852740_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008527e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008526a0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000008a6a50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852600_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000852880_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000370330;
T_10 ;
    %wait E_00000000003ce5f0;
    %fork t_13, S_000000000039cc10;
    %jmp t_12;
    .scope S_000000000039cc10;
t_13 ;
    %load/vec4 v0000000000852ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 7 49 "$display", "\012\012WRITE DATA REG = %d   REG = %d", v00000000008a7270_0, v00000000008a7310_0 {0 0 0};
    %load/vec4 v00000000008a7310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008a73b0_0, 0;
    %jmp T_10.34;
T_10.2 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008524c0_0, 0;
    %jmp T_10.34;
T_10.3 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a7130_0, 0;
    %jmp T_10.34;
T_10.4 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a71d0_0, 0;
    %jmp T_10.34;
T_10.5 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852240_0, 0;
    %jmp T_10.34;
T_10.6 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008522e0_0, 0;
    %jmp T_10.34;
T_10.7 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852380_0, 0;
    %jmp T_10.34;
T_10.8 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852420_0, 0;
    %jmp T_10.34;
T_10.9 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6af0_0, 0;
    %jmp T_10.34;
T_10.10 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6b90_0, 0;
    %jmp T_10.34;
T_10.11 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6c30_0, 0;
    %jmp T_10.34;
T_10.12 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6cd0_0, 0;
    %jmp T_10.34;
T_10.13 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6d70_0, 0;
    %jmp T_10.34;
T_10.14 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6e10_0, 0;
    %jmp T_10.34;
T_10.15 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6eb0_0, 0;
    %jmp T_10.34;
T_10.16 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6f50_0, 0;
    %jmp T_10.34;
T_10.17 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852c40_0, 0;
    %jmp T_10.34;
T_10.18 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852ce0_0, 0;
    %jmp T_10.34;
T_10.19 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852d80_0, 0;
    %jmp T_10.34;
T_10.20 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6730_0, 0;
    %jmp T_10.34;
T_10.21 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a67d0_0, 0;
    %jmp T_10.34;
T_10.22 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6870_0, 0;
    %jmp T_10.34;
T_10.23 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6910_0, 0;
    %jmp T_10.34;
T_10.24 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a69b0_0, 0;
    %jmp T_10.34;
T_10.25 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6ff0_0, 0;
    %jmp T_10.34;
T_10.26 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a7090_0, 0;
    %jmp T_10.34;
T_10.27 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852740_0, 0;
    %jmp T_10.34;
T_10.28 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008527e0_0, 0;
    %jmp T_10.34;
T_10.29 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008526a0_0, 0;
    %jmp T_10.34;
T_10.30 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v00000000008a6a50_0, 0;
    %jmp T_10.34;
T_10.31 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852600_0, 0;
    %jmp T_10.34;
T_10.32 ;
    %load/vec4 v00000000008a7270_0;
    %assign/vec4 v0000000000852880_0, 0;
    %jmp T_10.34;
T_10.34 ;
    %pop/vec4 1;
T_10.0 ;
    %end;
    .scope S_0000000000370330;
t_12 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000370330;
T_11 ;
    %wait E_00000000003cd130;
    %fork t_15, S_000000000039ca80;
    %jmp t_14;
    .scope S_000000000039ca80;
t_15 ;
    %load/vec4 v0000000000852a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_11.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %load/vec4 v00000000008a73b0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.0 ;
    %load/vec4 v00000000008a73b0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.1 ;
    %load/vec4 v00000000008524c0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.2 ;
    %load/vec4 v00000000008a7130_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.3 ;
    %load/vec4 v00000000008a71d0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.4 ;
    %load/vec4 v0000000000852240_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.5 ;
    %load/vec4 v00000000008522e0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.6 ;
    %load/vec4 v0000000000852380_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.7 ;
    %load/vec4 v0000000000852420_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.8 ;
    %load/vec4 v00000000008a6af0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.9 ;
    %load/vec4 v00000000008a6b90_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.10 ;
    %load/vec4 v00000000008a6c30_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.11 ;
    %load/vec4 v00000000008a6cd0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.12 ;
    %load/vec4 v00000000008a6d70_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.13 ;
    %load/vec4 v00000000008a6e10_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.14 ;
    %load/vec4 v00000000008a6eb0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.15 ;
    %load/vec4 v00000000008a6f50_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.16 ;
    %load/vec4 v0000000000852c40_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.17 ;
    %load/vec4 v0000000000852ce0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.18 ;
    %load/vec4 v0000000000852d80_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.19 ;
    %load/vec4 v00000000008a6730_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.20 ;
    %load/vec4 v00000000008a67d0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.21 ;
    %load/vec4 v00000000008a6870_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.22 ;
    %load/vec4 v00000000008a6910_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.23 ;
    %load/vec4 v00000000008a69b0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.24 ;
    %load/vec4 v00000000008a6ff0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.25 ;
    %load/vec4 v00000000008a7090_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.26 ;
    %load/vec4 v0000000000852740_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.27 ;
    %load/vec4 v00000000008527e0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.28 ;
    %load/vec4 v00000000008526a0_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.29 ;
    %load/vec4 v00000000008a6a50_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.30 ;
    %load/vec4 v0000000000852600_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.31 ;
    %load/vec4 v0000000000852880_0;
    %assign/vec4 v0000000000852920_0, 0;
    %jmp T_11.33;
T_11.33 ;
    %pop/vec4 1;
    %load/vec4 v0000000000852b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.41, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.42, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.43, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.44, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.45, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.46, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.47, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_11.48, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_11.49, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_11.51, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_11.52, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_11.53, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_11.54, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_11.55, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_11.56, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.57, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_11.58, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_11.59, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_11.60, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_11.61, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_11.62, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_11.63, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_11.64, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_11.65, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.34 ;
    %load/vec4 v00000000008a73b0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.35 ;
    %load/vec4 v00000000008524c0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.36 ;
    %load/vec4 v00000000008a7130_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.37 ;
    %load/vec4 v00000000008a71d0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.38 ;
    %load/vec4 v0000000000852240_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.39 ;
    %load/vec4 v00000000008522e0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.40 ;
    %load/vec4 v0000000000852380_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.41 ;
    %load/vec4 v0000000000852420_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.42 ;
    %load/vec4 v00000000008a6af0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.43 ;
    %load/vec4 v00000000008a6b90_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.44 ;
    %load/vec4 v00000000008a6c30_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.45 ;
    %load/vec4 v00000000008a6cd0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.46 ;
    %load/vec4 v00000000008a6d70_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.47 ;
    %load/vec4 v00000000008a6e10_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.48 ;
    %load/vec4 v00000000008a6eb0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.49 ;
    %load/vec4 v00000000008a6f50_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.50 ;
    %load/vec4 v0000000000852c40_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.51 ;
    %load/vec4 v0000000000852ce0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.52 ;
    %load/vec4 v0000000000852d80_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.53 ;
    %load/vec4 v00000000008a6730_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.54 ;
    %load/vec4 v00000000008a67d0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.55 ;
    %load/vec4 v00000000008a6870_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.56 ;
    %load/vec4 v00000000008a6910_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.57 ;
    %load/vec4 v00000000008a69b0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.58 ;
    %load/vec4 v00000000008a6ff0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.59 ;
    %load/vec4 v00000000008a7090_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.60 ;
    %load/vec4 v0000000000852740_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.61 ;
    %load/vec4 v00000000008527e0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.62 ;
    %load/vec4 v00000000008526a0_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.63 ;
    %load/vec4 v00000000008a6a50_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.64 ;
    %load/vec4 v0000000000852600_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.65 ;
    %load/vec4 v0000000000852880_0;
    %assign/vec4 v00000000008529c0_0, 0;
    %jmp T_11.67;
T_11.67 ;
    %pop/vec4 1;
    %end;
    .scope S_0000000000370330;
t_14 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000008b16d0;
T_12 ;
    %wait E_00000000003ce5f0;
    %fork t_17, S_00000000008b1860;
    %jmp t_16;
    .scope S_00000000008b1860;
t_17 ;
    %load/vec4 v00000000008b3950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008b39f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000008b4d70_0;
    %assign/vec4 v00000000008b4cd0_0, 0;
    %load/vec4 v00000000008b4530_0;
    %assign/vec4 v00000000008b4490_0, 0;
    %load/vec4 v00000000008b4c30_0;
    %assign/vec4 v00000000008b4b90_0, 0;
    %load/vec4 v00000000008b36d0_0;
    %assign/vec4 v00000000008b3630_0, 0;
    %load/vec4 v00000000008b3590_0;
    %assign/vec4 v00000000008b34f0_0, 0;
    %load/vec4 v00000000008b49b0_0;
    %assign/vec4 v00000000008b4910_0, 0;
    %load/vec4 v00000000008b3810_0;
    %assign/vec4 v00000000008b3770_0, 0;
    %load/vec4 v00000000008b3ef0_0;
    %assign/vec4 v00000000008b3e50_0, 0;
    %load/vec4 v00000000008b4030_0;
    %assign/vec4 v00000000008b3f90_0, 0;
    %load/vec4 v00000000008b42b0_0;
    %assign/vec4 v00000000008b4210_0, 0;
    %load/vec4 v00000000008b4170_0;
    %assign/vec4 v00000000008b40d0_0, 0;
    %load/vec4 v00000000008b4af0_0;
    %assign/vec4 v00000000008b4a50_0, 0;
    %load/vec4 v00000000008b43f0_0;
    %assign/vec4 v00000000008b4350_0, 0;
    %load/vec4 v00000000008b4730_0;
    %assign/vec4 v00000000008b45d0_0, 0;
    %load/vec4 v00000000008b4870_0;
    %assign/vec4 v00000000008b47d0_0, 0;
    %load/vec4 v00000000008b3b30_0;
    %assign/vec4 v00000000008b3a90_0, 0;
    %load/vec4 v00000000008b3c70_0;
    %assign/vec4 v00000000008b3bd0_0, 0;
    %load/vec4 v00000000008b3db0_0;
    %assign/vec4 v00000000008b3d10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b3630_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000000008b34f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b4910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b3e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b40d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b4a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b4350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b47d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b3a90_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008b4cd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008b4b90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008b4490_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008b3bd0_0, 0, 6;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v00000000008b3d10_0, 0, 26;
T_12.1 ;
    %end;
    .scope S_00000000008b16d0;
t_16 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000334580;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000851160_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000000000334580;
T_14 ;
    %wait E_00000000003ce5f0;
    %fork t_19, S_0000000000856f90;
    %jmp t_18;
    .scope S_0000000000856f90;
t_19 ;
    %load/vec4 v00000000008510c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000851700_0;
    %load/vec4 v00000000008512a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000851700_0;
    %load/vec4 v00000000008517a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000851160_0, 0;
    %vpi_call 4 16 "$display", "HAZARD rtIDEX = %b rsIFID = %b, rtIFID = %b", v0000000000851700_0, v00000000008512a0_0, v00000000008517a0_0 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000851160_0, 0;
T_14.1 ;
    %end;
    .scope S_0000000000334580;
t_18 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000008aa350;
T_15 ;
    %wait E_00000000008481b0;
    %fork t_21, S_00000000008aa4e0;
    %jmp t_20;
    .scope S_00000000008aa4e0;
t_21 ;
    %load/vec4 v00000000008ab770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000000008ab8b0_0;
    %store/vec4 v00000000008ab950_0, 0, 5;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000008ab810_0;
    %store/vec4 v00000000008ab950_0, 0, 5;
T_15.1 ;
    %end;
    .scope S_00000000008aa350;
t_20 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008a96d0;
T_16 ;
    %wait E_00000000008480b0;
    %fork t_23, S_00000000008a9860;
    %jmp t_22;
    .scope S_00000000008a9860;
t_23 ;
    %load/vec4 v00000000008aac30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000000008aad70_0;
    %store/vec4 v00000000008aae10_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000008aacd0_0;
    %store/vec4 v00000000008aae10_0, 0, 32;
T_16.1 ;
    %end;
    .scope S_00000000008a96d0;
t_22 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000008a9d10;
T_17 ;
    %wait E_0000000000848130;
    %fork t_25, S_00000000008a9ea0;
    %jmp t_24;
    .scope S_00000000008a9ea0;
t_25 ;
    %load/vec4 v00000000008ab130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v00000000008ab1d0_0;
    %store/vec4 v00000000008ab3b0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000008ab130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v00000000008ab270_0;
    %store/vec4 v00000000008ab3b0_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v00000000008ab130_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v00000000008ab310_0;
    %store/vec4 v00000000008ab3b0_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008ab3b0_0, 0, 32;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %end;
    .scope S_00000000008a9d10;
t_24 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000008aa030;
T_18 ;
    %wait E_0000000000848170;
    %fork t_27, S_00000000008aa1c0;
    %jmp t_26;
    .scope S_00000000008aa1c0;
t_27 ;
    %load/vec4 v00000000008ab450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v00000000008ab4f0_0;
    %store/vec4 v00000000008ab6d0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000008ab450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v00000000008ab590_0;
    %store/vec4 v00000000008ab6d0_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v00000000008ab450_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v00000000008ab630_0;
    %store/vec4 v00000000008ab6d0_0, 0, 32;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008ab6d0_0, 0, 32;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %end;
    .scope S_00000000008aa030;
t_26 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000008b1d10;
T_19 ;
    %wait E_00000000003cd130;
    %fork t_29, S_00000000008b1ea0;
    %jmp t_28;
    .scope S_00000000008b1ea0;
t_29 ;
    %load/vec4 v00000000008b5a90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008b5950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000008b5950_0;
    %load/vec4 v00000000008b5bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v00000000008b5810_0;
    %vpi_call 24 18 "$display", "\012ForwardingA2\012" {0 0 0};
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000008b5b30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008b59f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000008b59f0_0;
    %load/vec4 v00000000008b5bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v00000000008b5810_0;
    %vpi_call 24 21 "$display", "\012ForwardingA1\012" {0 0 0};
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v00000000008b5810_0;
T_19.3 ;
T_19.1 ;
    %load/vec4 v00000000008b5a90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008b5950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000008b5950_0;
    %load/vec4 v00000000008b5c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v00000000008b58b0_0;
    %vpi_call 24 27 "$display", "\012ForwardingB2\012" {0 0 0};
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v00000000008b5b30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008b59f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000008b59f0_0;
    %load/vec4 v00000000008b5c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v00000000008b58b0_0;
    %vpi_call 24 30 "$display", "\012ForwardingB1\012" {0 0 0};
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v00000000008b58b0_0;
T_19.7 ;
T_19.5 ;
    %end;
    .scope S_00000000008b1d10;
t_28 %join;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000343260;
T_20 ;
    %wait E_00000000003cd130;
    %fork t_31, S_00000000003701a0;
    %jmp t_30;
    .scope S_00000000003701a0;
t_31 ;
    %load/vec4 v0000000000851de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %add;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %sub;
    %store/vec4 v0000000000852100_0, 0, 32;
    %load/vec4 v0000000000852100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0000000000852100_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
T_20.8 ;
T_20.7 ;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %add;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %sub;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_20.14, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %and;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.15;
T_20.14 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_20.16, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %or;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.17;
T_20.16 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_20.18, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %sub;
    %store/vec4 v0000000000852100_0, 0, 32;
    %load/vec4 v0000000000852100_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_20.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v0000000000852100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.22, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
T_20.22 ;
T_20.21 ;
T_20.18 ;
T_20.17 ;
T_20.15 ;
T_20.13 ;
T_20.11 ;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_20.24, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %cmp/ne;
    %jmp/0xz  T_20.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.27;
T_20.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
T_20.27 ;
    %jmp T_20.25;
T_20.24 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_20.28, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %cmp/u;
    %jmp/0xz  T_20.30, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
    %jmp T_20.31;
T_20.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
T_20.31 ;
    %jmp T_20.29;
T_20.28 ;
    %load/vec4 v0000000000852060_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_20.32, 4;
    %load/vec4 v0000000000851f20_0;
    %load/vec4 v0000000000851fc0_0;
    %add;
    %store/vec4 v0000000000852100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008521a0_0, 0, 1;
T_20.32 ;
T_20.29 ;
T_20.25 ;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0000000000343260;
t_30 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_00000000008b0d70;
T_21 ;
    %wait E_00000000003cd130;
    %fork t_33, S_00000000008b0f00;
    %jmp t_32;
    .scope S_00000000008b0f00;
t_33 ;
    %load/vec4 v00000000008abf90_0;
    %load/vec4 v00000000008ac0d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000000008ac030_0, 0, 32;
    %end;
    .scope S_00000000008b0d70;
t_32 %join;
    %jmp T_21;
    .thread T_21;
    .scope S_00000000008b13b0;
T_22 ;
    %wait E_00000000003ce5f0;
    %fork t_35, S_00000000008b1540;
    %jmp t_34;
    .scope S_00000000008b1540;
t_35 ;
    %load/vec4 v00000000008b27d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v00000000008b31d0_0;
    %assign/vec4 v00000000008b3130_0, 0;
    %load/vec4 v00000000008b3310_0;
    %assign/vec4 v00000000008b3270_0, 0;
    %load/vec4 v00000000008ac490_0;
    %store/vec4 v00000000008ac3f0_0, 0, 32;
    %load/vec4 v00000000008b3090_0;
    %assign/vec4 v00000000008b2ff0_0, 0;
    %load/vec4 v00000000008b3450_0;
    %assign/vec4 v00000000008b33b0_0, 0;
    %load/vec4 v00000000008ac5d0_0;
    %assign/vec4 v00000000008ac530_0, 0;
    %load/vec4 v00000000008b2910_0;
    %assign/vec4 v00000000008b2870_0, 0;
    %load/vec4 v00000000008b2a50_0;
    %assign/vec4 v00000000008b29b0_0, 0;
    %load/vec4 v00000000008b2cd0_0;
    %assign/vec4 v00000000008b2c30_0, 0;
    %load/vec4 v00000000008b2b90_0;
    %assign/vec4 v00000000008b2af0_0, 0;
    %load/vec4 v00000000008b2d70_0;
    %assign/vec4 v00000000008b2e10_0, 0;
    %load/vec4 v00000000008b2f50_0;
    %assign/vec4 v00000000008b2eb0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008ac3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008b2ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b33b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b3270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ac530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b29b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2c30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000008b3130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008b2e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000008b2eb0_0, 0;
T_22.1 ;
    %end;
    .scope S_00000000008b13b0;
t_34 %join;
    %jmp T_22;
    .thread T_22;
    .scope S_00000000008a8be0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008a83f0_0, 0, 32;
T_23.0 ;
    %load/vec4 v00000000008a83f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 10, 0, 32;
    %ix/getv/s 3, v00000000008a83f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008a80d0, 0, 4;
    %load/vec4 v00000000008a83f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008a83f0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_00000000008a8be0;
T_24 ;
    %wait E_00000000003cd130;
    %fork t_37, S_00000000008a8d70;
    %jmp t_36;
    .scope S_00000000008a8d70;
t_37 ;
    %load/vec4 v00000000008a8210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v00000000008a7f90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %vpi_call 13 22 "$display", "\012\012\012WRITE DADO = %d, ende = %d", v00000000008a8350_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000008a8350_0;
    %load/vec4 v00000000008a7f90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v00000000008a80d0, 4, 0;
T_24.0 ;
    %end;
    .scope S_00000000008a8be0;
t_36 %join;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000008a8be0;
T_25 ;
    %wait E_00000000003ce5f0;
    %fork t_39, S_00000000008a8f00;
    %jmp t_38;
    .scope S_00000000008a8f00;
t_39 ;
    %load/vec4 v00000000008a8170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v00000000008a7f90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000000008a80d0, 4;
    %store/vec4 v00000000008a82b0_0, 0, 32;
T_25.0 ;
    %end;
    .scope S_00000000008a8be0;
t_38 %join;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000382760;
T_26 ;
    %wait E_0000000000847f30;
    %fork t_41, S_0000000000385170;
    %jmp t_40;
    .scope S_0000000000385170;
t_41 ;
    %load/vec4 v00000000008a7450_0;
    %load/vec4 v00000000008a7590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008a74f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008a74f0_0, 0;
T_26.1 ;
    %end;
    .scope S_0000000000382760;
t_40 %join;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000000008a93b0;
T_27 ;
    %wait E_0000000000848070;
    %fork t_43, S_00000000008a9540;
    %jmp t_42;
    .scope S_00000000008a9540;
t_43 ;
    %load/vec4 v00000000008aa9b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v00000000008aaaf0_0;
    %store/vec4 v00000000008aab90_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000008aaa50_0;
    %store/vec4 v00000000008aab90_0, 0, 32;
T_27.1 ;
    %end;
    .scope S_00000000008a93b0;
t_42 %join;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000008a99f0;
T_28 ;
    %wait E_00000000008480f0;
    %fork t_45, S_00000000008a9b80;
    %jmp t_44;
    .scope S_00000000008a9b80;
t_45 ;
    %load/vec4 v00000000008aaeb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v00000000008aaff0_0;
    %store/vec4 v00000000008ab090_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000000008aaf50_0;
    %store/vec4 v00000000008ab090_0, 0, 32;
T_28.1 ;
    %end;
    .scope S_00000000008a99f0;
t_44 %join;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000000857120;
T_29 ;
    %wait E_00000000003ce5f0;
    %fork t_47, S_00000000003430d0;
    %jmp t_46;
    .scope S_00000000003430d0;
t_47 ;
    %load/vec4 v0000000000851c00_0;
    %store/vec4 v0000000000851b60_0, 0, 5;
    %load/vec4 v0000000000851d40_0;
    %store/vec4 v0000000000851ca0_0, 0, 1;
    %load/vec4 v0000000000851520_0;
    %store/vec4 v0000000000851660_0, 0, 32;
    %load/vec4 v0000000000851980_0;
    %store/vec4 v00000000008518e0_0, 0, 32;
    %load/vec4 v0000000000851ac0_0;
    %store/vec4 v0000000000851a20_0, 0, 1;
    %end;
    .scope S_0000000000857120;
t_46 %join;
    %jmp T_29;
    .thread T_29;
    .scope S_00000000008b0730;
T_30 ;
    %wait E_00000000008481f0;
    %fork t_49, S_00000000008b08c0;
    %jmp t_48;
    .scope S_00000000008b08c0;
t_49 ;
    %load/vec4 v00000000008ab9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v00000000008abb30_0;
    %store/vec4 v00000000008abbd0_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000000008aba90_0;
    %store/vec4 v00000000008abbd0_0, 0, 32;
T_30.1 ;
    %end;
    .scope S_00000000008b0730;
t_48 %join;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000000000385300;
T_31 ;
    %wait E_00000000003cd130;
    %fork t_51, S_000000000037f930;
    %jmp t_50;
    .scope S_000000000037f930;
t_51 ;
    %load/vec4 v00000000008a7630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000008a7810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008a7770_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a7770_0, 0, 1;
T_31.1 ;
    %end;
    .scope S_0000000000385300;
t_50 %join;
    %jmp T_31;
    .thread T_31;
    .scope S_00000000008a8a50;
T_32 ;
    %wait E_00000000003cd130;
    %load/vec4 v00000000008a7db0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000008a7c70_0, 0, 28;
    %load/vec4 v00000000008a7c70_0;
    %pad/u 32;
    %load/vec4 v00000000008a7ef0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %add;
    %store/vec4 v00000000008a7e50_0, 0, 32;
    %jmp T_32;
    .thread T_32;
    .scope S_000000000037fac0;
T_33 ;
    %wait E_00000000003ce5f0;
    %fork t_53, S_00000000003a5d20;
    %jmp t_52;
    .scope S_00000000003a5d20;
t_53 ;
    %load/vec4 v00000000008a7950_0;
    %store/vec4 v00000000008a79f0_0, 0, 32;
    %end;
    .scope S_000000000037fac0;
t_52 %join;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000372f70;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b9f00_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b9f00_0, 0, 1;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000000000372f70;
T_35 ;
    %delay 5, 0;
    %load/vec4 v00000000008b9f00_0;
    %inv;
    %store/vec4 v00000000008b9f00_0, 0, 1;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "teste.v";
    "./core.v";
    "./unidadeDeteccaoHarzard.v";
    "./registradorMEMWB.v";
    "./alu.v";
    "./bancoRegistradores.v";
    "./branch.v";
    "./Or.v";
    "./byPass.v";
    "./extensorSinal.v";
    "./jump.v";
    "./memoriaDados.v";
    "./memoryInstruc.v";
    "./mux32.v";
    "./mux3in32.v";
    "./mux5.v";
    "./addPc4.v";
    "./addDesvioCondicional.v";
    "./pc.v";
    "./registradorEXMEM.v";
    "./registradorIDEX.v";
    "./registradorIFID.v";
    "./Forwarding.v";
    "./unidadeDeControle.v";
