Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot allTest_behav xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 14 into div is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_behav
