Analysis & Synthesis report for PROYECTOMOA
Mon Jan 22 15:26:01 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ESQUEMATICO|MSS:inst|estadoActual
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: Multiplicador:inst8|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: Multiplicador:inst12|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: Multiplicador:inst10|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: Multiplicador:inst13|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: Multiplicador:inst11|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: Multiplicador:inst14|lpm_divide:Div0
 25. Signal Tap Logic Analyzer Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 22 15:26:01 2024       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; PROYECTOMOA                                 ;
; Top-level Entity Name           ; ESQUEMATICO                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1489                                        ;
; Total pins                      ; 113                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 14,336                                      ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ESQUEMATICO        ; PROYECTOMOA        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; MSS.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/pmoa/MSS.vhd                                                            ;             ;
; Sumador.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/pmoa/Sumador.vhd                                                        ;             ;
; Contador.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/pmoa/Contador.vhd                                                       ;             ;
; Multiplicador.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd                                                  ;             ;
; ESQUEMATICO.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Estudiante/Desktop/pmoa/ESQUEMATICO.bdf                                                    ;             ;
; CLOCK_DIV_50.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Desktop/pmoa/CLOCK_DIV_50.vhd                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                   ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                 ;             ;
; db/sld_ela_trigger_flow_sel_h241.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/sld_ela_trigger_flow_sel_h241.tdf                               ;             ;
; db/sld_reserved_proyectomoa_auto_signaltap_0_flow_mgr_c90c.v       ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Estudiante/Desktop/pmoa/db/sld_reserved_proyectomoa_auto_signaltap_0_flow_mgr_c90c.v       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; db/altsyncram_ee84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/altsyncram_ee84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                 ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;             ;
; db/cntr_hai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/cntr_hai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/sld054cb524/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf                               ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc                              ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc                          ;             ;
; db/lpm_divide_3dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/lpm_divide_3dm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Desktop/pmoa/db/alt_u_div_o2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 3366        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 6175        ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 56          ;
;     -- 5 input functions                    ; 62          ;
;     -- 4 input functions                    ; 1977        ;
;     -- <=3 input functions                  ; 4079        ;
;                                             ;             ;
; Dedicated logic registers                   ; 1489        ;
;                                             ;             ;
; I/O pins                                    ; 113         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 14336       ;
;                                             ;             ;
; Total DSP Blocks                            ; 6           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 909         ;
; Total fan-out                               ; 27210       ;
; Average fan-out                             ; 3.39        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
; |ESQUEMATICO                                                                                                                            ; 6175 (6)            ; 1489 (0)                  ; 14336             ; 6          ; 113  ; 0            ; |ESQUEMATICO                                                                                                                                                                                                                                                                                                                                            ; ESQUEMATICO                                             ; work         ;
;    |Contador:inst1|                                                                                                                     ; 16 (16)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Contador:inst1                                                                                                                                                                                                                                                                                                                             ; Contador                                                ; work         ;
;    |MSS:inst|                                                                                                                           ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|MSS:inst                                                                                                                                                                                                                                                                                                                                   ; MSS                                                     ; work         ;
;    |Multiplicador:inst10|                                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst10                                                                                                                                                                                                                                                                                                                       ; Multiplicador                                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst10|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                                                ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst10|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_3dm                                          ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst10|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_9nh                                     ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 959 (959)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst10|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                       ; alt_u_div_o2f                                           ; work         ;
;    |Multiplicador:inst11|                                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst11                                                                                                                                                                                                                                                                                                                       ; Multiplicador                                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst11|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                                                ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst11|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_3dm                                          ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst11|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_9nh                                     ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 959 (959)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst11|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                       ; alt_u_div_o2f                                           ; work         ;
;    |Multiplicador:inst12|                                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst12                                                                                                                                                                                                                                                                                                                       ; Multiplicador                                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst12|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                                                ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst12|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_3dm                                          ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst12|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_9nh                                     ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 959 (959)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst12|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                       ; alt_u_div_o2f                                           ; work         ;
;    |Multiplicador:inst13|                                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst13                                                                                                                                                                                                                                                                                                                       ; Multiplicador                                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst13|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                                                ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst13|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_3dm                                          ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst13|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_9nh                                     ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 959 (959)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst13|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                       ; alt_u_div_o2f                                           ; work         ;
;    |Multiplicador:inst14|                                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst14                                                                                                                                                                                                                                                                                                                       ; Multiplicador                                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst14|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                                                ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst14|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_3dm                                          ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst14|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_9nh                                     ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 959 (959)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst14|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                       ; alt_u_div_o2f                                           ; work         ;
;    |Multiplicador:inst8|                                                                                                                ; 959 (0)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst8                                                                                                                                                                                                                                                                                                                        ; Multiplicador                                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst8|lpm_divide:Div0                                                                                                                                                                                                                                                                                                        ; lpm_divide                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                                                ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst8|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_3dm                                          ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 959 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst8|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_9nh                                     ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 959 (959)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Multiplicador:inst8|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                        ; alt_u_div_o2f                                           ; work         ;
;    |Sumador:inst15|                                                                                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Sumador:inst15                                                                                                                                                                                                                                                                                                                             ; Sumador                                                 ; work         ;
;    |Sumador:inst16|                                                                                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Sumador:inst16                                                                                                                                                                                                                                                                                                                             ; Sumador                                                 ; work         ;
;    |Sumador:inst20|                                                                                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|Sumador:inst20                                                                                                                                                                                                                                                                                                                             ; Sumador                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 203 (2)             ; 1376 (224)                ; 14336             ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 201 (0)             ; 1152 (0)                  ; 14336             ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 201 (67)            ; 1152 (522)                ; 14336             ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                              ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                              ; work         ;
;                |altsyncram_ee84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee84:auto_generated                                                                                                                                                 ; altsyncram_ee84                                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 60 (60)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 344 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 336 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 336 (336)                 ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                            ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                                ; work         ;
;                   |sld_ela_trigger_flow_sel_h241:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_h241:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_h241                           ; work         ;
;                      |sld_reserved_PROYECTOMOA_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_h241:auto_generated|sld_reserved_PROYECTOMOA_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                     ; sld_reserved_PROYECTOMOA_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 161 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                             ; work         ;
;                   |cntr_hai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hai:auto_generated                                                             ; cntr_hai                                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                             ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                             ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                             ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 112          ; 128          ; 112          ; 14336 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ESQUEMATICO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ESQUEMATICO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_h241:auto_generated|sld_reserved_PROYECTOMOA_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ESQUEMATICO|MSS:inst|estadoActual                                                                                                                                                 ;
+--------------------------------+--------------------------+--------------------------+--------------------------+--------------------------------+-----------------------------+-------------------+
; Name                           ; estadoActual.EncendidoP3 ; estadoActual.EncendidoP2 ; estadoActual.EncendidoP1 ; estadoActual.EsperandoPersonas ; estadoActual.EsperandoStart ; estadoActual.Idle ;
+--------------------------------+--------------------------+--------------------------+--------------------------+--------------------------------+-----------------------------+-------------------+
; estadoActual.Idle              ; 0                        ; 0                        ; 0                        ; 0                              ; 0                           ; 0                 ;
; estadoActual.EsperandoStart    ; 0                        ; 0                        ; 0                        ; 0                              ; 1                           ; 1                 ;
; estadoActual.EsperandoPersonas ; 0                        ; 0                        ; 0                        ; 1                              ; 0                           ; 1                 ;
; estadoActual.EncendidoP1       ; 0                        ; 0                        ; 1                        ; 0                              ; 0                           ; 1                 ;
; estadoActual.EncendidoP2       ; 0                        ; 1                        ; 0                        ; 0                              ; 0                           ; 1                 ;
; estadoActual.EncendidoP3       ; 1                        ; 0                        ; 0                        ; 0                              ; 0                           ; 1                 ;
+--------------------------------+--------------------------+--------------------------+--------------------------+--------------------------------+-----------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+----------------------------------------------------+-----------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                     ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------------------+------------------------+
; MSS:inst|ENP3                                      ; MSS:inst|estadoActual.EsperandoPersonas ; yes                    ;
; MSS:inst|ENP2                                      ; MSS:inst|estadoActual.EsperandoPersonas ; yes                    ;
; MSS:inst|ENP1                                      ; MSS:inst|estadoActual.EsperandoPersonas ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                                         ;                        ;
+----------------------------------------------------+-----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------+----------------------------------------------+
; Register name                          ; Reason for Removal                           ;
+----------------------------------------+----------------------------------------------+
; Contador:inst2|contadorValor[0]        ; Merged with Contador:inst1|contadorValor[0]  ;
; Contador:inst3|contadorValor[0]        ; Merged with Contador:inst1|contadorValor[0]  ;
; Contador:inst4|contadorValor[0]        ; Merged with Contador:inst1|contadorValor[0]  ;
; Contador:inst5|contadorValor[0]        ; Merged with Contador:inst1|contadorValor[0]  ;
; Contador:inst6|contadorValor[0]        ; Merged with Contador:inst1|contadorValor[0]  ;
; Contador:inst2|contadorValor[1]        ; Merged with Contador:inst1|contadorValor[1]  ;
; Contador:inst3|contadorValor[1]        ; Merged with Contador:inst1|contadorValor[1]  ;
; Contador:inst4|contadorValor[1]        ; Merged with Contador:inst1|contadorValor[1]  ;
; Contador:inst5|contadorValor[1]        ; Merged with Contador:inst1|contadorValor[1]  ;
; Contador:inst6|contadorValor[1]        ; Merged with Contador:inst1|contadorValor[1]  ;
; Contador:inst2|contadorValor[2]        ; Merged with Contador:inst1|contadorValor[2]  ;
; Contador:inst3|contadorValor[2]        ; Merged with Contador:inst1|contadorValor[2]  ;
; Contador:inst4|contadorValor[2]        ; Merged with Contador:inst1|contadorValor[2]  ;
; Contador:inst5|contadorValor[2]        ; Merged with Contador:inst1|contadorValor[2]  ;
; Contador:inst6|contadorValor[2]        ; Merged with Contador:inst1|contadorValor[2]  ;
; Contador:inst2|contadorValor[3]        ; Merged with Contador:inst1|contadorValor[3]  ;
; Contador:inst3|contadorValor[3]        ; Merged with Contador:inst1|contadorValor[3]  ;
; Contador:inst4|contadorValor[3]        ; Merged with Contador:inst1|contadorValor[3]  ;
; Contador:inst5|contadorValor[3]        ; Merged with Contador:inst1|contadorValor[3]  ;
; Contador:inst6|contadorValor[3]        ; Merged with Contador:inst1|contadorValor[3]  ;
; Contador:inst2|contadorValor[4]        ; Merged with Contador:inst1|contadorValor[4]  ;
; Contador:inst3|contadorValor[4]        ; Merged with Contador:inst1|contadorValor[4]  ;
; Contador:inst4|contadorValor[4]        ; Merged with Contador:inst1|contadorValor[4]  ;
; Contador:inst5|contadorValor[4]        ; Merged with Contador:inst1|contadorValor[4]  ;
; Contador:inst6|contadorValor[4]        ; Merged with Contador:inst1|contadorValor[4]  ;
; Contador:inst2|contadorValor[5]        ; Merged with Contador:inst1|contadorValor[5]  ;
; Contador:inst3|contadorValor[5]        ; Merged with Contador:inst1|contadorValor[5]  ;
; Contador:inst4|contadorValor[5]        ; Merged with Contador:inst1|contadorValor[5]  ;
; Contador:inst5|contadorValor[5]        ; Merged with Contador:inst1|contadorValor[5]  ;
; Contador:inst6|contadorValor[5]        ; Merged with Contador:inst1|contadorValor[5]  ;
; Contador:inst2|contadorValor[6]        ; Merged with Contador:inst1|contadorValor[6]  ;
; Contador:inst3|contadorValor[6]        ; Merged with Contador:inst1|contadorValor[6]  ;
; Contador:inst4|contadorValor[6]        ; Merged with Contador:inst1|contadorValor[6]  ;
; Contador:inst5|contadorValor[6]        ; Merged with Contador:inst1|contadorValor[6]  ;
; Contador:inst6|contadorValor[6]        ; Merged with Contador:inst1|contadorValor[6]  ;
; Contador:inst2|contadorValor[7]        ; Merged with Contador:inst1|contadorValor[7]  ;
; Contador:inst3|contadorValor[7]        ; Merged with Contador:inst1|contadorValor[7]  ;
; Contador:inst4|contadorValor[7]        ; Merged with Contador:inst1|contadorValor[7]  ;
; Contador:inst5|contadorValor[7]        ; Merged with Contador:inst1|contadorValor[7]  ;
; Contador:inst6|contadorValor[7]        ; Merged with Contador:inst1|contadorValor[7]  ;
; Contador:inst2|contadorValor[8]        ; Merged with Contador:inst1|contadorValor[8]  ;
; Contador:inst3|contadorValor[8]        ; Merged with Contador:inst1|contadorValor[8]  ;
; Contador:inst4|contadorValor[8]        ; Merged with Contador:inst1|contadorValor[8]  ;
; Contador:inst5|contadorValor[8]        ; Merged with Contador:inst1|contadorValor[8]  ;
; Contador:inst6|contadorValor[8]        ; Merged with Contador:inst1|contadorValor[8]  ;
; Contador:inst2|contadorValor[9]        ; Merged with Contador:inst1|contadorValor[9]  ;
; Contador:inst3|contadorValor[9]        ; Merged with Contador:inst1|contadorValor[9]  ;
; Contador:inst4|contadorValor[9]        ; Merged with Contador:inst1|contadorValor[9]  ;
; Contador:inst5|contadorValor[9]        ; Merged with Contador:inst1|contadorValor[9]  ;
; Contador:inst6|contadorValor[9]        ; Merged with Contador:inst1|contadorValor[9]  ;
; Contador:inst2|contadorValor[10]       ; Merged with Contador:inst1|contadorValor[10] ;
; Contador:inst3|contadorValor[10]       ; Merged with Contador:inst1|contadorValor[10] ;
; Contador:inst4|contadorValor[10]       ; Merged with Contador:inst1|contadorValor[10] ;
; Contador:inst5|contadorValor[10]       ; Merged with Contador:inst1|contadorValor[10] ;
; Contador:inst6|contadorValor[10]       ; Merged with Contador:inst1|contadorValor[10] ;
; Contador:inst2|contadorValor[11]       ; Merged with Contador:inst1|contadorValor[11] ;
; Contador:inst3|contadorValor[11]       ; Merged with Contador:inst1|contadorValor[11] ;
; Contador:inst4|contadorValor[11]       ; Merged with Contador:inst1|contadorValor[11] ;
; Contador:inst5|contadorValor[11]       ; Merged with Contador:inst1|contadorValor[11] ;
; Contador:inst6|contadorValor[11]       ; Merged with Contador:inst1|contadorValor[11] ;
; Contador:inst2|contadorValor[12]       ; Merged with Contador:inst1|contadorValor[12] ;
; Contador:inst3|contadorValor[12]       ; Merged with Contador:inst1|contadorValor[12] ;
; Contador:inst4|contadorValor[12]       ; Merged with Contador:inst1|contadorValor[12] ;
; Contador:inst5|contadorValor[12]       ; Merged with Contador:inst1|contadorValor[12] ;
; Contador:inst6|contadorValor[12]       ; Merged with Contador:inst1|contadorValor[12] ;
; Contador:inst2|contadorValor[13]       ; Merged with Contador:inst1|contadorValor[13] ;
; Contador:inst3|contadorValor[13]       ; Merged with Contador:inst1|contadorValor[13] ;
; Contador:inst4|contadorValor[13]       ; Merged with Contador:inst1|contadorValor[13] ;
; Contador:inst5|contadorValor[13]       ; Merged with Contador:inst1|contadorValor[13] ;
; Contador:inst6|contadorValor[13]       ; Merged with Contador:inst1|contadorValor[13] ;
; Contador:inst2|contadorValor[14]       ; Merged with Contador:inst1|contadorValor[14] ;
; Contador:inst3|contadorValor[14]       ; Merged with Contador:inst1|contadorValor[14] ;
; Contador:inst4|contadorValor[14]       ; Merged with Contador:inst1|contadorValor[14] ;
; Contador:inst5|contadorValor[14]       ; Merged with Contador:inst1|contadorValor[14] ;
; Contador:inst6|contadorValor[14]       ; Merged with Contador:inst1|contadorValor[14] ;
; Contador:inst2|contadorValor[15]       ; Merged with Contador:inst1|contadorValor[15] ;
; Contador:inst3|contadorValor[15]       ; Merged with Contador:inst1|contadorValor[15] ;
; Contador:inst4|contadorValor[15]       ; Merged with Contador:inst1|contadorValor[15] ;
; Contador:inst5|contadorValor[15]       ; Merged with Contador:inst1|contadorValor[15] ;
; Contador:inst6|contadorValor[15]       ; Merged with Contador:inst1|contadorValor[15] ;
; Contador:inst2|contar                  ; Merged with Contador:inst1|contar            ;
; Contador:inst3|contar                  ; Merged with Contador:inst1|contar            ;
; Contador:inst4|contar                  ; Merged with Contador:inst1|contar            ;
; Contador:inst5|contar                  ; Merged with Contador:inst1|contar            ;
; Contador:inst6|contar                  ; Merged with Contador:inst1|contar            ;
; Total Number of Removed Registers = 85 ;                                              ;
+----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1489  ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 222   ;
; Number of registers using Asynchronous Clear ; 591   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 599   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ESQUEMATICO|MSS:inst|estadoSiguiente ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 112                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 112                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 347                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_PROYECTOMOA_auto_signaltap_0_flow_mgr_c90c                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 112                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplicador:inst8|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 32             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplicador:inst12|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplicador:inst10|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplicador:inst13|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplicador:inst11|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplicador:inst14|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 112                 ; 112              ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 23                          ;
;     CLR               ; 5                           ;
;     ENA CLR           ; 18                          ;
; arriav_lcell_comb     ; 5882                        ;
;     arith             ; 2745                        ;
;         0 data inputs ; 270                         ;
;         1 data inputs ; 134                         ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 1158                        ;
;         4 data inputs ; 1062                        ;
;     normal            ; 3065                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1882                        ;
;         3 data inputs ; 295                         ;
;         4 data inputs ; 871                         ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 3                           ;
;     shared            ; 72                          ;
;         0 data inputs ; 48                          ;
;         1 data inputs ; 24                          ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 113                         ;
;                       ;                             ;
; Max LUT depth         ; 64.00                       ;
; Average LUT depth     ; 60.12                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CE1[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~125             ; N/A     ;
; CE1[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~125             ; N/A     ;
; CE1[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~85              ; N/A     ;
; CE1[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~85              ; N/A     ;
; CE1[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~81              ; N/A     ;
; CE1[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~81              ; N/A     ;
; CE1[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~77              ; N/A     ;
; CE1[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~77              ; N/A     ;
; CE1[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~73              ; N/A     ;
; CE1[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~73              ; N/A     ;
; CE1[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~69              ; N/A     ;
; CE1[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~69              ; N/A     ;
; CE1[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~65              ; N/A     ;
; CE1[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~65              ; N/A     ;
; CE1[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~61              ; N/A     ;
; CE1[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~61              ; N/A     ;
; CE1[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~57              ; N/A     ;
; CE1[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~57              ; N/A     ;
; CE1[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~53              ; N/A     ;
; CE1[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~53              ; N/A     ;
; CE1[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~49              ; N/A     ;
; CE1[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~49              ; N/A     ;
; CE1[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~121             ; N/A     ;
; CE1[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~121             ; N/A     ;
; CE1[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~45              ; N/A     ;
; CE1[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~45              ; N/A     ;
; CE1[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~41              ; N/A     ;
; CE1[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~41              ; N/A     ;
; CE1[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~37              ; N/A     ;
; CE1[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~37              ; N/A     ;
; CE1[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~33              ; N/A     ;
; CE1[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~33              ; N/A     ;
; CE1[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~29              ; N/A     ;
; CE1[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~29              ; N/A     ;
; CE1[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~25              ; N/A     ;
; CE1[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~25              ; N/A     ;
; CE1[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~21              ; N/A     ;
; CE1[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~21              ; N/A     ;
; CE1[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~17              ; N/A     ;
; CE1[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~17              ; N/A     ;
; CE1[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~13              ; N/A     ;
; CE1[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~13              ; N/A     ;
; CE1[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~9               ; N/A     ;
; CE1[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~9               ; N/A     ;
; CE1[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~117             ; N/A     ;
; CE1[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~117             ; N/A     ;
; CE1[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~5               ; N/A     ;
; CE1[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~5               ; N/A     ;
; CE1[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~1               ; N/A     ;
; CE1[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~1               ; N/A     ;
; CE1[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~113             ; N/A     ;
; CE1[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~113             ; N/A     ;
; CE1[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~109             ; N/A     ;
; CE1[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~109             ; N/A     ;
; CE1[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~105             ; N/A     ;
; CE1[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~105             ; N/A     ;
; CE1[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~101             ; N/A     ;
; CE1[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~101             ; N/A     ;
; CE1[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~97              ; N/A     ;
; CE1[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~97              ; N/A     ;
; CE1[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~93              ; N/A     ;
; CE1[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~93              ; N/A     ;
; CE1[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~89              ; N/A     ;
; CE1[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst15|Add0~89              ; N/A     ;
; CE2[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~125             ; N/A     ;
; CE2[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~125             ; N/A     ;
; CE2[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~85              ; N/A     ;
; CE2[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~85              ; N/A     ;
; CE2[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~81              ; N/A     ;
; CE2[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~81              ; N/A     ;
; CE2[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~77              ; N/A     ;
; CE2[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~77              ; N/A     ;
; CE2[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~73              ; N/A     ;
; CE2[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~73              ; N/A     ;
; CE2[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~69              ; N/A     ;
; CE2[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~69              ; N/A     ;
; CE2[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~65              ; N/A     ;
; CE2[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~65              ; N/A     ;
; CE2[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~61              ; N/A     ;
; CE2[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~61              ; N/A     ;
; CE2[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~57              ; N/A     ;
; CE2[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~57              ; N/A     ;
; CE2[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~53              ; N/A     ;
; CE2[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~53              ; N/A     ;
; CE2[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~49              ; N/A     ;
; CE2[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~49              ; N/A     ;
; CE2[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~121             ; N/A     ;
; CE2[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~121             ; N/A     ;
; CE2[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~45              ; N/A     ;
; CE2[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~45              ; N/A     ;
; CE2[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~41              ; N/A     ;
; CE2[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~41              ; N/A     ;
; CE2[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~37              ; N/A     ;
; CE2[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~37              ; N/A     ;
; CE2[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~33              ; N/A     ;
; CE2[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~33              ; N/A     ;
; CE2[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~29              ; N/A     ;
; CE2[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~29              ; N/A     ;
; CE2[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~25              ; N/A     ;
; CE2[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~25              ; N/A     ;
; CE2[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~21              ; N/A     ;
; CE2[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~21              ; N/A     ;
; CE2[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~17              ; N/A     ;
; CE2[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~17              ; N/A     ;
; CE2[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~13              ; N/A     ;
; CE2[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~13              ; N/A     ;
; CE2[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~9               ; N/A     ;
; CE2[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~9               ; N/A     ;
; CE2[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~117             ; N/A     ;
; CE2[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~117             ; N/A     ;
; CE2[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~5               ; N/A     ;
; CE2[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~5               ; N/A     ;
; CE2[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~1               ; N/A     ;
; CE2[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~1               ; N/A     ;
; CE2[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~113             ; N/A     ;
; CE2[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~113             ; N/A     ;
; CE2[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~109             ; N/A     ;
; CE2[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~109             ; N/A     ;
; CE2[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~105             ; N/A     ;
; CE2[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~105             ; N/A     ;
; CE2[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~101             ; N/A     ;
; CE2[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~101             ; N/A     ;
; CE2[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~97              ; N/A     ;
; CE2[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~97              ; N/A     ;
; CE2[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~93              ; N/A     ;
; CE2[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~93              ; N/A     ;
; CE2[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~89              ; N/A     ;
; CE2[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst16|Add0~89              ; N/A     ;
; CE3[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~125             ; N/A     ;
; CE3[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~125             ; N/A     ;
; CE3[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~85              ; N/A     ;
; CE3[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~85              ; N/A     ;
; CE3[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~81              ; N/A     ;
; CE3[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~81              ; N/A     ;
; CE3[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~77              ; N/A     ;
; CE3[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~77              ; N/A     ;
; CE3[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~73              ; N/A     ;
; CE3[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~73              ; N/A     ;
; CE3[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~69              ; N/A     ;
; CE3[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~69              ; N/A     ;
; CE3[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~65              ; N/A     ;
; CE3[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~65              ; N/A     ;
; CE3[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~61              ; N/A     ;
; CE3[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~61              ; N/A     ;
; CE3[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~57              ; N/A     ;
; CE3[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~57              ; N/A     ;
; CE3[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~53              ; N/A     ;
; CE3[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~53              ; N/A     ;
; CE3[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~49              ; N/A     ;
; CE3[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~49              ; N/A     ;
; CE3[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~121             ; N/A     ;
; CE3[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~121             ; N/A     ;
; CE3[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~45              ; N/A     ;
; CE3[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~45              ; N/A     ;
; CE3[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~41              ; N/A     ;
; CE3[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~41              ; N/A     ;
; CE3[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~37              ; N/A     ;
; CE3[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~37              ; N/A     ;
; CE3[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~33              ; N/A     ;
; CE3[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~33              ; N/A     ;
; CE3[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~29              ; N/A     ;
; CE3[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~29              ; N/A     ;
; CE3[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~25              ; N/A     ;
; CE3[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~25              ; N/A     ;
; CE3[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~21              ; N/A     ;
; CE3[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~21              ; N/A     ;
; CE3[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~17              ; N/A     ;
; CE3[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~17              ; N/A     ;
; CE3[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~13              ; N/A     ;
; CE3[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~13              ; N/A     ;
; CE3[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~9               ; N/A     ;
; CE3[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~9               ; N/A     ;
; CE3[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~117             ; N/A     ;
; CE3[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~117             ; N/A     ;
; CE3[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~5               ; N/A     ;
; CE3[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~5               ; N/A     ;
; CE3[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~1               ; N/A     ;
; CE3[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~1               ; N/A     ;
; CE3[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~113             ; N/A     ;
; CE3[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~113             ; N/A     ;
; CE3[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~109             ; N/A     ;
; CE3[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~109             ; N/A     ;
; CE3[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~105             ; N/A     ;
; CE3[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~105             ; N/A     ;
; CE3[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~101             ; N/A     ;
; CE3[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~101             ; N/A     ;
; CE3[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~97              ; N/A     ;
; CE3[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~97              ; N/A     ;
; CE3[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~93              ; N/A     ;
; CE3[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~93              ; N/A     ;
; CE3[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~89              ; N/A     ;
; CE3[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sumador:inst20|Add0~89              ; N/A     ;
; CUATROFP11           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst21~0                            ; N/A     ;
; CUATROFP11           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst21~0                            ; N/A     ;
; CUATROFP12           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst21~0                            ; N/A     ;
; CUATROFP12           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst21~0                            ; N/A     ;
; CUATROFP21           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst22~0                            ; N/A     ;
; CUATROFP21           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst22~0                            ; N/A     ;
; CUATROFP22           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst22~0                            ; N/A     ;
; CUATROFP22           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst22~0                            ; N/A     ;
; CUATROFP31           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst23~0                            ; N/A     ;
; CUATROFP31           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst23~0                            ; N/A     ;
; CUATROFP32           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst23~0                            ; N/A     ;
; CUATROFP32           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst23~0                            ; N/A     ;
; Clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Clock                               ; N/A     ;
; DOSFP1               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst26                              ; N/A     ;
; DOSFP1               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst26                              ; N/A     ;
; DOSFP2               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst25                              ; N/A     ;
; DOSFP2               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst25                              ; N/A     ;
; DOSFP3               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst24                              ; N/A     ;
; DOSFP3               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst24                              ; N/A     ;
; Reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reset                               ; N/A     ;
; Reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reset                               ; N/A     ;
; SL1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL1                                 ; N/A     ;
; SL1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL1                                 ; N/A     ;
; SL2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL2                                 ; N/A     ;
; SL2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL2                                 ; N/A     ;
; SP1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP1                                 ; N/A     ;
; SP1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP1                                 ; N/A     ;
; SP2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP2                                 ; N/A     ;
; SP2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP2                                 ; N/A     ;
; SP3                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP3                                 ; N/A     ;
; SP3                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP3                                 ; N/A     ;
; Start                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Start                               ; N/A     ;
; Start                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Start                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Jan 22 15:25:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROYECTOMOA -c PROYECTOMOA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mss.vhd
    Info (12022): Found design unit 1: MSS-Behavioral File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 11
    Info (12023): Found entity 1: MSS File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sumador.vhd
    Info (12022): Found design unit 1: Sumador-Behavioral File: C:/Users/Estudiante/Desktop/pmoa/Sumador.vhd Line: 11
    Info (12023): Found entity 1: Sumador File: C:/Users/Estudiante/Desktop/pmoa/Sumador.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: Contador-Behavioral File: C:/Users/Estudiante/Desktop/pmoa/Contador.vhd Line: 11
    Info (12023): Found entity 1: Contador File: C:/Users/Estudiante/Desktop/pmoa/Contador.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador.vhd
    Info (12022): Found design unit 1: Multiplicador-Behavioral File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 12
    Info (12023): Found entity 1: Multiplicador File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file esquematico.bdf
    Info (12023): Found entity 1: ESQUEMATICO
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_50.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_50-a File: C:/Users/Estudiante/Desktop/pmoa/CLOCK_DIV_50.vhd Line: 18
    Info (12023): Found entity 1: CLOCK_DIV_50 File: C:/Users/Estudiante/Desktop/pmoa/CLOCK_DIV_50.vhd Line: 6
Info (12127): Elaborating entity "ESQUEMATICO" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst33" not used
Warning (275008): Primitive "VCC" of instance "inst36" not used
Info (12128): Elaborating entity "MSS" for hierarchy "MSS:inst"
Warning (10631): VHDL Process Statement warning at MSS.vhd(25): inferring latch(es) for signal or variable "ENP1", which holds its previous value in one or more paths through the process File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 25
Warning (10631): VHDL Process Statement warning at MSS.vhd(25): inferring latch(es) for signal or variable "ENP2", which holds its previous value in one or more paths through the process File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 25
Warning (10631): VHDL Process Statement warning at MSS.vhd(25): inferring latch(es) for signal or variable "ENP3", which holds its previous value in one or more paths through the process File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 25
Info (10041): Inferred latch for "ENP3" at MSS.vhd(25) File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 25
Info (10041): Inferred latch for "ENP2" at MSS.vhd(25) File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 25
Info (10041): Inferred latch for "ENP1" at MSS.vhd(25) File: C:/Users/Estudiante/Desktop/pmoa/MSS.vhd Line: 25
Info (12128): Elaborating entity "Sumador" for hierarchy "Sumador:inst15"
Info (12128): Elaborating entity "Multiplicador" for hierarchy "Multiplicador:inst12"
Info (12128): Elaborating entity "Contador" for hierarchy "Contador:inst4"
Info (12128): Elaborating entity "CLOCK_DIV_50" for hierarchy "CLOCK_DIV_50:inst7"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_h241.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_h241 File: C:/Users/Estudiante/Desktop/pmoa/db/sld_ela_trigger_flow_sel_h241.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_proyectomoa_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_PROYECTOMOA_auto_signaltap_0_flow_mgr_c90c File: C:/Users/Estudiante/Desktop/pmoa/db/sld_reserved_proyectomoa_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ee84.tdf
    Info (12023): Found entity 1: altsyncram_ee84 File: C:/Users/Estudiante/Desktop/pmoa/db/altsyncram_ee84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Estudiante/Desktop/pmoa/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Estudiante/Desktop/pmoa/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf
    Info (12023): Found entity 1: cntr_hai File: C:/Users/Estudiante/Desktop/pmoa/db/cntr_hai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/Estudiante/Desktop/pmoa/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Estudiante/Desktop/pmoa/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Estudiante/Desktop/pmoa/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Estudiante/Desktop/pmoa/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Estudiante/Desktop/pmoa/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Estudiante/Desktop/pmoa/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.22.15:25:50 Progress: Loading sld054cb524/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld054cb524/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Estudiante/Desktop/pmoa/db/ip/sld054cb524/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Multiplicador:inst8|Div0" File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Multiplicador:inst12|Div0" File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Multiplicador:inst10|Div0" File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Multiplicador:inst13|Div0" File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Multiplicador:inst11|Div0" File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Multiplicador:inst14|Div0" File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
Info (12130): Elaborated megafunction instantiation "Multiplicador:inst8|lpm_divide:Div0" File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
Info (12133): Instantiated megafunction "Multiplicador:inst8|lpm_divide:Div0" with the following parameter: File: C:/Users/Estudiante/Desktop/pmoa/Multiplicador.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/Estudiante/Desktop/pmoa/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Estudiante/Desktop/pmoa/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/Estudiante/Desktop/pmoa/db/alt_u_div_o2f.tdf Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 257 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7723 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 106 output pins
    Info (21061): Implemented 7487 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4986 megabytes
    Info: Processing ended: Mon Jan 22 15:26:01 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:34


