#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 23 16:48:22 2025
# Process ID: 1844
# Current directory: C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41716 C:\Users\Karl\Documents\University\Spring 2025\ECE449\Project\ECE449-Lab-Project\ECE 449 Project\ECE 449 Project.xpr
# Log file: C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/vivado.log
# Journal file: C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 16:49:00 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 912.363 ; gain = 0.000
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 16:53:34 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 16:55:54 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 926.512 ; gain = 0.000
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 16 elements ; formal addra expects 8 [C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd:92]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 17:03:19 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 17:15:05 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 17:20:46 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 965.574 ; gain = 1.137
add_wave {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File Test_Format_A_16Bit.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/Test_Format_A_16Bit.mem}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 17:22:44 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 975.652 ; gain = 0.000
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 6
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 11
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 16
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 21
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.070 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 6
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 11
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 16
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 21
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 6
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 11
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 16
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 21
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 6
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 11
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 16
WARNING: Data truncated while reading Datafile: Test_Format_A_16Bit.mem, while loading at index: 21
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/EX_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ID_EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/IF_ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/RF8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karl/Documents/University/Spring -notrace
couldn't read file "C:/Users/Karl/Documents/University/Spring": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 23 17:35:09 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 992.895 ; gain = 0.387
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_top_tb_behav -key {Behavioral:sim_1:Functional:cpu_top_tb} -tclbatch {cpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/cpu_top_tb/uut/pc_addr}} {{/cpu_top_tb/uut/instruction}} {{/cpu_top_tb/uut/opcode}} {{/cpu_top_tb/uut/ra}} {{/cpu_top_tb/uut/rb}} {{/cpu_top_tb/uut/rc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/top_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 27f64cf3f9624800bca5064d6c3a36c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=204...
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX [id_ex_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID [if_id_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top [cpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_top_tb
Built simulation snapshot cpu_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cpu_top_tb.uut.ROM_inst.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /cpu_top_tb/uut/ROM_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/Test_Format_A_16Bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_top_tb_vlog.prj"
"xvhdl --incr --relax -prj cpu_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
ERROR: [VRFC 10-724] found '0' definitions of operator "/", cannot determine exact overloaded matching definition for "/" [C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd:114]
ERROR: [VRFC 10-1083] near unsigned ; type conversion expression type cannot be determined uniquely [C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd:114]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd:52]
INFO: [VRFC 10-240] VHDL file C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.srcs/sources_1/new/ROM.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Karl/Documents/University/Spring 2025/ECE449/Project/ECE449-Lab-Project/ECE 449 Project/ECE 449 Project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 18:02:01 2025...
