/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef __CB_INFRA_MISC0_REGS_H__
#define __CB_INFRA_MISC0_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif

#define CB_INFRA_MISC0_BASE \
	0x70026000

#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_ADDR \
	(CB_INFRA_MISC0_BASE + 0X000)
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_ADDR \
	(CB_INFRA_MISC0_BASE + 0X008)
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR \
	(CB_INFRA_MISC0_BASE + 0x540)
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_ADDR \
	(CB_INFRA_MISC0_BASE + 0x54C)
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_ADDR \
	(CB_INFRA_MISC0_BASE + 0x554)
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_ADDR \
	(CB_INFRA_MISC0_BASE + 0x558)


#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_CONN2AP_GALS_SLV_DBG_OUT_ADDR \
	CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_ADDR
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_CONN2AP_GALS_SLV_DBG_OUT_MASK \
	0xFFFFFFFF
#define CB_INFRA_MISC0_CONN2AP_GALS_SLV_DBG_CONN2AP_GALS_SLV_DBG_OUT_SHFT \
	0

#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_AP2CONN_GALS_MST_DBG_OUT_ADDR \
	CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_ADDR
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_AP2CONN_GALS_MST_DBG_OUT_MASK \
	0xFFFFFFFF
#define CB_INFRA_MISC0_AP2CONN_GALS_MST_DBG_AP2CONN_GALS_MST_DBG_OUT_SHFT \
	0

#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_RSVD_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_RSVD_MASK \
	0x0000FF00
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_RSVD_SHFT \
	8
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_MUX_CKSEL_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_MUX_CKSEL_MASK \
	0x000000E0
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_MUX_CKSEL_SHFT \
	5
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_CKEN_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_CKEN_MASK \
	0x00000010
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_FREQ_METER_CAL_CK_CKEN_SHFT \
	4
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_EN_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_EN_MASK \
	0x00000008
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_EN_SHFT \
	3
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_CNT_CYCLE_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_CNT_CYCLE_MASK \
	0x00000007
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_DET_CTL_DET_CNT_CYCLE_SHFT \
	0

#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_CAL_COUNTER_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_CAL_COUNTER_MASK \
	0xFFFF0000
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_CAL_COUNTER_SHFT \
	16
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_DBG_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_DBG_MASK \
	0x0000FF00
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_DBG_SHFT \
	8
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_VLD_ADDR \
	CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_ADDR
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_VLD_MASK \
	0x00000001
#define CB_INFRA_MISC0_CBTOP_FREQ_METER_STATUS_DET_VLD_SHFT \
	0

#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg1_ADDR \
	CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg1_MASK \
	0xFFFF0000
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg1_SHFT \
	16
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg0_ADDR \
	CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg0_MASK \
	0x0000FFFF
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_pcie_remap_wf_rg0_SHFT \
	0

#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_bt_rg0_ADDR \
	CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_bt_rg0_MASK \
	0xFFFF0000
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_bt_rg0_SHFT \
	16
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_wf_rg2_ADDR \
	CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_ADDR
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_wf_rg2_MASK \
	0x0000FFFF
#define CB_INFRA_MISC0_CBTOP_PCIE_REMAP_WF_BT_pcie_remap_wf_rg2_SHFT \
	0

#ifdef __cplusplus
}
#endif

#endif
