<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='464' type='121'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='463'>/// Generic FP extension.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='364' u='r' c='_ZN4llvm12IRTranslator14translateFPExtERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='274' c='_ZN4llvm14MIPatternMatch8m_GFPExtERKT_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='275' u='r' c='_ZN4llvm14MIPatternMatch8m_GFPExtERKT_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='322' c='_ZL16getConvRTLibDescjPN4llvm4TypeES1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='394' c='_ZN4llvm15LegalizerHelper7libcallERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1255' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1256' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1349' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2240' c='_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1123' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='356' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='395' c='_ZL35isPreISelGenericFloatingPointOpcodej'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='550' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='259' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='176' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='202' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='300' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='107' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='165' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='319' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoSSE2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='320' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoSSE2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='200' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
