
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202409031137]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \counter
Used module:     \SB_LUT4(LUT_INIT=16'b0111111110000)
Used module:     \SB_LUT4(LUT_INIT=16'b01000100000001)
Used module:     \SB_LUT4(LUT_INIT=16'b01100)
Used module:     \SB_LUT4(LUT_INIT=16'b011000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0101101011011111)
Used module:     \SB_LUT4(LUT_INIT=16'b1111110011111111)
Used module:     \SB_LUT4(LUT_INIT=16'b01)
Used module:     \SB_LUT4(LUT_INIT=16'b01000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0111100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1010101010100010)
Used module:     \SB_LUT4(LUT_INIT=16'b0100010011000100)
Used module:     \SB_LUT4(LUT_INIT=16'b011000000110001)
Used module:     \SB_LUT4(LUT_INIT=16'b011110000)
Used module:     \SB_LUT4(LUT_INIT=16'b0111010100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b01000)
Used module:     \SB_LUT4(LUT_INIT=16'b0100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1110000110000111)
Used module:     \SB_LUT4(LUT_INIT=16'b0100000111)
Used module:     \SB_LUT4(LUT_INIT=16'b1100000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0101111101001100)
Used module:     \SB_LUT4(LUT_INIT=16'b010101010101010)
Used module:     \SB_LUT4(LUT_INIT=16'b011111111)
Used module:     \SB_LUT4(LUT_INIT=16'b0111100000011)
Used module:     \SB_LUT4(LUT_INIT=16'b011110011000011)
Used module:     \SB_LUT4(LUT_INIT=16'b1100010011110101)
Used module:     \SB_LUT4(LUT_INIT=16'b01111)
Used module:     \SB_LUT4(LUT_INIT=16'b1111110011010100)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000001111)
Used module:     \SB_DFFSR
Used module:     \SB_LUT4(LUT_INIT=16'b0111111)
Used module:     \SB_LUT4(LUT_INIT=16'b1111001111001100)
Used module:     \SB_LUT4(LUT_INIT=16'b1100001101101001)
Used module:     \SB_LUT4(LUT_INIT=16'b011110011)
Used module:     \SB_LUT4(LUT_INIT=16'b1100001100111100)
Used module:     \SB_LUT4(LUT_INIT=16'b0110101010101001)
Used module:     \SB_LUT4(LUT_INIT=16'b1010010101101010)

2.2. Analyzing design hierarchy..
Top module:  \counter
Used module:     \SB_LUT4(LUT_INIT=16'b0111111110000)
Used module:     \SB_LUT4(LUT_INIT=16'b01000100000001)
Used module:     \SB_LUT4(LUT_INIT=16'b01100)
Used module:     \SB_LUT4(LUT_INIT=16'b011000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0101101011011111)
Used module:     \SB_LUT4(LUT_INIT=16'b1111110011111111)
Used module:     \SB_LUT4(LUT_INIT=16'b01)
Used module:     \SB_LUT4(LUT_INIT=16'b01000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0111100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1010101010100010)
Used module:     \SB_LUT4(LUT_INIT=16'b0100010011000100)
Used module:     \SB_LUT4(LUT_INIT=16'b011000000110001)
Used module:     \SB_LUT4(LUT_INIT=16'b011110000)
Used module:     \SB_LUT4(LUT_INIT=16'b0111010100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b01000)
Used module:     \SB_LUT4(LUT_INIT=16'b0100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1110000110000111)
Used module:     \SB_LUT4(LUT_INIT=16'b0100000111)
Used module:     \SB_LUT4(LUT_INIT=16'b1100000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0101111101001100)
Used module:     \SB_LUT4(LUT_INIT=16'b010101010101010)
Used module:     \SB_LUT4(LUT_INIT=16'b011111111)
Used module:     \SB_LUT4(LUT_INIT=16'b0111100000011)
Used module:     \SB_LUT4(LUT_INIT=16'b011110011000011)
Used module:     \SB_LUT4(LUT_INIT=16'b1100010011110101)
Used module:     \SB_LUT4(LUT_INIT=16'b01111)
Used module:     \SB_LUT4(LUT_INIT=16'b1111110011010100)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000001111)
Used module:     \SB_DFFSR
Used module:     \SB_LUT4(LUT_INIT=16'b0111111)
Used module:     \SB_LUT4(LUT_INIT=16'b1111001111001100)
Used module:     \SB_LUT4(LUT_INIT=16'b1100001101101001)
Used module:     \SB_LUT4(LUT_INIT=16'b011110011)
Used module:     \SB_LUT4(LUT_INIT=16'b1100001100111100)
Used module:     \SB_LUT4(LUT_INIT=16'b0110101010101001)
Used module:     \SB_LUT4(LUT_INIT=16'b1010010101101010)
Removed 0 unused modules.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== counter ===

   Number of wires:                 39
   Number of wire bits:            118
   Number of public wires:          38
   Number of public wire bits:     117
   Number of ports:                  4
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $assume                         1
     $not                            1
     SB_DFFSR                       10
     SB_LUT4(LUT_INIT=16'b01)        1
     SB_LUT4(LUT_INIT=16'b01000)      1
     SB_LUT4(LUT_INIT=16'b0100000000)      1
     SB_LUT4(LUT_INIT=16'b01000000000000)      1
     SB_LUT4(LUT_INIT=16'b0100000111)      1
     SB_LUT4(LUT_INIT=16'b01000100000001)      1
     SB_LUT4(LUT_INIT=16'b0100010011000100)      1
     SB_LUT4(LUT_INIT=16'b010101010101010)      1
     SB_LUT4(LUT_INIT=16'b0101101011011111)      1
     SB_LUT4(LUT_INIT=16'b0101111101001100)      1
     SB_LUT4(LUT_INIT=16'b01100)      2
     SB_LUT4(LUT_INIT=16'b011000000000000)      2
     SB_LUT4(LUT_INIT=16'b011000000110001)      1
     SB_LUT4(LUT_INIT=16'b0110101010101001)      1
     SB_LUT4(LUT_INIT=16'b0111010100000000)      1
     SB_LUT4(LUT_INIT=16'b01111)      3
     SB_LUT4(LUT_INIT=16'b011110000)      2
     SB_LUT4(LUT_INIT=16'b0111100000000)      1
     SB_LUT4(LUT_INIT=16'b0111100000011)      1
     SB_LUT4(LUT_INIT=16'b011110011)      1
     SB_LUT4(LUT_INIT=16'b011110011000011)      1
     SB_LUT4(LUT_INIT=16'b0111111)      1
     SB_LUT4(LUT_INIT=16'b011111111)      7
     SB_LUT4(LUT_INIT=16'b0111111110000)      2
     SB_LUT4(LUT_INIT=16'b1010010101101010)      1
     SB_LUT4(LUT_INIT=16'b1010101010100010)      1
     SB_LUT4(LUT_INIT=16'b1100000000000000)      1
     SB_LUT4(LUT_INIT=16'b1100001100111100)      1
     SB_LUT4(LUT_INIT=16'b1100001101101001)      1
     SB_LUT4(LUT_INIT=16'b1100010011110101)      1
     SB_LUT4(LUT_INIT=16'b1110000110000111)      1
     SB_LUT4(LUT_INIT=16'b1111000000000000)      4
     SB_LUT4(LUT_INIT=16'b1111000000001111)      3
     SB_LUT4(LUT_INIT=16'b1111001111001100)      1
     SB_LUT4(LUT_INIT=16'b1111110011010100)      1
     SB_LUT4(LUT_INIT=16'b1111110011111111)      1

=== SB_LUT4(LUT_INIT=16'b1111110011111111) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1111110011010100) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1111001111001100) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1111000000001111) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1111000000000000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1110000110000111) ===

   Number of wires:                  8
   Number of wire bits:             18
   Number of public wires:           8
   Number of public wire bits:      18
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100010011110101) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100001101101001) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100001100111100) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100000000000000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1010101010100010) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1010010101101010) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0111111110000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011111111) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0111111) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011110011000011) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011110011) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0111100000011) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0111100000000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b011110000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b01111) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0111010100000000) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0110101010101001) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011000000110001) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011000000000000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b01100) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0101111101001100) ===

   Number of wires:                  8
   Number of wire bits:             16
   Number of public wires:           8
   Number of public wire bits:      16
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0101101011011111) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b010101010101010) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0100010011000100) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b01000100000001) ===

   Number of wires:                  8
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:      12
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0100000111) ===

   Number of wires:                  8
   Number of wire bits:             18
   Number of public wires:           8
   Number of public wire bits:      18
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b01000000000000) ===

   Number of wires:                  8
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:      12
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0100000000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b01000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b01) ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_DFFSR ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $assume                         1
     $ff                             1
     $mux                            1
     $not                            1

=== design hierarchy ===

   counter                           1
     SB_DFFSR                       10
     SB_LUT4(LUT_INIT=16'b01)        1
     SB_LUT4(LUT_INIT=16'b01000)      1
     SB_LUT4(LUT_INIT=16'b0100000000)      1
     SB_LUT4(LUT_INIT=16'b01000000000000)      1
     SB_LUT4(LUT_INIT=16'b0100000111)      1
     SB_LUT4(LUT_INIT=16'b01000100000001)      1
     SB_LUT4(LUT_INIT=16'b0100010011000100)      1
     SB_LUT4(LUT_INIT=16'b010101010101010)      1
     SB_LUT4(LUT_INIT=16'b0101101011011111)      1
     SB_LUT4(LUT_INIT=16'b0101111101001100)      1
     SB_LUT4(LUT_INIT=16'b01100)      2
     SB_LUT4(LUT_INIT=16'b011000000000000)      2
     SB_LUT4(LUT_INIT=16'b011000000110001)      1
     SB_LUT4(LUT_INIT=16'b0110101010101001)      1
     SB_LUT4(LUT_INIT=16'b0111010100000000)      1
     SB_LUT4(LUT_INIT=16'b01111)      3
     SB_LUT4(LUT_INIT=16'b011110000)      2
     SB_LUT4(LUT_INIT=16'b0111100000000)      1
     SB_LUT4(LUT_INIT=16'b0111100000011)      1
     SB_LUT4(LUT_INIT=16'b011110011)      1
     SB_LUT4(LUT_INIT=16'b011110011000011)      1
     SB_LUT4(LUT_INIT=16'b0111111)      1
     SB_LUT4(LUT_INIT=16'b011111111)      7
     SB_LUT4(LUT_INIT=16'b0111111110000)      2
     SB_LUT4(LUT_INIT=16'b1010010101101010)      1
     SB_LUT4(LUT_INIT=16'b1010101010100010)      1
     SB_LUT4(LUT_INIT=16'b1100000000000000)      1
     SB_LUT4(LUT_INIT=16'b1100001100111100)      1
     SB_LUT4(LUT_INIT=16'b1100001101101001)      1
     SB_LUT4(LUT_INIT=16'b1100010011110101)      1
     SB_LUT4(LUT_INIT=16'b1110000110000111)      1
     SB_LUT4(LUT_INIT=16'b1111000000000000)      4
     SB_LUT4(LUT_INIT=16'b1111000000001111)      3
     SB_LUT4(LUT_INIT=16'b1111001111001100)      1
     SB_LUT4(LUT_INIT=16'b1111110011010100)      1
     SB_LUT4(LUT_INIT=16'b1111110011111111)      1

   Number of wires:                523
   Number of wire bits:           1093
   Number of public wires:         502
   Number of public wire bits:    1072
   Number of ports:                309
   Number of port bits:            318
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                217
     $assume                        11
     $ff                            10
     $mux                          148
     $not                           48

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module SB_DFFSR.
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0100000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0100000111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01000100000001).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0100010011000100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b010101010101010).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0101101011011111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0101111101001100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011000000110001).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0110101010101001).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0111010100000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011110000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0111100000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0111100000011).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011110011).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011110011000011).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0111111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011111111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0111111110000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1010010101101010).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1010101010100010).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100001100111100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100001101101001).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100010011110101).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1110000110000111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1111000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1111000000001111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1111001111001100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1111110011010100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1111110011111111).
Creating SMT-LIBv2 representation of module counter.

End of script. Logfile hash: bbb6e6f449, CPU: user 0.05s system 0.02s, MEM: 27.50 MB peak
Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 83% 2x write_smt2 (0 sec), 11% 2x read_ilang (0 sec), ...
