Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar 22 16:41:12 2025
| Host         : gtr running 64-bit Ubuntu 24.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_hdmi_wrapper_timing_summary_routed.rpt -pb simple_hdmi_wrapper_timing_summary_routed.pb -rpx simple_hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_hdmi_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.945     -135.667                     36                30784        0.001        0.000                      0                30784        0.538        0.000                       0                 11062  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                  6.843        0.000                      0                   46        0.118        0.000                      0                   46        3.000        0.000                       0                    36  
  clk_out1_clk_wiz_0        5.218        0.000                      0                30728        0.001        0.000                      0                30728        5.484        0.000                       0                 11013  
  clk_out2_clk_wiz_0                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0          clk_out1_clk_wiz_0       -3.945     -135.667                     36                   36        0.097        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_fpga_0          
(none)              clk_fpga_0          clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.752ns (57.851%)  route 1.276ns (42.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.908     3.202    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y100        SRL16E                                       r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.830 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.276     6.106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/Q
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.124     6.230 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     6.230    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X82Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.721    12.900    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    13.147    
                         clock uncertainty           -0.154    12.993    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)        0.081    13.074    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.670ns (27.062%)  route 1.806ns (72.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.908     3.202    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X66Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDSE (Prop_fdse_C_Q)         0.518     3.720 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           1.170     4.890    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Pr_out
    SLICE_X64Y98         LUT2 (Prop_lut2_I0_O)        0.152     5.042 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.636     5.678    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_i_1_n_0
    SLICE_X66Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716    12.895    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X66Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                         clock pessimism              0.307    13.202    
                         clock uncertainty           -0.154    13.048    
    SLICE_X66Y100        FDSE (Setup_fdse_C_D)       -0.236    12.812    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.642ns (35.439%)  route 1.170ns (64.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.908     3.202    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X66Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDSE (Prop_fdse_C_Q)         0.518     3.720 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           1.170     4.890    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Pr_out
    SLICE_X64Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.014 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     5.014    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ_n_4
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.542    12.721    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X64Y98         FDRE (Setup_fdre_C_D)        0.031    12.727    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.518ns (36.637%)  route 0.896ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.914     3.208    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.518     3.726 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.896     4.622    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X66Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716    12.895    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X66Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                         clock pessimism              0.247    13.142    
                         clock uncertainty           -0.154    12.988    
    SLICE_X66Y100        FDSE (Setup_fdse_C_S)       -0.524    12.464    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.580ns (40.584%)  route 0.849ns (59.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.914     3.208    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     3.664 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.304     3.968    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X80Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.546     4.637    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.720    12.899    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.284    13.183    
                         clock uncertainty           -0.154    13.029    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.429    12.600    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.580ns (40.584%)  route 0.849ns (59.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.914     3.208    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     3.664 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.304     3.968    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X80Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.546     4.637    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.720    12.899    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.284    13.183    
                         clock uncertainty           -0.154    13.029    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.429    12.600    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.580ns (40.584%)  route 0.849ns (59.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.914     3.208    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     3.664 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.304     3.968    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X80Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.546     4.637    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.720    12.899    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.284    13.183    
                         clock uncertainty           -0.154    13.029    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.429    12.600    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.580ns (40.584%)  route 0.849ns (59.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.914     3.208    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     3.664 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.304     3.968    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X80Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.546     4.637    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.720    12.899    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.284    13.183    
                         clock uncertainty           -0.154    13.029    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.429    12.600    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.580ns (40.584%)  route 0.849ns (59.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.914     3.208    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     3.664 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.304     3.968    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X80Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.546     4.637    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.720    12.899    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.284    13.183    
                         clock uncertainty           -0.154    13.029    
    SLICE_X80Y101        FDRE (Setup_fdre_C_R)       -0.429    12.600    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.580ns (40.613%)  route 0.848ns (59.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.914     3.208    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     3.664 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.304     3.968    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X80Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.092 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.545     4.636    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X80Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.720    12.899    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X80Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.284    13.183    
                         clock uncertainty           -0.154    13.029    
    SLICE_X80Y102        FDRE (Setup_fdre_C_R)       -0.429    12.600    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  7.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.209    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X82Y101        LUT5 (Prop_lut5_I1_O)        0.045     1.254 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.254    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X82Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.290     1.015    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.121     1.136    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.199    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     1.002    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.075     1.077    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.099     1.242    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X82Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.287 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.287    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X82Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.290     1.015    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.120     1.135    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X82Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164     1.166 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.222    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X82Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X82Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     1.002    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.060     1.062    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.667%)  route 0.121ns (39.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.121     1.264    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X80Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.309 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.309    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X80Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.287     1.018    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.092     1.110    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X82Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164     1.166 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128     1.294    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_in1_in
    SLICE_X83Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.290     1.015    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.070     1.085    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X80Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.141     1.143 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.137     1.280    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/p_0_in
    SLICE_X81Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.325 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.325    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_i_1_n_0
    SLICE_X81Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.290     1.015    
    SLICE_X81Y100        FDSE (Hold_fdse_C_D)         0.091     1.106    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.276%)  route 0.185ns (56.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.185     1.328    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_in6_in
    SLICE_X83Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.268     1.037    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.070     1.107    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.128     1.130 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.249    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.303     1.002    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.017     1.019    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.666     1.002    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDSE (Prop_fdse_C_Q)         0.141     1.143 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156     1.299    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/MB_out
    SLICE_X81Y100        LUT2 (Prop_lut2_I0_O)        0.042     1.341 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     1.341    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_i_1_n_0
    SLICE_X81Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X81Y100        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.303     1.002    
    SLICE_X81Y100        FDSE (Hold_fdse_C_D)         0.107     1.109    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y98     simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y100    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y100    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y100    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y100    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y100    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y98     simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y98     simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y100    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y100    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y98     simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y98     simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y101    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.048ns (25.327%)  route 6.038ns (74.673%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 16.372 - 13.468 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.725     3.022    simple_hdmi_i/hdmi_top_0/inst/hdmi/clk_out1
    SLICE_X81Y97         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[18]/Q
                         net (fo=10, routed)          1.321     4.799    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/video_data[2]
    SLICE_X84Y106        LUT3 (Prop_lut3_I1_O)        0.152     4.951 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_4__0/O
                         net (fo=1, routed)           0.800     5.752    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_4__0_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.332     6.084 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_2__1/O
                         net (fo=13, routed)          0.738     6.821    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_2__1_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I4_O)        0.152     6.973 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[7]_i_2__0/O
                         net (fo=7, routed)           0.880     7.854    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[7]_i_2__0_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.332     8.186 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_6/O
                         net (fo=3, routed)           0.627     8.812    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_6_n_0
    SLICE_X82Y107        LUT6 (Prop_lut6_I2_O)        0.124     8.936 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_3__1/O
                         net (fo=6, routed)           0.860     9.796    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_3__1_n_0
    SLICE_X82Y105        LUT5 (Prop_lut5_I1_O)        0.152     9.948 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[4]_i_2__1/O
                         net (fo=2, routed)           0.812    10.760    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[4]_i_2__1_n_0
    SLICE_X83Y107        LUT3 (Prop_lut3_I0_O)        0.348    11.108 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    11.108    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/p_0_in__2[3]
    SLICE_X83Y107        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.722    16.372    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/clk_out1
    SLICE_X83Y107        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]/C
                         clock pessimism              0.129    16.501    
                         clock uncertainty           -0.203    16.298    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)        0.029    16.327    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         16.327    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 2.076ns (25.585%)  route 6.038ns (74.415%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 16.372 - 13.468 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.725     3.022    simple_hdmi_i/hdmi_top_0/inst/hdmi/clk_out1
    SLICE_X81Y97         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.456     3.478 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[18]/Q
                         net (fo=10, routed)          1.321     4.799    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/video_data[2]
    SLICE_X84Y106        LUT3 (Prop_lut3_I1_O)        0.152     4.951 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_4__0/O
                         net (fo=1, routed)           0.800     5.752    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_4__0_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I1_O)        0.332     6.084 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_2__1/O
                         net (fo=13, routed)          0.738     6.821    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_2__1_n_0
    SLICE_X83Y106        LUT5 (Prop_lut5_I4_O)        0.152     6.973 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[7]_i_2__0/O
                         net (fo=7, routed)           0.880     7.854    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[7]_i_2__0_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.332     8.186 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_6/O
                         net (fo=3, routed)           0.627     8.812    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_6_n_0
    SLICE_X82Y107        LUT6 (Prop_lut6_I2_O)        0.124     8.936 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_3__1/O
                         net (fo=6, routed)           0.860     9.796    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_3__1_n_0
    SLICE_X82Y105        LUT5 (Prop_lut5_I1_O)        0.152     9.948 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[4]_i_2__1/O
                         net (fo=2, routed)           0.812    10.760    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[4]_i_2__1_n_0
    SLICE_X83Y107        LUT4 (Prop_lut4_I0_O)        0.376    11.136 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.136    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/p_0_in__2[4]
    SLICE_X83Y107        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.722    16.372    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/clk_out1
    SLICE_X83Y107        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[4]/C
                         clock pessimism              0.129    16.501    
                         clock uncertainty           -0.203    16.298    
    SLICE_X83Y107        FDRE (Setup_fdre_C_D)        0.075    16.373    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 2.045ns (25.199%)  route 6.070ns (74.801%))
  Logic Levels:           7  (LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 16.374 - 13.468 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.722     3.019    simple_hdmi_i/hdmi_top_0/inst/hdmi/clk_out1
    SLICE_X80Y90         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[2]/Q
                         net (fo=10, routed)          1.437     4.912    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/video_data[2]
    SLICE_X84Y99         LUT3 (Prop_lut3_I2_O)        0.154     5.066 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_5/O
                         net (fo=1, routed)           0.791     5.857    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_5_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I0_O)        0.327     6.184 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_2/O
                         net (fo=18, routed)          0.623     6.807    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_2_n_0
    SLICE_X84Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.931 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[1]_i_8/O
                         net (fo=7, routed)           1.128     8.059    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[1]_i_8_n_0
    SLICE_X83Y103        LUT4 (Prop_lut4_I2_O)        0.152     8.211 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_6/O
                         net (fo=4, routed)           1.109     9.320    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_6_n_0
    SLICE_X84Y102        LUT3 (Prop_lut3_I0_O)        0.354     9.674 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_11/O
                         net (fo=1, routed)           0.162     9.836    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_11_n_0
    SLICE_X84Y102        LUT6 (Prop_lut6_I2_O)        0.326    10.162 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_5/O
                         net (fo=1, routed)           0.820    10.983    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_5_n_0
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.152    11.135 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_2/O
                         net (fo=1, routed)           0.000    11.135    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/p_0_in__0[4]
    SLICE_X83Y102        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.724    16.374    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/clk_out1
    SLICE_X83Y102        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]/C
                         clock pessimism              0.129    16.503    
                         clock uncertainty           -0.203    16.300    
    SLICE_X83Y102        FDRE (Setup_fdre_C_D)        0.075    16.375    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         16.375    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.605ns (9.170%)  route 5.993ns (90.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 16.161 - 13.468 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.705     3.002    <hidden>
    SLICE_X63Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDSE (Prop_fdse_C_Q)         0.456     3.458 f  <hidden>
                         net (fo=52, routed)          3.808     7.266    <hidden>
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.149     7.415 r  <hidden>
                         net (fo=41, routed)          2.185     9.600    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.511    16.161    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
                         clock pessimism              0.129    16.290    
                         clock uncertainty           -0.203    16.086    
    SLICE_X30Y74         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    15.366    <hidden>
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.605ns (9.170%)  route 5.993ns (90.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 16.161 - 13.468 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.705     3.002    <hidden>
    SLICE_X63Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDSE (Prop_fdse_C_Q)         0.456     3.458 f  <hidden>
                         net (fo=52, routed)          3.808     7.266    <hidden>
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.149     7.415 r  <hidden>
                         net (fo=41, routed)          2.185     9.600    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.511    16.161    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
                         clock pessimism              0.129    16.290    
                         clock uncertainty           -0.203    16.086    
    SLICE_X30Y74         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    15.366    <hidden>
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.605ns (9.170%)  route 5.993ns (90.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 16.161 - 13.468 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.705     3.002    <hidden>
    SLICE_X63Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDSE (Prop_fdse_C_Q)         0.456     3.458 f  <hidden>
                         net (fo=52, routed)          3.808     7.266    <hidden>
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.149     7.415 r  <hidden>
                         net (fo=41, routed)          2.185     9.600    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.511    16.161    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
                         clock pessimism              0.129    16.290    
                         clock uncertainty           -0.203    16.086    
    SLICE_X30Y74         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    15.366    <hidden>
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.605ns (9.170%)  route 5.993ns (90.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 16.161 - 13.468 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.705     3.002    <hidden>
    SLICE_X63Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDSE (Prop_fdse_C_Q)         0.456     3.458 f  <hidden>
                         net (fo=52, routed)          3.808     7.266    <hidden>
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.149     7.415 r  <hidden>
                         net (fo=41, routed)          2.185     9.600    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.511    16.161    <hidden>
    SLICE_X30Y74         SRLC32E                                      r  <hidden>
                         clock pessimism              0.129    16.290    
                         clock uncertainty           -0.203    16.086    
    SLICE_X30Y74         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    15.366    <hidden>
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.605ns (9.380%)  route 5.845ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 16.157 - 13.468 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.705     3.002    <hidden>
    SLICE_X63Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDSE (Prop_fdse_C_Q)         0.456     3.458 f  <hidden>
                         net (fo=52, routed)          3.808     7.266    <hidden>
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.149     7.415 r  <hidden>
                         net (fo=41, routed)          2.037     9.452    <hidden>
    SLICE_X26Y74         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.507    16.157    <hidden>
    SLICE_X26Y74         SRLC32E                                      r  <hidden>
                         clock pessimism              0.129    16.286    
                         clock uncertainty           -0.203    16.082    
    SLICE_X26Y74         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    15.362    <hidden>
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.605ns (9.380%)  route 5.845ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 16.157 - 13.468 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.705     3.002    <hidden>
    SLICE_X63Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDSE (Prop_fdse_C_Q)         0.456     3.458 f  <hidden>
                         net (fo=52, routed)          3.808     7.266    <hidden>
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.149     7.415 r  <hidden>
                         net (fo=41, routed)          2.037     9.452    <hidden>
    SLICE_X26Y74         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.507    16.157    <hidden>
    SLICE_X26Y74         SRLC32E                                      r  <hidden>
                         clock pessimism              0.129    16.286    
                         clock uncertainty           -0.203    16.082    
    SLICE_X26Y74         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    15.362    <hidden>
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.605ns (9.380%)  route 5.845ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 16.157 - 13.468 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.705     3.002    <hidden>
    SLICE_X63Y80         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDSE (Prop_fdse_C_Q)         0.456     3.458 f  <hidden>
                         net (fo=52, routed)          3.808     7.266    <hidden>
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.149     7.415 r  <hidden>
                         net (fo=41, routed)          2.037     9.452    <hidden>
    SLICE_X26Y74         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.507    16.157    <hidden>
    SLICE_X26Y74         SRLC32E                                      r  <hidden>
                         clock pessimism              0.129    16.286    
                         clock uncertainty           -0.203    16.082    
    SLICE_X26Y74         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    15.362    <hidden>
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.612%)  route 0.174ns (48.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.581     0.919    <hidden>
    SLICE_X55Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  <hidden>
                         net (fo=1, routed)           0.174     1.234    <hidden>
    SLICE_X55Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.279 r  <hidden>
                         net (fo=1, routed)           0.000     1.279    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.848     1.216    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.186    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.092     1.278    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.600%)  route 0.159ns (55.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.641     0.979    <hidden>
    SLICE_X41Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128     1.107 r  <hidden>
                         net (fo=1, routed)           0.159     1.266    <hidden>
    SLICE_X42Y98         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.827     1.195    <hidden>
    SLICE_X42Y98         RAMD32                                       r  <hidden>
                         clock pessimism             -0.035     1.160    
    SLICE_X42Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.250    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.232%)  route 0.216ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.638     0.976    <hidden>
    SLICE_X48Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.128     1.104 r  <hidden>
                         net (fo=1, routed)           0.216     1.320    <hidden>
    SLICE_X50Y106        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.908     1.276    <hidden>
    SLICE_X50Y106        RAMD32                                       r  <hidden>
                         clock pessimism             -0.039     1.237    
    SLICE_X50Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.303    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.014%)  route 0.218ns (62.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.558     0.896    <hidden>
    SLICE_X47Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  <hidden>
                         net (fo=1, routed)           0.218     1.241    <hidden>
    SLICE_X50Y52         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.823     1.191    <hidden>
    SLICE_X50Y52         RAMD32                                       r  <hidden>
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.223    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.027%)  route 0.218ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.558     0.896    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  <hidden>
                         net (fo=1, routed)           0.218     1.241    <hidden>
    SLICE_X50Y94         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.822     1.190    <hidden>
    SLICE_X50Y94         RAMD32                                       r  <hidden>
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.222    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.564%)  route 0.168ns (54.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.643     0.981    <hidden>
    SLICE_X35Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  <hidden>
                         net (fo=1, routed)           0.168     1.290    <hidden>
    SLICE_X36Y99         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.827     1.195    <hidden>
    SLICE_X36Y99         SRLC32E                                      r  <hidden>
                         clock pessimism             -0.035     1.160    
    SLICE_X36Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.269    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.885%)  route 0.173ns (55.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.641     0.979    <hidden>
    SLICE_X37Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  <hidden>
                         net (fo=2, routed)           0.173     1.293    <hidden>
    SLICE_X38Y99         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.827     1.195    <hidden>
    SLICE_X38Y99         SRLC32E                                      r  <hidden>
                         clock pessimism             -0.035     1.160    
    SLICE_X38Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.269    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.all_lines_xfred_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.298%)  route 0.216ns (53.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.549     0.887    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/m_axis_mm2s_aclk
    SLICE_X47Y70         FDSE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.all_lines_xfred_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDSE (Prop_fdse_C_Q)         0.141     1.028 r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.all_lines_xfred_reg/Q
                         net (fo=2, routed)           0.216     1.243    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/mm2s_all_lines_xfred_s_dwidth
    SLICE_X50Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.288 r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/halted_set_i_i_1/O
                         net (fo=1, routed)           0.000     1.288    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i0
    SLICE_X50Y71         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.810     1.178    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/m_axi_mm2s_aclk
    SLICE_X50Y71         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i_reg/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121     1.264    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.552     0.890    <hidden>
    SLICE_X50Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  <hidden>
                         net (fo=1, routed)           0.158     1.195    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_araddr[3]
    SLICE_X49Y89         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.824     1.192    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X49Y89         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.012     1.169    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.193%)  route 0.226ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.638     0.976    <hidden>
    SLICE_X45Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.128     1.104 r  <hidden>
                         net (fo=1, routed)           0.226     1.330    <hidden>
    SLICE_X50Y111        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.906     1.274    <hidden>
    SLICE_X50Y111        RAMD32                                       r  <hidden>
                         clock pessimism             -0.039     1.235    
    SLICE_X50Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.301    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X3Y12     simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X3Y12     simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X3Y10     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X3Y10     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB18_X3Y22     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB18_X3Y22     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].secondary/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X54Y94     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].secondary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].secondary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].secondary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].secondary/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           36  Failing Endpoints,  Worst Slack       -3.945ns,  Total Violation     -135.667ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X66Y98         FDRE (Setup_fdre_C_R)       -0.524  1671.775    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]
  -------------------------------------------------------------------
                         required time                       1671.776    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X66Y98         FDRE (Setup_fdre_C_R)       -0.524  1671.775    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]
  -------------------------------------------------------------------
                         required time                       1671.776    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X66Y98         FDRE (Setup_fdre_C_R)       -0.524  1671.775    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                       1671.776    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X66Y98         FDRE (Setup_fdre_C_R)       -0.524  1671.775    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                       1671.776    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X66Y98         FDRE (Setup_fdre_C_R)       -0.524  1671.775    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                       1671.776    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X66Y98         FDRE (Setup_fdre_C_R)       -0.524  1671.775    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                       1671.776    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X66Y98         FDRE (Setup_fdre_C_R)       -0.524  1671.775    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                       1671.776    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.924ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.253%)  route 2.284ns (79.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 1672.935 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.068  1674.534    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124  1674.658 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.216  1675.874    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I_n_1
    SLICE_X66Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.719  1672.935    simple_hdmi_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X66Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                         clock pessimism              0.115  1673.050    
                         clock uncertainty           -0.576  1672.474    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524  1671.950    simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                       1671.950    
                         arrival time                       -1675.874    
  -------------------------------------------------------------------
                         slack                                 -3.924    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X67Y98         FDRE (Setup_fdre_C_R)       -0.429  1671.870    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                       1671.871    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.850    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 1672.760 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 1673.010 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716  1673.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456  1673.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.129  1674.595    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.124  1674.719 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          1.001  1675.720    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.545  1672.760    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
                         clock pessimism              0.115  1672.875    
                         clock uncertainty           -0.576  1672.299    
    SLICE_X67Y98         FDRE (Setup_fdre_C_R)       -0.429  1671.870    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]
  -------------------------------------------------------------------
                         required time                       1671.871    
                         arrival time                       -1675.720    
  -------------------------------------------------------------------
                         slack                                 -3.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.033%)  route 0.742ns (79.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.408     1.465    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.510 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          0.334     1.844    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X64Y97         FDRE (Hold_fdre_C_R)        -0.018     1.747    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.033%)  route 0.742ns (79.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.408     1.465    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.510 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          0.334     1.844    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X64Y97         FDRE (Hold_fdre_C_R)        -0.018     1.747    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.033%)  route 0.742ns (79.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.408     1.465    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.510 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          0.334     1.844    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X64Y97         FDRE (Hold_fdre_C_R)        -0.018     1.747    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.033%)  route 0.742ns (79.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.408     1.465    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.510 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          0.334     1.844    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X64Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X64Y97         FDRE (Hold_fdre_C_R)        -0.018     1.747    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.183ns (17.313%)  route 0.874ns (82.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.874     1.931    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X67Y99         LUT3 (Prop_lut3_I1_O)        0.042     1.973 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr[0]_i_1_n_0
    SLICE_X67Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X67Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.107     1.872    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.231ns (22.141%)  route 0.812ns (77.859%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.473     1.530    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.575 f  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_2/O
                         net (fo=1, routed)           0.339     1.914    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_2_n_0
    SLICE_X65Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0
    SLICE_X65Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X65Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.092     1.857    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.233%)  route 0.893ns (82.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.893     1.950    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X66Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.995 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[0].sie[0]_i_1/O
                         net (fo=1, routed)           0.000     1.995    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X66Y97         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.121     1.886    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.687%)  route 0.866ns (82.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.866     1.922    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1/O
                         net (fo=1, routed)           0.000     1.967    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]_1
    SLICE_X64Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X64Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.091     1.856    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.646%)  route 0.868ns (82.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.868     1.925    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X67Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.970 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_i_1/O
                         net (fo=1, routed)           0.000     1.970    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_i_1_n_0
    SLICE_X67Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X67Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.092     1.857    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.029%)  route 0.791ns (80.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.408     1.465    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.510 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=19, routed)          0.383     1.893    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.851     1.219    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
                         clock pessimism             -0.030     1.189    
                         clock uncertainty            0.576     1.765    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009     1.774    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.119    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 0.124ns (5.117%)  route 2.299ns (94.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.299     2.299    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X81Y101        LUT1 (Prop_lut1_I0_O)        0.124     2.423 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.423    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.720     2.899    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.045ns (4.633%)  route 0.926ns (95.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.926     0.926    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X81Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.971 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.971    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.939     1.305    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X81Y101        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.046ns  (logic 0.580ns (28.354%)  route 1.466ns (71.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.716     3.010    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.466     4.932    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X66Y102        LUT1 (Prop_lut1_I0_O)        0.124     5.056 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.056    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X66Y102        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.719     2.901    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X66Y102        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.552%)  route 0.572ns (75.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.580     0.916    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y98         FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.572     1.628    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X66Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.673 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.673    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X66Y102        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X66Y102        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 0.642ns (9.738%)  route 5.951ns (90.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          5.423     9.147    <hidden>
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124     9.271 f  <hidden>
                         net (fo=3, routed)           0.528     9.799    <hidden>
    SLICE_X21Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.574     2.757    <hidden>
    SLICE_X21Y39         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 0.642ns (9.738%)  route 5.951ns (90.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          5.423     9.147    <hidden>
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124     9.271 f  <hidden>
                         net (fo=3, routed)           0.528     9.799    <hidden>
    SLICE_X21Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.574     2.757    <hidden>
    SLICE_X21Y39         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 0.642ns (9.738%)  route 5.951ns (90.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          5.423     9.147    <hidden>
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124     9.271 f  <hidden>
                         net (fo=3, routed)           0.528     9.799    <hidden>
    SLICE_X21Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.574     2.757    <hidden>
    SLICE_X21Y39         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 0.642ns (10.752%)  route 5.329ns (89.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.542     8.266    <hidden>
    SLICE_X54Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.390 f  <hidden>
                         net (fo=3, routed)           0.788     9.177    <hidden>
    SLICE_X50Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.478     2.661    <hidden>
    SLICE_X50Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 0.642ns (10.752%)  route 5.329ns (89.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.542     8.266    <hidden>
    SLICE_X54Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.390 f  <hidden>
                         net (fo=3, routed)           0.788     9.177    <hidden>
    SLICE_X50Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.478     2.661    <hidden>
    SLICE_X50Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 0.642ns (10.752%)  route 5.329ns (89.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.542     8.266    <hidden>
    SLICE_X54Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.390 f  <hidden>
                         net (fo=3, routed)           0.788     9.177    <hidden>
    SLICE_X50Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.478     2.661    <hidden>
    SLICE_X50Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 0.672ns (11.317%)  route 5.266ns (88.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.626     8.350    <hidden>
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.154     8.504 f  <hidden>
                         net (fo=3, routed)           0.640     9.144    <hidden>
    SLICE_X44Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.487     2.669    <hidden>
    SLICE_X44Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 0.672ns (11.317%)  route 5.266ns (88.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.626     8.350    <hidden>
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.154     8.504 f  <hidden>
                         net (fo=3, routed)           0.640     9.144    <hidden>
    SLICE_X44Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.487     2.669    <hidden>
    SLICE_X44Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 0.672ns (11.317%)  route 5.266ns (88.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.626     8.350    <hidden>
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.154     8.504 f  <hidden>
                         net (fo=3, routed)           0.640     9.144    <hidden>
    SLICE_X44Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.487     2.669    <hidden>
    SLICE_X44Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 0.642ns (11.102%)  route 5.141ns (88.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.909     3.206    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y107        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     3.724 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.626     8.350    <hidden>
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.474 f  <hidden>
                         net (fo=3, routed)           0.515     8.989    <hidden>
    SLICE_X42Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.488     2.671    <hidden>
    SLICE_X42Y37         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.548     0.886    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X44Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]/Q
                         net (fo=1, routed)           0.058     1.084    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[30]
    SLICE_X44Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.813     1.181    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X44Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]/Q
                         net (fo=1, routed)           0.065     1.090    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[7]
    SLICE_X44Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.811     1.179    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X38Y76         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/Q
                         net (fo=1, routed)           0.056     1.103    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[9]
    SLICE_X38Y76         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.811     1.179    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X38Y76         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.548     0.886    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X42Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/Q
                         net (fo=1, routed)           0.056     1.105    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[25]
    SLICE_X42Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.813     1.181    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.567     0.905    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X59Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.087     1.133    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/Q
    SLICE_X58Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.834     1.202    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/m_axi_mm2s_aclk
    SLICE_X58Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.569     0.907    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axis_mm2s_aclk
    SLICE_X67Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.087     1.135    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/Q
    SLICE_X66Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.835     1.203    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axi_mm2s_aclk
    SLICE_X66Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.552     0.890    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y88         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/Q
                         net (fo=1, routed)           0.109     1.140    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[17]
    SLICE_X51Y86         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.817     1.185    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X51Y86         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.553     0.891    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X49Y85         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[22]/Q
                         net (fo=1, routed)           0.112     1.144    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[22]
    SLICE_X49Y84         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.820     1.188    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X49Y84         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.552     0.890    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y88         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[19]/Q
                         net (fo=1, routed)           0.115     1.146    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[19]
    SLICE_X51Y86         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.817     1.185    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X51Y86         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.541     0.879    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/m_axi_mm2s_aclk
    SLICE_X52Y74         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[0]/Q
                         net (fo=2, routed)           0.128     1.147    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/Q[0]
    SLICE_X53Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.807     1.175    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X53Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     5.784 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/OB
                         net (fo=0)                   0.000     5.784    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     5.783 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/O
                         net (fo=0)                   0.000     5.783    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.068     3.365    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.837 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     3.838    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     5.732 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/OB
                         net (fo=0)                   0.000     5.732    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.068     3.365    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.837 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     3.838    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     5.731 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/O
                         net (fo=0)                   0.000     5.731    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     5.696 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/OB
                         net (fo=0)                   0.000     5.696    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     5.695 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/O
                         net (fo=0)                   0.000     5.695    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.064     3.361    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.833 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     3.834    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     5.693 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/OB
                         net (fo=0)                   0.000     5.693    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.064     3.361    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.833 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     3.834    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     5.692 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/O
                         net (fo=0)                   0.000     5.692    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.026 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/O
                         net (fo=0)                   0.000     2.026    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.027 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/O
                         net (fo=0)                   0.000     2.027    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.027 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/OB
                         net (fo=0)                   0.000     2.027    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.028 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/OB
                         net (fo=0)                   0.000     2.028    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.705     1.043    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.220 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     1.221    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.062 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/O
                         net (fo=0)                   0.000     2.062    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.705     1.043    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.220 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     1.221    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.063 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/OB
                         net (fo=0)                   0.000     2.063    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.114 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/O
                         net (fo=0)                   0.000     2.114    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.115 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/OB
                         net (fo=0)                   0.000     2.115    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.806    28.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    24.307 f  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    26.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    26.297 f  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkf_buf/O
                         net (fo=1, routed)           1.803    28.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkf_buf/O
                         net (fo=1, routed)           0.595     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





