read_verilog ../top_mem.v
write_spice sp.sp
write_verilog synth.v
