m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/RTL/CDC/ASYNC_FIFO
vALU
Z0 !s110 1695250177
!i10b 1
!s100 ;b3GGUP>;i`db?ajnnCBW0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@0`Fmcj=PeO7If2BIBa471
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top
w1694915000
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ALU/ALU.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ALU/ALU.v
!i122 308
L0 1 109
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1695250177.000000
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ALU/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ALU/ALU.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@a@l@u
vAsync_fifo
Z8 !s110 1695250178
!i10b 1
!s100 ;]k=RoU3IS08o:hT1GJ2?0
R1
II`k3_OOjZo7k8k215doPg3
R2
R3
w1695227858
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/Async_fifo.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/Async_fifo.v
!i122 309
L0 2 73
R4
r1
!s85 0
31
R5
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/Async_fifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/Async_fifo.v|
!i113 1
R6
R7
n@async_fifo
vBIT_SYNC
R8
!i10b 1
!s100 nZ7]zj16cZQT4]n?IMDcD1
R1
I2<iWANoeJn0hYfak=Chk33
R2
R3
w1663308966
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/BIT_SYNC/BIT_SYNC.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/BIT_SYNC/BIT_SYNC.v
!i122 314
Z9 L0 6 39
R4
r1
!s85 0
31
Z10 !s108 1695250178.000000
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/BIT_SYNC/BIT_SYNC.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/BIT_SYNC/BIT_SYNC.v|
!i113 1
R6
R7
n@b@i@t_@s@y@n@c
vCLK_GATE
R8
!i10b 1
!s100 Gh2k12^DmGn7hMDR>ZFPL2
R1
IGKPaMD1:=A]C>@]b6cNL:3
R2
R3
w1660733660
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Gating/CLK_GATE.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Gating/CLK_GATE.v
!i122 317
R9
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Gating/CLK_GATE.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Gating/CLK_GATE.v|
!i113 1
R6
R7
n@c@l@k_@g@a@t@e
vClkDiv
R8
!i10b 1
!s100 R5D3b1fEK^9IN<0fj]l8R2
R1
INGZDFKCn4nZfh@Cj=6_D32
R2
R3
w1694341676
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Divider/ClkDiv.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Divider/ClkDiv.v
!i122 316
L0 2 64
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Divider/ClkDiv.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/Clock_Divider/ClkDiv.v|
!i113 1
R6
R7
n@clk@div
vCLKDIV_MUX
R8
!i10b 1
!s100 EfBVMF0S1fC1NSKZcNQJL1
R1
ICKM3Bj2B<:U;?1]UZ1LLk1
R2
R3
w1694917722
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/CLKDIV_MUX/CLKDIV_MUX.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/CLKDIV_MUX/CLKDIV_MUX.v
!i122 315
L0 2 31
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/CLKDIV_MUX/CLKDIV_MUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/CLKDIV_MUX/CLKDIV_MUX.v|
!i113 1
R6
R7
n@c@l@k@d@i@v_@m@u@x
vdata_sampling
R8
!i10b 1
!s100 OFB5DFjG_85oSCJ;FNb^72
R1
IFT=^bBSNdjh?FHGKEVNGo2
R2
R3
w1694345410
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/data_sampling.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/data_sampling.v
!i122 322
L0 2 101
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/data_sampling.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/data_sampling.v|
!i113 1
R6
R7
vDATA_SYNC
R8
!i10b 1
!s100 VmH7Q_=YD8>a[:CPdeFVQ3
R1
Iodjg_P^n:4T<M_dkW`3YZ3
R2
R3
w1663374614
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/DATA_SYNC/DATA_SYNC.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/DATA_SYNC/DATA_SYNC.v
!i122 318
L0 6 90
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/DATA_SYNC/DATA_SYNC.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/DATA_SYNC/DATA_SYNC.v|
!i113 1
R6
R7
n@d@a@t@a_@s@y@n@c
vdeserializer
R8
!i10b 1
!s100 6;XbllXUPVnZeC]Qbm@hb0
R1
IfzOF9[;a2_DVA<L5H[S8m2
R2
R3
w1694350416
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/deserializer.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/deserializer.v
!i122 323
L0 2 28
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/deserializer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/deserializer.v|
!i113 1
R6
R7
vedge_bit_counter
R8
!i10b 1
!s100 XO?K;>62G;_4B?bJ[60eh2
R1
IBKEeRQZXMSJd0LhWh^af]3
R2
R3
w1694350322
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/edge_bit_counter.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/edge_bit_counter.v
!i122 324
L0 1 66
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/edge_bit_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/edge_bit_counter.v|
!i113 1
R6
R7
vfifo_mem
R8
!i10b 1
!s100 ?T0EAGJ=PM_<58<?B3?M_3
R1
I_azg3EMf`TI`3[9KO5med2
R2
R3
w1694344170
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_mem.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_mem.v
!i122 311
L0 1 40
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_mem.v|
!i113 1
R6
R7
vfifo_rd
R8
!i10b 1
!s100 XIlXV;3ISJ@lP3H2d1[`E0
R1
I0X:M5TjeVCBHjSiOh;Xba0
R2
R3
w1615099142
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_rd.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_rd.v
!i122 312
L0 9 66
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_rd.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_rd.v|
!i113 1
R6
R7
vfifo_wr
R8
!i10b 1
!s100 6WW?V2zNEGRI3?OTcm5P]0
R1
I^jkjn04ZRlC8d^H:8B3K=2
R2
R3
w1615099152
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_wr.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_wr.v
!i122 313
L0 9 68
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_wr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/ASYNC_FIFO/fifo_wr.v|
!i113 1
R6
R7
vmux
Z11 !s110 1695250179
!i10b 1
!s100 z4gGIE?_z;??i8>[e5Rf>1
R1
IojkJziE73_`>;7S7@3DE>3
R2
R3
w1695005392
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/mux.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/mux.v
!i122 330
L0 2 49
R4
r1
!s85 0
31
Z12 !s108 1695250179.000000
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/mux.v|
!i113 1
R6
R7
vpar_chk
R8
!i10b 1
!s100 k]`:kc45:L[:HDN7VI=[12
R1
I1>:XRE;lfPfM7gNV<9RLD0
R2
R3
w1652231488
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/par_chk.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/par_chk.v
!i122 325
L0 2 44
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/par_chk.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/par_chk.v|
!i113 1
R6
R7
vparity_calc
R11
!i10b 1
!s100 6f3FMM<G>g^49e9Z]>HaM0
R1
IZ`efzeKK<?a9ObdIYN19o2
R2
R3
w1694342492
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/parity_calc.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/parity_calc.v
!i122 331
L0 1 53
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/parity_calc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/parity_calc.v|
!i113 1
R6
R7
vPULSE_GEN
R8
!i10b 1
!s100 8JVFCTTiEeS:[fJAdglfQ2
R1
I4M7RPkZbKSMWk_QeUj1172
R2
R3
w1694395166
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/PULSE_GEN/PULSE_GEN.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/PULSE_GEN/PULSE_GEN.v
!i122 319
L0 6 33
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/PULSE_GEN/PULSE_GEN.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/PULSE_GEN/PULSE_GEN.v|
!i113 1
R6
R7
n@p@u@l@s@e_@g@e@n
vRegFile
R8
!i10b 1
!s100 >3cPDjVV`?PcI]V]a11Sh0
R1
IW4VYVA0[6dGXVML@]ikFZ3
R2
R3
w1694918612
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RegFile/RegFile.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RegFile/RegFile.v
!i122 320
L0 2 60
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RegFile/RegFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RegFile/RegFile.v|
!i113 1
R6
R7
n@reg@file
vRST_SYNC
R8
!i10b 1
!s100 8?T<4XoS>SA3YjDJJjA6]3
R1
IQeA;hgg`jd8Z1@j>e1Oib3
R2
R3
w1656072732
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RST_SYNC/RST_SYNC.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RST_SYNC/RST_SYNC.v
!i122 321
L0 6 32
R4
r1
!s85 0
31
R10
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RST_SYNC/RST_SYNC.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/RST_SYNC/RST_SYNC.v|
!i113 1
R6
R7
n@r@s@t_@s@y@n@c
vSerializer
R11
!i10b 1
!s100 ?8@GSD=TPUZSDWg>eB?YF3
R1
I5cIe1?@fLY4JhBkz;X:ZA2
R2
R3
w1658121888
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/Serializer.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/Serializer.v
!i122 332
L0 2 59
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/Serializer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/Serializer.v|
!i113 1
R6
R7
n@serializer
vstp_chk
R11
!i10b 1
!s100 hc?_ZE9hK9XH2?QH:82>A0
R1
IJW_odSANJC0G]f@dRCY>T3
R2
R3
w1652233330
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/stp_chk.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/stp_chk.v
!i122 326
Z13 L0 2 26
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/stp_chk.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/stp_chk.v|
!i113 1
R6
R7
vstrt_chk
R11
!i10b 1
!s100 3NRTcdXbFI:ZR?jKMUAXX0
R1
I^]b9;K9lX7RHYGP51Y:VK3
R2
R3
w1652233756
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/strt_chk.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/strt_chk.v
!i122 327
R13
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/strt_chk.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/strt_chk.v|
!i113 1
R6
R7
vSYS_CTRL
R11
!i10b 1
!s100 V9a:M`aNZnZ5Bj_a:M:nz3
R1
Ifdd;j`<n4CAQS69]?1TVZ3
R2
R3
w1695246835
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_CTRL/SYS_CTRL.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_CTRL/SYS_CTRL.v
!i122 336
L0 1 406
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_CTRL/SYS_CTRL.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_CTRL/SYS_CTRL.v|
!i113 1
R6
R7
n@s@y@s_@c@t@r@l
vSYS_TOP
R0
!i10b 1
!s100 CT4b6h6i[eHUCOj0Zz]A91
R1
IVVF:2ff7EOY9C<ZmjeU@81
R2
R3
w1694917772
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP.v
!i122 307
L0 2 243
R4
r1
!s85 0
31
R5
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP.v|
!i113 1
R6
R7
n@s@y@s_@t@o@p
vSYS_TOP_TB
R11
!i10b 1
!s100 L^Dj?bi_`3WH:::b6_9oc0
R1
IMUz2KHAz4bUe>D4klMEE;2
R2
R3
w1695245515
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP_TB.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP_TB.v
!i122 337
L0 4 773
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/SYS_TOP_TB.v|
!i113 1
R6
R7
n@s@y@s_@t@o@p_@t@b
vUART
R11
!i10b 1
!s100 >nfI5G[`NQR6iYjeLQLll2
R1
InmGDX^jl?4ja0Sc;LV8A^2
R2
R3
w1694344012
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TOP/UART.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TOP/UART.v
!i122 335
L0 2 50
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TOP/UART.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TOP/UART.v|
!i113 1
R6
R7
n@u@a@r@t
vUART_RX
R11
!i10b 1
!s100 G[QhQ@Fb74DFT6PiNbHNZ2
R1
Ie7K:fIZ2lN:cAA8]ahCCo1
R2
R3
w1694345778
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/UART_RX.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/UART_RX.v
!i122 328
L0 2 107
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/UART_RX.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/UART_RX.v|
!i113 1
R6
R7
n@u@a@r@t_@r@x
vuart_rx_fsm
R11
!i10b 1
!s100 _>z1;Z>HI`;9PP9>:YYl43
R1
IlAfHfFYU=lnjf]bO?0GfO0
R2
R3
w1694351640
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/uart_rx_fsm.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/uart_rx_fsm.v
!i122 329
L0 2 232
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/uart_rx_fsm.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_RX/uart_rx_fsm.v|
!i113 1
R6
R7
vUART_TX
R11
!i10b 1
!s100 HBMKIed:LgLX;Fm1hFhC>3
R1
IHm@?3OUVaP9F8NB1Ghb@g3
R2
R3
w1694342526
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/UART_TX.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/UART_TX.v
!i122 333
L0 2 67
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/UART_TX.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/UART_TX.v|
!i113 1
R6
R7
n@u@a@r@t_@t@x
vuart_tx_fsm
R11
!i10b 1
!s100 4FSC8>PJdJmiV@mB0M2I11
R1
Ic?T=W;U4ZE:NJBaUQX_B01
R2
R3
w1694575884
8D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/uart_tx_fsm.v
FD:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/uart_tx_fsm.v
!i122 334
L0 2 135
R4
r1
!s85 0
31
R12
!s107 D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/uart_tx_fsm.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/PDFs/4th_Year_SummerVacation/Digital IC Design Diploma/System/Final_SYSTEM/Top/UART/UART_TX/uart_tx_fsm.v|
!i113 1
R6
R7
