// Seed: 2479349940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    if (id_12) assign id_4 = 1'b0;
    else begin
      `define pp_17 0
      id_1  = 0;
      id_14 = id_15;
    end
  end
endmodule
module module_1 (
    output tri1  id_0,
    output wand  id_1
    , id_5,
    input  tri0  id_2,
    input  uwire id_3
);
  wor id_6 = 1;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6, id_6, id_6, id_6, id_6, id_6, id_5, id_5
  );
  wire id_7;
  wire id_8;
endmodule
