

================================================================
== Vitis HLS Report for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_5'
================================================================
* Date:           Thu Sep  7 01:05:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  3.049 ns|     2.43 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  4.626 us|  4.626 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_483_5  |      512|      512|         2|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       23|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       23|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln483_fu_93_p2   |         +|   0|  0|  17|          10|           1|
    |inputacc_h_V_d0      |         +|   0|  0|  15|           8|           8|
    |icmp_ln483_fu_87_p2  |      icmp|   0|  0|  11|          10|          11|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  45|          29|          22|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_iacc_2  |   9|          2|   10|         20|
    |iacc_fu_36               |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |iacc_fu_36               |  10|   0|   10|          0|
    |zext_ln483_reg_139       |  10|   0|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   77|         54|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_5|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_5|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_5|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_5|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_5|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_5|  return value|
|tmpres_address0            |  out|   11|   ap_memory|                                                            tmpres|         array|
|tmpres_ce0                 |  out|    1|   ap_memory|                                                            tmpres|         array|
|tmpres_q0                  |   in|    8|   ap_memory|                                                            tmpres|         array|
|tmpres_state_h_V_address0  |  out|    9|   ap_memory|                                                  tmpres_state_h_V|         array|
|tmpres_state_h_V_ce0       |  out|    1|   ap_memory|                                                  tmpres_state_h_V|         array|
|tmpres_state_h_V_q0        |   in|    8|   ap_memory|                                                  tmpres_state_h_V|         array|
|inputacc_h_V_address0      |  out|    9|   ap_memory|                                                      inputacc_h_V|         array|
|inputacc_h_V_ce0           |  out|    1|   ap_memory|                                                      inputacc_h_V|         array|
|inputacc_h_V_we0           |  out|    1|   ap_memory|                                                      inputacc_h_V|         array|
|inputacc_h_V_d0            |  out|    8|   ap_memory|                                                      inputacc_h_V|         array|
+---------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

