

================================================================
== Synthesis Summary Report of 'cpu'
================================================================
+ General Information: 
    * Date:           Sat Jan 31 20:47:18 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        riscv_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |             Modules             | Issue|      |      Latency      | Iteration|         | Trip |          |         |        |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ cpu                            |     -|  0.39|        -|        -|         -|        -|     -|        no|  2 (~0%)|  3 (1%)|  956 (~0%)|  1855 (3%)|    -|
    | + cpu_Pipeline_VITIS_LOOP_27_1  |     -|  0.63|       34|  340.000|         -|       33|     -|    rewind|        -|       -|    8 (~0%)|   55 (~0%)|    -|
    |  o VITIS_LOOP_27_1              |     -|  7.30|       32|  320.000|         1|        1|    32|       yes|        -|       -|          -|          -|    -|
    | + cpu_Pipeline_PROGRAM_LOOP     |     -|  0.39|        -|        -|         -|        -|     -|        no|        -|  3 (1%)|  938 (~0%)|  1701 (3%)|    -|
    |  o PROGRAM_LOOP                 |    II|  7.30|        -|        -|         7|        7|     -|       yes|        -|       -|          -|          -|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| mem_address0 | out       | 10       |
| mem_d0       | out       | 32       |
| mem_q0       | in        | 32       |
+--------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| pstrb | ap_none | out       | 4        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| mem      | inout     | ap_uint<32>* |
| pstrb    | out       | pointer      |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| mem      | mem_address0 | port    | offset   |
| mem      | mem_ce0      | port    |          |
| mem      | mem_we0      | port    |          |
| mem      | mem_d0       | port    |          |
| mem      | mem_q0       | port    |          |
| pstrb    | pstrb        | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+--------------+--------+-----------+---------+
| Name                            | DSP | Pragma | Variable     | Op     | Impl      | Latency |
+---------------------------------+-----+--------+--------------+--------+-----------+---------+
| + cpu                           | 3   |        |              |        |           |         |
|  + cpu_Pipeline_VITIS_LOOP_27_1 | 0   |        |              |        |           |         |
|    icmp_ln27_fu_54_p2           |     |        | icmp_ln27    | seteq  | auto      | 0       |
|    add_ln27_fu_60_p2            |     |        | add_ln27     | add    | fabric    | 0       |
|  + cpu_Pipeline_PROGRAM_LOOP    | 3   |        |              |        |           |         |
|    icmp_ln42_fu_508_p2          |     |        | icmp_ln42    | seteq  | auto      | 0       |
|    icmp_ln60_fu_573_p2          |     |        | icmp_ln60    | seteq  | auto      | 0       |
|    func7_1_fu_579_p3            |     |        | func7_1      | select | auto_sel  | 0       |
|    icmp_ln101_fu_818_p2         |     |        | icmp_ln101   | seteq  | auto      | 0       |
|    addr_fu_829_p2               |     |        | addr         | add    | fabric    | 0       |
|    res_b_fu_839_p2              |     |        | res_b        | add    | fabric    | 0       |
|    pc_2_fu_844_p2               |     |        | pc_2         | add    | fabric    | 0       |
|    grp_fu_480_p2                |     |        | icmp_ln191   | setlt  | auto      | 0       |
|    xor_ln191_fu_959_p2          |     |        | xor_ln191    | xor    | auto      | 0       |
|    res_j_8_fu_965_p3            |     |        | res_j_8      | select | auto_sel  | 0       |
|    grp_fu_480_p2                |     |        | icmp_ln190   | setlt  | auto      | 0       |
|    res_j_7_fu_971_p3            |     |        | res_j_7      | select | auto_sel  | 0       |
|    grp_fu_485_p2                |     |        | icmp_ln189   | setlt  | auto      | 0       |
|    xor_ln189_fu_977_p2          |     |        | xor_ln189    | xor    | auto      | 0       |
|    res_j_6_fu_983_p3            |     |        | res_j_6      | select | auto_sel  | 0       |
|    grp_fu_485_p2                |     |        | icmp_ln188   | setlt  | auto      | 0       |
|    res_j_5_fu_989_p3            |     |        | res_j_5      | select | auto_sel  | 0       |
|    icmp_ln187_fu_995_p2         |     |        | icmp_ln187   | setne  | auto      | 0       |
|    res_j_4_fu_1000_p3           |     |        | res_j_4      | select | auto_sel  | 0       |
|    icmp_ln186_fu_1006_p2        |     |        | icmp_ln186   | seteq  | auto      | 0       |
|    res_j_3_fu_1011_p3           |     |        | res_j_3      | select | auto_sel  | 0       |
|    grp_fu_451_p2                |     |        | icmp_ln154   | seteq  | auto      | 0       |
|    grp_fu_474_p2                |     |        | icmp_ln160   | seteq  | auto      | 0       |
|    grp_fu_480_p2                |     |        | res_12       | setlt  | auto      | 0       |
|    grp_fu_485_p2                |     |        | res_11       | setlt  | auto      | 0       |
|    res_10_fu_944_p2             |     |        | res_10       | ashr   | auto_pipe | 0       |
|    res_9_fu_949_p2              |     |        | res_9        | lshr   | auto_pipe | 0       |
|    res_8_fu_954_p2              |     |        | res_8        | shl    | auto_pipe | 0       |
|    res_7_fu_1053_p2             |     |        | res_7        | and    | auto      | 0       |
|    res_6_fu_1058_p2             |     |        | res_6        | or     | auto      | 0       |
|    res_5_fu_1063_p2             |     |        | res_5        | xor    | auto      | 0       |
|    res_4_fu_1068_p2             |     |        | res_4        | sub    | fabric    | 0       |
|    res_3_fu_1073_p2             |     |        | res_3        | add    | fabric    | 0       |
|    icmp_ln141_fu_923_p2         |     |        | icmp_ln141   | seteq  | auto      | 0       |
|    icmp_ln141_1_fu_928_p2       |     |        | icmp_ln141_1 | seteq  | auto      | 0       |
|    and_ln141_fu_933_p2          |     |        | and_ln141    | and    | auto      | 0       |
|    mul_32s_32s_32_2_1_U2        | 3   |        | res_14       | mul    | auto      | 1       |
|    res_fu_1078_p2               |     |        | res          | add    | fabric    | 0       |
|    grp_fu_451_p2                |     |        | icmp_ln220   | seteq  | auto      | 0       |
|    grp_fu_474_p2                |     |        | icmp_ln224   | seteq  | auto      | 0       |
|    icmp_ln230_fu_1107_p2        |     |        | icmp_ln230   | seteq  | auto      | 0       |
|    icmp_ln19_fu_1116_p2         |     |        | icmp_ln19    | seteq  | auto      | 0       |
|    icmp_ln19_1_fu_1121_p2       |     |        | icmp_ln19_1  | seteq  | auto      | 0       |
|    or_ln19_fu_1126_p2           |     |        | or_ln19      | or     | auto      | 0       |
|    icmp_ln19_2_fu_1132_p2       |     |        | icmp_ln19_2  | seteq  | auto      | 0       |
|    or_ln19_1_fu_1137_p2         |     |        | or_ln19_1    | or     | auto      | 0       |
|    icmp_ln236_fu_1150_p2        |     |        | icmp_ln236   | setne  | auto      | 0       |
|    spec_select_fu_1156_p3       |     |        | spec_select  | select | auto_sel  | 0       |
+---------------------------------+-----+--------+--------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |              |      |      |      |        |          |      |         | Banks            |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + cpu        |              |      | 2    | 0    |        |          |      |         |                  |
|   reg_file_U | rom_np array |      | 2    |      |        | reg_file | auto | 1       | 32, 32, 1        |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+-------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                       | Location                                               | Messages                                                                                                                         |
+----------+-------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| RESOURCE | variable=mem core=RAM_1P_BRAM | ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:21 in cpu, mem | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                                                        | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+----------+-------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+--------------------+----------------------------------------------------------+
| Type      | Options            | Location                                                 |
+-----------+--------------------+----------------------------------------------------------+
| INTERFACE | ap_none port=pstrb | ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:20 in cpu, pstrb |
+-----------+--------------------+----------------------------------------------------------+


