\doxysection{/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g4xx\+\_\+hal\+\_\+dma.h File Reference}
\label{stm32g4xx__hal__dma_8h}\index{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_dma.h@{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_dma.h}}


Header file of DMA HAL module.  


{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ DMA\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Configuration Structure definition. \end{DoxyCompactList}\item 
struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NONE}~0x00000000U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+TE}~0x00000001U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NO\+\_\+\+XFER}~0x00000004U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+TIMEOUT}~0x00000020U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+SUPPORTED}~0x00000100U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+SYNC}~0x00000200U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+REQGEN}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+MEM2\+MEM}~0U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR0}~1U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR1}~2U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR2}~3U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR3}~4U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+ADC1}~5U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+DAC1\+\_\+\+CHANNEL1}~6U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+DAC1\+\_\+\+CHANNEL2}~7U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM6\+\_\+\+UP}~8U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM7\+\_\+\+UP}~9U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI1\+\_\+\+RX}~10U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI1\+\_\+\+TX}~11U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI2\+\_\+\+RX}~12U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI2\+\_\+\+TX}~13U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI3\+\_\+\+RX}~14U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI3\+\_\+\+TX}~15U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C1\+\_\+\+RX}~16U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C1\+\_\+\+TX}~17U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C2\+\_\+\+RX}~18U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C2\+\_\+\+TX}~19U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C3\+\_\+\+RX}~20U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C3\+\_\+\+TX}~21U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART1\+\_\+\+RX}~24U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART1\+\_\+\+TX}~25U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART2\+\_\+\+RX}~26U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART2\+\_\+\+TX}~27U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART3\+\_\+\+RX}~28U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART3\+\_\+\+TX}~29U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+UART4\+\_\+\+RX}~30U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+UART4\+\_\+\+TX}~31U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+LPUART1\+\_\+\+RX}~34U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+LPUART1\+\_\+\+TX}~35U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+ADC2}~36U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH1}~42U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH2}~43U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH3}~44U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH4}~45U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+UP}~46U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+TRIG}~47U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+COM}~48U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM8\+\_\+\+CH1}~49U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM8\+\_\+\+CH2}~50U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM8\+\_\+\+CH3}~51U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM8\+\_\+\+CH4}~52U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM8\+\_\+\+UP}~53U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM8\+\_\+\+TRIG}~54U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM8\+\_\+\+COM}~55U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH1}~56U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH2}~57U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH3}~58U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH4}~59U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+UP}~60U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH1}~61U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH2}~62U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH3}~63U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH4}~64U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+UP}~65U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+TRIG}~66U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM4\+\_\+\+CH1}~67U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM4\+\_\+\+CH2}~68U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM4\+\_\+\+CH3}~69U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM4\+\_\+\+CH4}~70U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM4\+\_\+\+UP}~71U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM15\+\_\+\+CH1}~78U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM15\+\_\+\+UP}~79U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM15\+\_\+\+TRIG}~80U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM15\+\_\+\+COM}~81U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM16\+\_\+\+CH1}~82U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM16\+\_\+\+UP}~83U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM17\+\_\+\+CH1}~84U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM17\+\_\+\+UP}~85U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+AES\+\_\+\+IN}~91U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+AES\+\_\+\+OUT}~92U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+DAC3\+\_\+\+CHANNEL1}~102U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+DAC3\+\_\+\+CHANNEL2}~103U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SAI1\+\_\+A}~108U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SAI1\+\_\+B}~109U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+FMAC\+\_\+\+READ}~110U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+FMAC\+\_\+\+WRITE}~111U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+CORDIC\+\_\+\+READ}~112U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+CORDIC\+\_\+\+WRITE}~113U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+UCPD1\+\_\+\+RX}~114U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+UCPD1\+\_\+\+TX}~115U
\item 
\#define \textbf{ DMA\+\_\+\+PERIPH\+\_\+\+TO\+\_\+\+MEMORY}~0x00000000U
\item 
\#define \textbf{ DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+PERIPH}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR}
\item 
\#define \textbf{ DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+MEMORY}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}
\item 
\#define \textbf{ DMA\+\_\+\+PINC\+\_\+\+ENABLE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC}
\item 
\#define \textbf{ DMA\+\_\+\+PINC\+\_\+\+DISABLE}~0x00000000U
\item 
\#define \textbf{ DMA\+\_\+\+MINC\+\_\+\+ENABLE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC}
\item 
\#define \textbf{ DMA\+\_\+\+MINC\+\_\+\+DISABLE}~0x00000000U
\item 
\#define \textbf{ DMA\+\_\+\+PDATAALIGN\+\_\+\+BYTE}~0x00000000U
\item 
\#define \textbf{ DMA\+\_\+\+PDATAALIGN\+\_\+\+HALFWORD}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}
\item 
\#define \textbf{ DMA\+\_\+\+PDATAALIGN\+\_\+\+WORD}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}
\item 
\#define \textbf{ DMA\+\_\+\+MDATAALIGN\+\_\+\+BYTE}~0x00000000U
\item 
\#define \textbf{ DMA\+\_\+\+MDATAALIGN\+\_\+\+HALFWORD}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}
\item 
\#define \textbf{ DMA\+\_\+\+MDATAALIGN\+\_\+\+WORD}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}
\item 
\#define \textbf{ DMA\+\_\+\+NORMAL}~0x00000000U
\item 
\#define \textbf{ DMA\+\_\+\+CIRCULAR}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC}
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+LOW}~0x00000000U
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+MEDIUM}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+HIGH}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+VERY\+\_\+\+HIGH}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PL}
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE}
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HT}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE}
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GL1}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC1}~0x00000002U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT1}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE1}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GL2}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC2}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT2}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE2}~0x00000080U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GL3}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC3}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT3}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE3}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GL4}~0x00001000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC4}~0x00002000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT4}~0x00004000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE4}~0x00008000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GL5}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC5}~0x00020000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT5}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE5}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GL6}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC6}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT6}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE6}~0x00800000U
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET})
\begin{DoxyCompactList}\small\item\em Reset DMA handle state. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR $\vert$=  \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN})
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Channel. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \&=  $\sim$\textbf{ DMA\+\_\+\+CCR\+\_\+\+EN})
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Channel. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel transfer complete flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Channel interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Channel interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Check whether the specified DMA Channel interrupt is enabled or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+COUNTER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CNDTR)
\begin{DoxyCompactList}\small\item\em Return the number of remaining data units in the current DMA Channel transfer. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+DIRECTION}(DIRECTION)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+BUFFER\+\_\+\+SIZE}(SIZE)~(((SIZE) $>$= 0x1U) \&\& ((SIZE) $<$ 0x40000U))
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+INC\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INC\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+REQUEST}(REQUEST)~((REQUEST) $<$= DMA\+\_\+\+REQUEST\+\_\+\+UCPD1\+\_\+\+TX)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+DATA\+\_\+\+SIZE}(SIZE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+DATA\+\_\+\+SIZE}(SIZE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+PRIORITY}(PRIORITY)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} {\bfseries DMA\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def} \{ \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET} = 0x00U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+READY} = 0x01U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+BUSY} = 0x02U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+TIMEOUT} = 0x03U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA State structures definition. \end{DoxyCompactList}\item 
enum \textbf{ HAL\+\_\+\+DMA\+\_\+\+Level\+Complete\+Type\+Def} \{ \textbf{ HAL\+\_\+\+DMA\+\_\+\+FULL\+\_\+\+TRANSFER} = 0x00U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+HALF\+\_\+\+TRANSFER} = 0x01U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA Error Code structure definition. \end{DoxyCompactList}\item 
enum \textbf{ HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def} \{ \newline
\textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+CPLT\+\_\+\+CB\+\_\+\+ID} = 0x00U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+HALFCPLT\+\_\+\+CB\+\_\+\+ID} = 0x01U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ERROR\+\_\+\+CB\+\_\+\+ID} = 0x02U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ABORT\+\_\+\+CB\+\_\+\+ID} = 0x03U
, \newline
\textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ALL\+\_\+\+CB\+\_\+\+ID} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA Callback ID structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Init} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+De\+Init} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Start} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, uint32\+\_\+t Src\+Address, uint32\+\_\+t Dst\+Address, uint32\+\_\+t Data\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Start\+\_\+\+IT} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, uint32\+\_\+t Src\+Address, uint32\+\_\+t Dst\+Address, uint32\+\_\+t Data\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Abort} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Abort\+\_\+\+IT} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Poll\+For\+Transfer} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Level\+Complete\+Type\+Def} Complete\+Level, uint32\+\_\+t Timeout)
\item 
void {\bfseries HAL\+\_\+\+DMA\+\_\+\+IRQHandler} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Register\+Callback} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def} Callback\+ID, void($\ast$p\+Callback)(\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$\+\_\+hdma))
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Un\+Register\+Callback} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def} Callback\+ID)
\item 
\textbf{ HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def} {\bfseries HAL\+\_\+\+DMA\+\_\+\+Get\+State} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+DMA\+\_\+\+Get\+Error} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of DMA HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \textbf{ stm32g4xx\+\_\+hal\+\_\+dma.\+h}.

