INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:14:35 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 muli0/multiply_unit/q2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli0/multiply_unit/q1_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.923ns (30.683%)  route 2.085ns (69.317%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 5.162 - 4.000 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=864, unset)          1.291     1.291    muli0/multiply_unit/clk
    DSP48_X2Y42          DSP48E1                                      r  muli0/multiply_unit/q2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.348     1.639 r  muli0/multiply_unit/q2_reg/P[1]
                         net (fo=2, routed)           0.733     2.371    muli0/multiply_unit/q2_reg__0[18]
    SLICE_X48Y108        LUT2 (Prop_lut2_I0_O)        0.043     2.414 r  muli0/multiply_unit/dataOutArray[0]_carry__3_i_2/O
                         net (fo=1, routed)           0.000     2.414    addi0/data_reg_reg[19][2]
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     2.609 r  addi0/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.609    addi0/dataOutArray[0]_carry__3_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.662 r  addi0/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.662    addi0/dataOutArray[0]_carry__4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     2.779 r  addi0/dataOutArray[0]_carry__5/O[0]
                         net (fo=4, routed)           0.373     3.152    mc_load0/Buffer_2/data_reg_reg[31]_2[24]
    SLICE_X51Y107        LUT5 (Prop_lut5_I4_O)        0.124     3.276 r  mc_load0/Buffer_2/data_reg[24]_i_1__3/O
                         net (fo=2, routed)           0.458     3.735    mux1/tehb1/D[24]
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.043     3.778 r  mux1/tehb1/q1_reg_i_8/O
                         net (fo=1, routed)           0.521     4.299    muli0/multiply_unit/b[24]
    DSP48_X2Y41          DSP48E1                                      r  muli0/multiply_unit/q1_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=864, unset)          1.162     5.162    muli0/multiply_unit/clk
    DSP48_X2Y41          DSP48E1                                      r  muli0/multiply_unit/q1_reg/CLK
                         clock pessimism              0.106     5.268    
                         clock uncertainty           -0.035     5.232    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317     4.915    muli0/multiply_unit/q1_reg
  -------------------------------------------------------------------
                         required time                          4.915    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                  0.616    




