==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:60:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:60:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:61:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:61:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:61:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224880 ; free virtual = 254994
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224880 ; free virtual = 254994
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224879 ; free virtual = 254993
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224878 ; free virtual = 254992
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_57_3 (reuse_test/main.cpp:60)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_57_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_57_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224862 ; free virtual = 254976
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:41:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:42:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224800 ; free virtual = 254915
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_57_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_57_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_57_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.98 seconds; current allocated memory: 224.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 225.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln35_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
WARNING: [HLS 200-880] The II Violation in module 'conv' (Loop: VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('local_c_addr_1_write_ln41', reuse_test/main.cpp:41->reuse_test/main.cpp:60) of variable 'add_ln41_1', reuse_test/main.cpp:41->reuse_test/main.cpp:60 on array 'local_c', reuse_test/main.cpp:34->reuse_test/main.cpp:60 and 'load' operation ('local_c_load', reuse_test/main.cpp:41->reuse_test/main.cpp:60) on array 'local_c', reuse_test/main.cpp:34->reuse_test/main.cpp:60.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:60) and wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:60).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_57_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_57_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
WARNING: [HLS 207-1017] unknown pragma ignored: reuse_test/main.cpp:25:9
WARNING: [HLS 207-1017] unknown pragma ignored: reuse_test/main.cpp:39:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224823 ; free virtual = 254941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224823 ; free virtual = 254941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224821 ; free virtual = 254939
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224821 ; free virtual = 254939
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (reuse_test/main.cpp:38) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_59_3 (reuse_test/main.cpp:62)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_59_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_59_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224804 ; free virtual = 254922
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (reuse_test/main.cpp:37:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (reuse_test/main.cpp:36:27) in function 'conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:44:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224742 ; free virtual = 254860
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_59_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.88 seconds; current allocated memory: 224.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 224.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 225.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
WARNING: [HLS 200-880] The II Violation in module 'conv' (Loop: VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('local_c_addr_1_write_ln43', reuse_test/main.cpp:43->reuse_test/main.cpp:62) of variable 'add_ln43_1', reuse_test/main.cpp:43->reuse_test/main.cpp:62 on array 'local_c', reuse_test/main.cpp:35->reuse_test/main.cpp:62 and 'load' operation ('local_c_load', reuse_test/main.cpp:43->reuse_test/main.cpp:62) on array 'local_c', reuse_test/main.cpp:35->reuse_test/main.cpp:62.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62) and wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224802 ; free virtual = 254920
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224802 ; free virtual = 254920
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224801 ; free virtual = 254919
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224800 ; free virtual = 254918
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (reuse_test/main.cpp:38) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_59_3 (reuse_test/main.cpp:62)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_59_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_59_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224783 ; free virtual = 254901
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (reuse_test/main.cpp:37:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (reuse_test/main.cpp:36:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C' (reuse_test/main.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:35).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:44:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224722 ; free virtual = 254841
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_59_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.04 seconds; current allocated memory: 224.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 225.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62) and wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 227.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
WARNING: [HLS 207-1599] unexpected pragma parameter 'type': reuse_test/main.cpp:25:35
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224781 ; free virtual = 254899
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224781 ; free virtual = 254899
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224779 ; free virtual = 254897
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224779 ; free virtual = 254897
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (reuse_test/main.cpp:38) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_59_3 (reuse_test/main.cpp:62)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_59_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_59_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224762 ; free virtual = 254880
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (reuse_test/main.cpp:37:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (reuse_test/main.cpp:36:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:35).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:44:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224701 ; free virtual = 254820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_59_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.03 seconds; current allocated memory: 224.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 225.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62) and wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224773 ; free virtual = 254892
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224773 ; free virtual = 254892
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224772 ; free virtual = 254891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224772 ; free virtual = 254890
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (reuse_test/main.cpp:38) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (reuse_test/main.cpp:25) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_59_3 (reuse_test/main.cpp:62)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_59_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_59_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224755 ; free virtual = 254874
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (reuse_test/main.cpp:24:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (reuse_test/main.cpp:37:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (reuse_test/main.cpp:36:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C' (reuse_test/main.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:35).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:44:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224694 ; free virtual = 254812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_59_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 224.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 225.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_24_1_VITIS_LOOP_25_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62) and wire read on port 'C' (reuse_test/main.cpp:28->reuse_test/main.cpp:62).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 226.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_59_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_59_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224768 ; free virtual = 254887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224768 ; free virtual = 254887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224766 ; free virtual = 254885
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224766 ; free virtual = 254885
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (reuse_test/main.cpp:40) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (reuse_test/main.cpp:26) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_61_3 (reuse_test/main.cpp:64)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_61_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_61_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224749 ; free virtual = 254868
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_1' (reuse_test/main.cpp:24:27) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (reuse_test/main.cpp:39:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (reuse_test/main.cpp:38:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C' (reuse_test/main.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C' (reuse_test/main.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C' (reuse_test/main.cpp:22).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:37).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:46:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224688 ; free virtual = 254807
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_61_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_61_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.94 seconds; current allocated memory: 224.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 224.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 225.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_26_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:30->reuse_test/main.cpp:64) and wire read on port 'C' (reuse_test/main.cpp:30->reuse_test/main.cpp:64).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 226.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 226.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_61_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_61_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:61:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:61:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:63:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224739 ; free virtual = 254858
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224739 ; free virtual = 254858
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224738 ; free virtual = 254857
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224737 ; free virtual = 254856
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_58_3 (reuse_test/main.cpp:61)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_58_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_58_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224721 ; free virtual = 254840
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:34).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:43:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224660 ; free virtual = 254779
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_58_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_58_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 224.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 225.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln35_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:61) and wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:61).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 226.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_58_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_58_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:61:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:62:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:23
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224541 ; free virtual = 254811
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224541 ; free virtual = 254811
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224539 ; free virtual = 254809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224539 ; free virtual = 254809
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_55_3 (reuse_test/main.cpp:57)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_55_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_55_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224521 ; free virtual = 254791
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:34).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:43:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224461 ; free virtual = 254731
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_55_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_55_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 224.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 225.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln35_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:57) and wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:57).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_55_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_55_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_55_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 230.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 234.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224514 ; free virtual = 254793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224514 ; free virtual = 254793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224513 ; free virtual = 254792
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224512 ; free virtual = 254791
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_58_3 (reuse_test/main.cpp:58)  of function 'region'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_58_3 at reuse_test/main.cpp:58 in function 'region': unexpected instruction at reuse_test/main.cpp:58:50  ''. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_58_3 at reuse_test/main.cpp:58 in function 'region': unexpected instruction at reuse_test/main.cpp:59:9  ''. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_58_3 at reuse_test/main.cpp:58 in function 'region': unexpected instruction at reuse_test/main.cpp:60:9  ''. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_58_3 at reuse_test/main.cpp:58 in function 'region': unexpected instruction at reuse_test/main.cpp:58:50  ''. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_58_3 at reuse_test/main.cpp:58 in function 'region': unexpected instruction at reuse_test/main.cpp:59:9  ''. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_58_3 at reuse_test/main.cpp:58 in function 'region': unexpected instruction at reuse_test/main.cpp:60:9  ''. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_58_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_58_3.entry7'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224494 ; free virtual = 254773
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'a_buf' (reuse_test/main.cpp:53).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'b_buf' (reuse_test/main.cpp:54).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c_buf' (reuse_test/main.cpp:55).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:34).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:43:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224450 ; free virtual = 254729
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_58_3.entry7' to 'dataflow_in_loop_VITIS_LOOP_58_3_entry7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3_entry7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 204.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 204.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 205.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 205.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 205.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 205.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln35_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 206.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 206.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:58) and wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:58).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 206.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 207.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 207.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 208.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_58_3_entry7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_58_3_entry7'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 208.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224488 ; free virtual = 254775
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224488 ; free virtual = 254775
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224486 ; free virtual = 254774
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224486 ; free virtual = 254774
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_58_3 (reuse_test/main.cpp:58)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_58_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_58_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224469 ; free virtual = 254756
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:34).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:43:22)
WARNING: [HLS 200-1449] Process store_c has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224408 ; free virtual = 254695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_58_3.entry8' to 'dataflow_in_loop_VITIS_LOOP_58_3_entry8'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.17 seconds; current allocated memory: 224.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 225.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln35_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 226.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_23_1_VITIS_LOOP_24_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:58) and wire read on port 'C' (reuse_test/main.cpp:27->reuse_test/main.cpp:58).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_58_3_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_58_3_entry8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224482 ; free virtual = 254761
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224482 ; free virtual = 254761
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224480 ; free virtual = 254759
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224480 ; free virtual = 254759
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_58_3 (reuse_test/main.cpp:58)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_58_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_58_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224463 ; free virtual = 254742
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:34).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224401 ; free virtual = 254681
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_58_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_58_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.04 seconds; current allocated memory: 223.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 224.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln35_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 226.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_58_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_58_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 228.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:64:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:65:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:66:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:12:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224455 ; free virtual = 254733
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224455 ; free virtual = 254733
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224454 ; free virtual = 254732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224453 ; free virtual = 254731
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (reuse_test/main.cpp:14) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (reuse_test/main.cpp:24) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_58_3 (reuse_test/main.cpp:58)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_58_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_58_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224436 ; free virtual = 254714
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (reuse_test/main.cpp:23:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (reuse_test/main.cpp:13:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:34).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:17:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:7:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224374 ; free virtual = 254653
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_58_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_58_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.04 seconds; current allocated memory: 223.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 223.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln35_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_58_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_58_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 228.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:13:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224437 ; free virtual = 254716
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224437 ; free virtual = 254716
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224435 ; free virtual = 254714
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224435 ; free virtual = 254714
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (reuse_test/main.cpp:40) in function 'conv' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_61_3 (reuse_test/main.cpp:61)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_61_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_61_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224417 ; free virtual = 254696
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (reuse_test/main.cpp:25:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (reuse_test/main.cpp:14:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (reuse_test/main.cpp:39:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (reuse_test/main.cpp:38:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:37).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:19:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:8:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:46:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224356 ; free virtual = 254635
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_61_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.04 seconds; current allocated memory: 223.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 223.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 226.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 226.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 226.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 229.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 233.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_61_3' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:13:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224408 ; free virtual = 254687
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224408 ; free virtual = 254687
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224406 ; free virtual = 254686
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224406 ; free virtual = 254685
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (reuse_test/main.cpp:15) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (reuse_test/main.cpp:40) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (reuse_test/main.cpp:26) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_61_3 (reuse_test/main.cpp:61)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_61_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_61_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224388 ; free virtual = 254667
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (reuse_test/main.cpp:25:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (reuse_test/main.cpp:14:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (reuse_test/main.cpp:39:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (reuse_test/main.cpp:38:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:37).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:19:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:8:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:46:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224327 ; free virtual = 254606
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_61_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.08 seconds; current allocated memory: 223.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 224.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 226.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 226.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 226.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 227.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 227.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:13:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224380 ; free virtual = 254668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224380 ; free virtual = 254668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224378 ; free virtual = 254667
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224378 ; free virtual = 254667
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (reuse_test/main.cpp:15) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (reuse_test/main.cpp:40) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (reuse_test/main.cpp:26) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_61_3 (reuse_test/main.cpp:61)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_61_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_61_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224361 ; free virtual = 254649
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (reuse_test/main.cpp:25:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (reuse_test/main.cpp:14:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (reuse_test/main.cpp:39:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (reuse_test/main.cpp:38:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:37).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:19:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:8:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:46:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224300 ; free virtual = 254588
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_61_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 223.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 224.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 228.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 230.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 230.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 231.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 232.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 234.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 235.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 235.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 235.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 235.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 235.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 236.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 259.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 263.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 16441 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:13:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224087 ; free virtual = 254634
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224087 ; free virtual = 254634
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224086 ; free virtual = 254633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224086 ; free virtual = 254633
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (reuse_test/main.cpp:15) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (reuse_test/main.cpp:40) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (reuse_test/main.cpp:26) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_61_3 (reuse_test/main.cpp:61)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_61_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_61_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224067 ; free virtual = 254614
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (reuse_test/main.cpp:25:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (reuse_test/main.cpp:14:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (reuse_test/main.cpp:39:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (reuse_test/main.cpp:38:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:37).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:19:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:8:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:46:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224006 ; free virtual = 254553
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_61_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.06 seconds; current allocated memory: 223.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 228.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 228.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 229.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 231.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:67:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:68:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:69:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:70:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:13:92
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:66:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224229 ; free virtual = 254602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224229 ; free virtual = 254602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224228 ; free virtual = 254601
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224228 ; free virtual = 254601
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_4_2' (reuse_test/main.cpp:4) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (reuse_test/main.cpp:15) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (reuse_test/main.cpp:40) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (reuse_test/main.cpp:26) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_61_3 (reuse_test/main.cpp:61)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_61_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_61_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224210 ; free virtual = 254582
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (reuse_test/main.cpp:25:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (reuse_test/main.cpp:14:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_3_1' (reuse_test/main.cpp:3:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (reuse_test/main.cpp:39:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (reuse_test/main.cpp:38:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:37).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:19:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:8:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:46:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224149 ; free virtual = 254521
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_61_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.23 seconds; current allocated memory: 223.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1_VITIS_LOOP_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 227.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 228.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 228.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_61_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_61_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_61_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 231.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:71:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:71:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:72:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:72:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:72:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:73:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:73:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:73:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:74:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:74:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:14:92
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:70:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224187 ; free virtual = 254560
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224187 ; free virtual = 254560
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224185 ; free virtual = 254558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224185 ; free virtual = 254558
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_2' (reuse_test/main.cpp:5) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_2' (reuse_test/main.cpp:17) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (reuse_test/main.cpp:44) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (reuse_test/main.cpp:29) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_65_3 (reuse_test/main.cpp:65)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_65_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_65_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224167 ; free virtual = 254541
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (reuse_test/main.cpp:28:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (reuse_test/main.cpp:16:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_4_1' (reuse_test/main.cpp:4:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_2' (reuse_test/main.cpp:43:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (reuse_test/main.cpp:42:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:41).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:21:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:9:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:49:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:50:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224106 ; free virtual = 254479
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_65_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_65_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_65_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.13 seconds; current allocated memory: 223.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1_VITIS_LOOP_5_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 227.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 228.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 228.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_65_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 229.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 230.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_65_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_65_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:71:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:71:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:72:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:72:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:72:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:73:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:73:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:73:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:74:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:74:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:14:92
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:70:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224168 ; free virtual = 254541
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224168 ; free virtual = 254541
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224166 ; free virtual = 254540
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224166 ; free virtual = 254540
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_2' (reuse_test/main.cpp:5) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_2' (reuse_test/main.cpp:17) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (reuse_test/main.cpp:44) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (reuse_test/main.cpp:29) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_65_3 (reuse_test/main.cpp:65)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_65_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_65_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224148 ; free virtual = 254522
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (reuse_test/main.cpp:28:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (reuse_test/main.cpp:16:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_4_1' (reuse_test/main.cpp:4:26) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_2' (reuse_test/main.cpp:43:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (reuse_test/main.cpp:42:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:41).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:21:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:9:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:49:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:50:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224087 ; free virtual = 254461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_65_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_65_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_65_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.2 seconds; current allocated memory: 223.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1_VITIS_LOOP_5_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 225.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 228.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 228.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_65_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 230.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 230.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_65_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_65_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:86:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:86:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:87:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:87:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:87:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:88:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:88:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:88:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:89:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:89:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:106
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:85:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:33:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int)' (reuse_test/main.cpp:52:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int)' (reuse_test/main.cpp:68:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int)' (reuse_test/main.cpp:53:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:38:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:75:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:76:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:77:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224033 ; free virtual = 254412
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224033 ; free virtual = 254412
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224030 ; free virtual = 254409
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224028 ; free virtual = 254407
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (reuse_test/main.cpp:40) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (reuse_test/main.cpp:58) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (reuse_test/main.cpp:26) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:75) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:76) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:77) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_80_3 (reuse_test/main.cpp:80)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_80_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_80_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 224003 ; free virtual = 254383
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (reuse_test/main.cpp:39:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (reuse_test/main.cpp:25:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (reuse_test/main.cpp:57:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (reuse_test/main.cpp:56:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:55).
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:30:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:63:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:64:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223936 ; free virtual = 254315
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_80_3.entry87' to 'dataflow_in_loop_VITIS_LOOP_80_3_entry87'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_80_3_entry87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.46 seconds; current allocated memory: 259.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 259.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 260.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 261.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 262.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 265.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln56_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 268.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 272.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 273.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 274.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_80_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 275.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 275.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 275.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 275.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 275.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 275.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 275.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 276.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_80_3_entry87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_80_3_entry87'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 276.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 294.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6439 from HDL expression: (~((1'b0 == a_buf_s_empty_n) | (tilenumc_out_full_n == 1'b0) | (tilen_out_full_n == 1'b0) | (tilenumc_empty_n == 1'b0) | (tilenuma_empty_n == 1'b0) | (tilen_empty_n == 1'b0) | (b_buf_s_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 305.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 321.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_80_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_80_3'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 327.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 327.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc7'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 328.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 329.049 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_conv_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c1_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilen_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c2_U(region_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_buf_U(region_fifo_w3200_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c3_U(region_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:88:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:88:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:89:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:89:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:89:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:114
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:87:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:35:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int)' (reuse_test/main.cpp:54:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int)' (reuse_test/main.cpp:70:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int)' (reuse_test/main.cpp:55:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:77:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:78:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:79:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223807 ; free virtual = 254206
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223807 ; free virtual = 254206
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223802 ; free virtual = 254200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223799 ; free virtual = 254197
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (reuse_test/main.cpp:42) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_3' (reuse_test/main.cpp:60) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (reuse_test/main.cpp:27) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:77) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:78) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:79) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_82_3 (reuse_test/main.cpp:82)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_82_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_82_3.entry11'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223774 ; free virtual = 254172
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (reuse_test/main.cpp:41:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (reuse_test/main.cpp:26:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_2' (reuse_test/main.cpp:59:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (reuse_test/main.cpp:58:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:57).
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:65:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:66:27)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_82_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223705 ; free virtual = 254104
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_82_3.entry117' to 'dataflow_in_loop_VITIS_LOOP_82_3_entry117'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_82_3_entry117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.11 seconds; current allocated memory: 241.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 241.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 242.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 244.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 246.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2_VITIS_LOOP_60_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 248.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 252.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 253.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 255.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_82_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 255.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 255.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 256.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 256.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 256.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 256.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 256.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 257.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_82_3_entry117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_82_3_entry117'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 259.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 273.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6439 from HDL expression: (~((1'b0 == a_buf_s_empty_n) | (tilenumc_out_full_n == 1'b0) | (tilen_out_full_n == 1'b0) | (tilenumc_empty_n == 1'b0) | (tilenuma_empty_n == 1'b0) | (tilen_empty_n == 1'b0) | (b_buf_s_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 283.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 297.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_82_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_82_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 303.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 304.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 305.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 306.409 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_31ns_63_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_4'
INFO: [RTMG 210-278] Implementing memory 'region_conv_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c1_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilen_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'on_c_U(region_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c2_U(region_fifo_w32_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:114
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:89:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:72:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:57:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:79:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:80:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:81:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223757 ; free virtual = 254156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223757 ; free virtual = 254156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223753 ; free virtual = 254152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223752 ; free virtual = 254151
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (reuse_test/main.cpp:42) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (reuse_test/main.cpp:62) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (reuse_test/main.cpp:27) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:79) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:80) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:81) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_84_3 (reuse_test/main.cpp:84)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_84_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_84_3.entry9'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223726 ; free virtual = 254125
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (reuse_test/main.cpp:41:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (reuse_test/main.cpp:26:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_2' (reuse_test/main.cpp:61:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (reuse_test/main.cpp:60:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:59).
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:55:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:57:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:67:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:68:27)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_84_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223660 ; free virtual = 254059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_84_3.entry94' to 'dataflow_in_loop_VITIS_LOOP_84_3_entry94'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_84_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.85 seconds; current allocated memory: 257.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 257.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 258.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 259.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 260.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 264.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 266.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 269.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 270.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 272.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 272.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 273.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 273.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 273.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 273.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 273.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_84_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_84_3_entry94'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 274.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 276.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 291.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 303.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 317.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_84_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 323.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 324.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 325.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 325.766 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_conv_b_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'region_store_c_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c1_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilen_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'on_c_U(region_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'on_c2_U(region_fifo_w31_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c3_U(region_fifo_w32_d3_S)' using Shift Registers.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:114
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:89:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:72:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:57:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:79:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:80:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:81:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223755 ; free virtual = 254117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223755 ; free virtual = 254117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223750 ; free virtual = 254112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223749 ; free virtual = 254111
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (reuse_test/main.cpp:42) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (reuse_test/main.cpp:62) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (reuse_test/main.cpp:27) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:79) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:80) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:81) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_84_3 (reuse_test/main.cpp:84)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_84_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_84_3.entry9'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223725 ; free virtual = 254087
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (reuse_test/main.cpp:41:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (reuse_test/main.cpp:26:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_2' (reuse_test/main.cpp:61:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (reuse_test/main.cpp:60:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:59).
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:55:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:57:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:67:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:68:27)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_84_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223658 ; free virtual = 254020
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:90:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:114
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:89:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:72:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:57:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:79:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:80:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:81:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223750 ; free virtual = 254112
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223750 ; free virtual = 254112
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223746 ; free virtual = 254108
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223745 ; free virtual = 254107
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (reuse_test/main.cpp:42) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (reuse_test/main.cpp:62) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (reuse_test/main.cpp:27) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:79) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:80) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:81) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_84_3 (reuse_test/main.cpp:84)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_84_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_84_3.entry9'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223720 ; free virtual = 254082
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (reuse_test/main.cpp:41:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (reuse_test/main.cpp:26:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_2' (reuse_test/main.cpp:61:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (reuse_test/main.cpp:60:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:59).
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:55:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:57:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:67:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:68:27)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_84_3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223653 ; free virtual = 254016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_84_3.entry94' to 'dataflow_in_loop_VITIS_LOOP_84_3_entry94'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_84_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.72 seconds; current allocated memory: 256.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 256.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 259.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 260.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 263.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 265.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 269.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 270.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 272.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 272.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 272.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 272.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 272.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 272.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 272.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 273.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 273.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_84_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_84_3_entry94'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 273.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 276.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 303.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 316.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_84_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 322.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 323.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 324.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 325.096 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_conv_b_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'region_store_c_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c1_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilen_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'on_c_U(region_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'on_c2_U(region_fifo_w31_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c3_U(region_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_buf_U(region_fifo_w3200_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c4_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilen_c5_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_buf_U(region_fifo_w3200_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:91:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:92:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:93:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'on': reuse_test/main.cpp:22:60
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:114
WARNING: [HLS 207-5324] unused parameter 'on': reuse_test/main.cpp:52:93
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:90:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:73:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int)' (reuse_test/main.cpp:58:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int)' (reuse_test/main.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:80:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:81:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:82:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223761 ; free virtual = 254063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223761 ; free virtual = 254063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223757 ; free virtual = 254059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223755 ; free virtual = 254057
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (reuse_test/main.cpp:42) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_3' (reuse_test/main.cpp:63) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (reuse_test/main.cpp:27) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:80) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:81) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:82) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_85_3 (reuse_test/main.cpp:85)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_85_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_85_3.entry9'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223729 ; free virtual = 254031
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (reuse_test/main.cpp:41:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (reuse_test/main.cpp:26:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (reuse_test/main.cpp:62:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (reuse_test/main.cpp:61:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:60).
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:55:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:58:8)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:68:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:69:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223661 ; free virtual = 253963
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_85_3.entry94' to 'dataflow_in_loop_VITIS_LOOP_85_3_entry94'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_85_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.54 seconds; current allocated memory: 256.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 256.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 258.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 260.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 262.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 265.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1_VITIS_LOOP_62_2_VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 267.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 270.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 272.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 276.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_85_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 277.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 277.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 277.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 277.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 277.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 277.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 277.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_85_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_85_3_entry94'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 290.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 307.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6421 from HDL expression: (~((1'b0 == a_buf_empty_n) | (tilenumc_out_full_n == 1'b0) | (tilen_out_full_n == 1'b0) | (tilenumc_empty_n == 1'b0) | (tilenuma_empty_n == 1'b0) | (tilen_empty_n == 1'b0) | (b_buf_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 319.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 23041 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 350.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_85_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_85_3'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 359.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 360.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 360.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 361.220 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_conv_b_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'region_store_c_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenuma_c1_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilen_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tilenumc_c2_U(region_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_buf_U(region_fifo_w3200_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:95:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:95:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:95:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:36
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:97:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:97:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:97:28
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'onc': reuse_test/main.cpp:8:69
WARNING: [HLS 207-5324] unused parameter 'on': reuse_test/main.cpp:22:78
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:114
WARNING: [HLS 207-5324] unused parameter 'onc': reuse_test/main.cpp:54:102
WARNING: [HLS 207-5324] unused parameter 'on': reuse_test/main.cpp:54:111
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:93:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:76:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:60:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:83:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:84:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:85:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223642 ; free virtual = 253979
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223642 ; free virtual = 253979
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223638 ; free virtual = 253975
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223636 ; free virtual = 253974
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (reuse_test/main.cpp:43) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_3' (reuse_test/main.cpp:65) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (reuse_test/main.cpp:27) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:83) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:84) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:85) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_88_3 (reuse_test/main.cpp:88)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_88_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_88_3.entry9'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223605 ; free virtual = 253943
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (reuse_test/main.cpp:42:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (reuse_test/main.cpp:26:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_2' (reuse_test/main.cpp:64:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (reuse_test/main.cpp:63:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:57:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:60:8)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:71:27)
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223538 ; free virtual = 253876
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_88_3.entry94' to 'dataflow_in_loop_VITIS_LOOP_88_3_entry94'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_88_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.7 seconds; current allocated memory: 256.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 256.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 258.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 261.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 265.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_64_2_VITIS_LOOP_65_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 267.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 271.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 273.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 277.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_88_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 278.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 278.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_88_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_88_3_entry94'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 279.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 291.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 308.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6518 from HDL expression: (~((1'b0 == a_buf_empty_n) | (tilenumc_out_full_n == 1'b0) | (tilenuma_out_full_n == 1'b0) | (tilen_out_full_n == 1'b0) | (ona_out_full_n == 1'b0) | (tilenumc_empty_n == 1'b0) | (tilenuma_empty_n == 1'b0) | (tilen_empty_n == 1'b0) | (ona_empty_n == 1'b0) | (b_buf_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 320.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 23041 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 351.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_88_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_88_3'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 360.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 361.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 362.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 363.112 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:94:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:95:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:95:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:95:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:96:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:97:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:97:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:97:33
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'onc': reuse_test/main.cpp:8:69
WARNING: [HLS 207-5324] unused parameter 'on': reuse_test/main.cpp:22:78
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:22:114
WARNING: [HLS 207-5324] unused parameter 'onc': reuse_test/main.cpp:54:102
WARNING: [HLS 207-5324] unused parameter 'on': reuse_test/main.cpp:54:111
WARNING: [HLS 207-1603] '#pragma HLS interface' can only be applied inside function body: reuse_test/main.cpp:93:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:76:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:60:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:83:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:84:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:85:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223621 ; free virtual = 253959
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223621 ; free virtual = 253959
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223617 ; free virtual = 253955
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223616 ; free virtual = 253954
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (reuse_test/main.cpp:43) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_3' (reuse_test/main.cpp:65) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (reuse_test/main.cpp:27) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:83) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:84) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:85) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_88_3 (reuse_test/main.cpp:88)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_88_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_88_3.entry9'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223591 ; free virtual = 253929
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (reuse_test/main.cpp:42:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (reuse_test/main.cpp:26:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_2' (reuse_test/main.cpp:64:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (reuse_test/main.cpp:63:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:16:26)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:57:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:60:8)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:71:27)
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223524 ; free virtual = 253862
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_88_3.entry94' to 'dataflow_in_loop_VITIS_LOOP_88_3_entry94'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_88_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.69 seconds; current allocated memory: 256.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 256.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 261.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 262.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 265.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_64_2_VITIS_LOOP_65_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 267.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 271.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 273.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 277.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_88_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 278.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 278.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 278.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 278.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 279.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_88_3_entry94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_88_3_entry94'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 279.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 291.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 308.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6518 from HDL expression: (~((1'b0 == a_buf_empty_n) | (tilenumc_out_full_n == 1'b0) | (tilenuma_out_full_n == 1'b0) | (tilen_out_full_n == 1'b0) | (ona_out_full_n == 1'b0) | (tilenumc_empty_n == 1'b0) | (tilenuma_empty_n == 1'b0) | (tilen_empty_n == 1'b0) | (ona_empty_n == 1'b0) | (b_buf_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 320.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 23041 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 351.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_88_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_88_3'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 360.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 361.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 362.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 363.112 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:29:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:51:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:23:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:80:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:99:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:83:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:109:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:110:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:111:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223554 ; free virtual = 253852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223554 ; free virtual = 253852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223549 ; free virtual = 253846
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223548 ; free virtual = 253845
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_5' (reuse_test/main.cpp:59) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_6' (reuse_test/main.cpp:88) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_5' (reuse_test/main.cpp:16) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_5' (reuse_test/main.cpp:37) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:109) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:110) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:111) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223520 ; free virtual = 253817
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_4' (reuse_test/main.cpp:58:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_3' (reuse_test/main.cpp:55:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_2' (reuse_test/main.cpp:54:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (reuse_test/main.cpp:53:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (reuse_test/main.cpp:36:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_3' (reuse_test/main.cpp:33:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (reuse_test/main.cpp:32:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (reuse_test/main.cpp:31:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_4' (reuse_test/main.cpp:15:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_3' (reuse_test/main.cpp:13:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_5' (reuse_test/main.cpp:87:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_4' (reuse_test/main.cpp:86:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_3' (reuse_test/main.cpp:78:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_2' (reuse_test/main.cpp:77:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (reuse_test/main.cpp:76:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:20:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:93:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:94:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:80:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:83:8)
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for region due to region.entry64 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223477 ; free virtual = 253775
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.89 seconds; current allocated memory: 262.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 264.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 267.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 268.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 271.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4_VITIS_LOOP_87_5_VITIS_LOOP_88_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 274.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 277.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_4_VITIS_LOOP_59_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 279.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 284.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 284.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 285.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 297.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 315.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln76_fu_2285_p2 == 1'd0)) | ((icmp_ln76_fu_2285_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln76_fu_2285_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:29:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:51:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:23:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:80:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:99:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:83:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:109:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:110:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:111:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223541 ; free virtual = 253838
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223541 ; free virtual = 253838
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223536 ; free virtual = 253833
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223534 ; free virtual = 253832
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_5' (reuse_test/main.cpp:59) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_6' (reuse_test/main.cpp:88) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_5' (reuse_test/main.cpp:16) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_5' (reuse_test/main.cpp:37) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:109) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:110) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:111) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223508 ; free virtual = 253805
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_4' (reuse_test/main.cpp:58:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_3' (reuse_test/main.cpp:55:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_2' (reuse_test/main.cpp:54:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (reuse_test/main.cpp:53:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (reuse_test/main.cpp:36:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_3' (reuse_test/main.cpp:33:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (reuse_test/main.cpp:32:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (reuse_test/main.cpp:31:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_4' (reuse_test/main.cpp:15:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_3' (reuse_test/main.cpp:13:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_5' (reuse_test/main.cpp:87:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_4' (reuse_test/main.cpp:86:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_3' (reuse_test/main.cpp:78:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_2' (reuse_test/main.cpp:77:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (reuse_test/main.cpp:76:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:20:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:93:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:94:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:80:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:83:8)
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for region due to region.entry64 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223465 ; free virtual = 253763
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.38 seconds; current allocated memory: 262.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 264.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 267.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 268.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 271.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4_VITIS_LOOP_87_5_VITIS_LOOP_88_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 274.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 277.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_4_VITIS_LOOP_59_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 279.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 284.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 284.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 285.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 297.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 315.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln76_fu_2283_p2 == 1'd0)) | ((icmp_ln76_fu_2283_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln76_fu_2283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:29:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:51:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:23:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:81:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:100:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:113:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:114:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:115:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223453 ; free virtual = 253751
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223453 ; free virtual = 253751
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223448 ; free virtual = 253746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223444 ; free virtual = 253742
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (reuse_test/main.cpp:60) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_6' (reuse_test/main.cpp:89) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_5' (reuse_test/main.cpp:16) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_5' (reuse_test/main.cpp:37) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223415 ; free virtual = 253714
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (reuse_test/main.cpp:59:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_3' (reuse_test/main.cpp:56:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_2' (reuse_test/main.cpp:55:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (reuse_test/main.cpp:54:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (reuse_test/main.cpp:36:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_3' (reuse_test/main.cpp:33:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (reuse_test/main.cpp:32:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (reuse_test/main.cpp:31:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_4' (reuse_test/main.cpp:15:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_3' (reuse_test/main.cpp:13:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_5' (reuse_test/main.cpp:88:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_4' (reuse_test/main.cpp:87:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_3' (reuse_test/main.cpp:79:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_2' (reuse_test/main.cpp:78:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (reuse_test/main.cpp:77:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem2' (reuse_test/main.cpp:41:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem1' (reuse_test/main.cpp:20:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:20:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:94:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:95:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:81:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:84:8)
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for region due to region.entry6 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223371 ; free virtual = 253670
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry6' to 'region_entry6'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.4 seconds; current allocated memory: 263.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 264.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 265.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 269.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 270.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 274.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4_VITIS_LOOP_88_5_VITIS_LOOP_89_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 276.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 279.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_60_5'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 281.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 286.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 286.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 287.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry6'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 288.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 301.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 320.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln77_fu_2283_p2 == 1'd0)) | ((icmp_ln77_fu_2283_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln77_fu_2283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 333.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 349.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 359.999 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32s_62_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_urem_64ns_32ns_64_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_62s_32s_62_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32ns_62_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_6'
INFO: [RTMG 210-278] Implementing memory 'region_conv_b_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_store_c_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_c_U(region_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_c_U(region_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(region_fifo_w64_d4_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: reuse_test/main.cpp:114:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: reuse_test/main.cpp:114:15
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: reuse_test/main.cpp:114:27
WARNING: [HLS 214-169] There are a total of 9 such instances of non-canonical statements in the dataflow region: reuse_test/main.cpp:114:3
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file reuse_test/main.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&)' (reuse_test/main.cpp:26:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&)' (reuse_test/main.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:120:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:121:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:122:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223387 ; free virtual = 253686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223387 ; free virtual = 253686
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223381 ; free virtual = 253680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223379 ; free virtual = 253678
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_5' (reuse_test/main.cpp:19) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_5' (reuse_test/main.cpp:40) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:120) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:121) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:122) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'Block_.split1_proc6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223351 ; free virtual = 253650
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:63:28) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:61:6) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:59:29) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_4' (reuse_test/main.cpp:40:29) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_3' (reuse_test/main.cpp:38:7) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (reuse_test/main.cpp:36:29) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (reuse_test/main.cpp:35:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (reuse_test/main.cpp:19:28) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_3' (reuse_test/main.cpp:17:6) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (reuse_test/main.cpp:16:29) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (reuse_test/main.cpp:15:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem2' (reuse_test/main.cpp:44:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem1' (reuse_test/main.cpp:23:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:44:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for region due to Block_.split1_proc6 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223308 ; free virtual = 253607
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc6' to 'Block_split1_proc6'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.99 seconds; current allocated memory: 258.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 258.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 259.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 263.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4_VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 264.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 268.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 270.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 274.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67) and bus request on port 'gem3' (reuse_test/main.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67) and bus request on port 'gem3' (reuse_test/main.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67) and bus request on port 'gem3' (reuse_test/main.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67) and bus request on port 'gem3' (reuse_test/main.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67) and bus request on port 'gem3' (reuse_test/main.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67) and bus request on port 'gem3' (reuse_test/main.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67) and bus request on port 'gem3' (reuse_test/main.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 276.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 280.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 281.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 281.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc6'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 282.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 295.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 315.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2283_p2 == 1'd0)) | ((icmp_ln80_fu_2283_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 327.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 343.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'region/numa_s' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 353.972 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_31ns_32_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_urem_64ns_32ns_64_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_4'
INFO: [RTMG 210-278] Implementing memory 'region_conv_b_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_store_c_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'n_c_U(region_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_iter_c_U(region_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:29:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:51:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:23:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:81:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:100:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:113:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:114:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:115:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223343 ; free virtual = 253642
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223343 ; free virtual = 253642
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223337 ; free virtual = 253636
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223335 ; free virtual = 253634
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (reuse_test/main.cpp:60) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_6' (reuse_test/main.cpp:89) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_5' (reuse_test/main.cpp:16) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_5' (reuse_test/main.cpp:37) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223307 ; free virtual = 253607
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (reuse_test/main.cpp:59:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_3' (reuse_test/main.cpp:56:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_2' (reuse_test/main.cpp:55:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (reuse_test/main.cpp:54:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (reuse_test/main.cpp:36:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_3' (reuse_test/main.cpp:33:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (reuse_test/main.cpp:32:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (reuse_test/main.cpp:31:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_4' (reuse_test/main.cpp:15:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_3' (reuse_test/main.cpp:13:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_2' (reuse_test/main.cpp:12:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (reuse_test/main.cpp:11:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_5' (reuse_test/main.cpp:88:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_4' (reuse_test/main.cpp:87:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_3' (reuse_test/main.cpp:79:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_2' (reuse_test/main.cpp:78:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (reuse_test/main.cpp:77:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem2' (reuse_test/main.cpp:41:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem1' (reuse_test/main.cpp:20:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:20:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:94:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:95:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:81:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223264 ; free virtual = 253563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry6' to 'region_entry6'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.81 seconds; current allocated memory: 263.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 263.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4_VITIS_LOOP_16_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 265.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 269.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 270.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 274.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4_VITIS_LOOP_88_5_VITIS_LOOP_89_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 276.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 279.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_60_5'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_59_4_VITIS_LOOP_60_5): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109) and bus request on port 'gem3' (reuse_test/main.cpp:64->reuse_test/main.cpp:109).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 281.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 286.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 286.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 287.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry6'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 288.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 301.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 320.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln77_fu_2283_p2 == 1'd0)) | ((icmp_ln77_fu_2283_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln77_fu_2283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 333.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 349.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 359.973 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32s_62_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_urem_64ns_32ns_64_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_62s_32s_62_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32ns_62_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_6'
INFO: [RTMG 210-278] Implementing memory 'region_conv_b_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_store_c_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_c_U(region_fifo_w64_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223301 ; free virtual = 253612
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223301 ; free virtual = 253612
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223295 ; free virtual = 253607
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223293 ; free virtual = 253605
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:116) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:117) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:118) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223267 ; free virtual = 253579
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem2' (reuse_test/main.cpp:43:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gem1' (reuse_test/main.cpp:21:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223224 ; free virtual = 253536
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry6' to 'region_entry6'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.44 seconds; current allocated memory: 263.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 264.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 265.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 269.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 270.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 274.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 276.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 279.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112) and bus request on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112) and bus request on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112) and bus request on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112) and bus request on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112) and bus request on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112) and bus request on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112).
WARNING: [HLS 200-880] The II Violation in module 'store_c' (Loop: VITIS_LOOP_62_4_VITIS_LOOP_63_5): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus access on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112) and bus request on port 'gem3' (reuse_test/main.cpp:67->reuse_test/main.cpp:112).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 281.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 286.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 287.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 287.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry6'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 288.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 301.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_32ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 320.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2285_p2 == 1'd0)) | ((icmp_ln80_fu_2285_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2285_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 333.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 349.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/gem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenuma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilenumc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/tilen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numa_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/numc_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'region/n_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'region' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'region'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 360.074 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32ns_64_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_64ns_32ns_96_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32ns_32s_62_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'region_urem_64ns_32ns_64_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_62s_32s_62_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'region_load_a_a_buf_data_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32ns_62_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_7s_7s_7_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'region_mul_32s_32s_32_1_1_Multiplier_6'
INFO: [RTMG 210-278] Implementing memory 'region_conv_b_buf_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_conv_local_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'region_store_c_tmp_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_c_U(region_fifo_w64_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223277 ; free virtual = 253582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223277 ; free virtual = 253582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223272 ; free virtual = 253576
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223270 ; free virtual = 253574
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-805] An internal stream 'a_buf' (reuse_test/main.cpp:116) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'b_buf' (reuse_test/main.cpp:117) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'c_buf' (reuse_test/main.cpp:118) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223243 ; free virtual = 253548
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223200 ; free virtual = 253504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.65 seconds; current allocated memory: 262.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 262.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 264.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 267.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 268.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 271.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 274.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 277.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 279.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 284.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 284.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 285.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 297.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 315.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2285_p2 == 1'd0)) | ((icmp_ln80_fu_2285_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2285_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223226 ; free virtual = 253561
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223226 ; free virtual = 253561
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223221 ; free virtual = 253556
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223219 ; free virtual = 253554
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223193 ; free virtual = 253528
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223150 ; free virtual = 253485
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.66 seconds; current allocated memory: 262.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 264.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 267.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 268.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 271.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 274.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 277.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 279.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 284.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 284.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 285.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 285.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 297.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 315.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2285_p2 == 1'd0)) | ((icmp_ln80_fu_2285_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2285_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 327.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223187 ; free virtual = 253523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223187 ; free virtual = 253523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223181 ; free virtual = 253518
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223178 ; free virtual = 253515
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223150 ; free virtual = 253487
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223107 ; free virtual = 253444
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.55 seconds; current allocated memory: 262.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 264.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 267.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 268.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 271.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 274.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 277.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 279.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 284.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 284.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 285.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 285.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 297.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 315.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2285_p2 == 1'd0)) | ((icmp_ln80_fu_2285_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2285_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:208:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:208:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:23
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:154:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223198 ; free virtual = 253534
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223198 ; free virtual = 253534
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223197 ; free virtual = 253533
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223196 ; free virtual = 253533
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (reuse_test/main.cpp:145) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_2' (reuse_test/main.cpp:156) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_3' (reuse_test/main.cpp:181) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (reuse_test/main.cpp:167) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_202_3 (reuse_test/main.cpp:202)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_202_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_202_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223179 ; free virtual = 253515
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (reuse_test/main.cpp:166:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_1' (reuse_test/main.cpp:155:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_1' (reuse_test/main.cpp:144:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (reuse_test/main.cpp:180:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_1' (reuse_test/main.cpp:179:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:178).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:160:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:149:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:187:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223117 ; free virtual = 253454
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_202_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_202_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_202_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.08 seconds; current allocated memory: 223.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 224.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 224.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln155) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1_VITIS_LOOP_156_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_1_VITIS_LOOP_180_2_VITIS_LOOP_181_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 228.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_167_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 228.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_202_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 229.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 230.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_202_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_202_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:208:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:208:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:208:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:28
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:154:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223230 ; free virtual = 253519
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223230 ; free virtual = 253519
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223229 ; free virtual = 253517
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223228 ; free virtual = 253517
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_2' (reuse_test/main.cpp:145) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_2' (reuse_test/main.cpp:156) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_3' (reuse_test/main.cpp:181) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (reuse_test/main.cpp:167) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_202_3 (reuse_test/main.cpp:202)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_202_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_202_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223211 ; free virtual = 253499
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (reuse_test/main.cpp:166:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_1' (reuse_test/main.cpp:155:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_1' (reuse_test/main.cpp:144:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (reuse_test/main.cpp:180:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_1' (reuse_test/main.cpp:179:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:178).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:160:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:149:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:187:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223150 ; free virtual = 253438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_202_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_202_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_202_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.08 seconds; current allocated memory: 223.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 224.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln155) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1_VITIS_LOOP_156_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 228.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 230.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_1_VITIS_LOOP_180_2_VITIS_LOOP_181_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 230.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 231.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_167_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 232.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 236.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_202_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 236.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 236.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_202_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_202_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 248.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 261.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 265.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 23041 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223133 ; free virtual = 253454
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223133 ; free virtual = 253454
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223128 ; free virtual = 253449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223127 ; free virtual = 253447
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223100 ; free virtual = 253421
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:30) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223057 ; free virtual = 253378
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.85 seconds; current allocated memory: 262.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 262.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 264.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 267.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 268.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 271.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 274.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 277.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 279.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 284.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 284.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 285.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 285.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 297.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 315.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2285_p2 == 1'd0)) | ((icmp_ln80_fu_2285_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2285_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223079 ; free virtual = 253409
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223079 ; free virtual = 253409
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223075 ; free virtual = 253405
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223073 ; free virtual = 253403
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223046 ; free virtual = 253377
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223003 ; free virtual = 253334
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.38 seconds; current allocated memory: 264.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 265.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 269.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 273.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 275.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 279.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 281.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 286.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 286.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 287.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 300.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 317.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2342_p2 == 1'd0)) | ((icmp_ln80_fu_2342_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:116:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223082 ; free virtual = 253382
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223082 ; free virtual = 253382
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223076 ; free virtual = 253376
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223074 ; free virtual = 253374
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (reuse_test/main.cpp:92) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223046 ; free virtual = 253346
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (reuse_test/main.cpp:91:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (reuse_test/main.cpp:90:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_3' (reuse_test/main.cpp:82:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (reuse_test/main.cpp:81:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (reuse_test/main.cpp:80:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:97:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:98:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:84:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:87:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223003 ; free virtual = 253304
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.84 seconds; current allocated memory: 264.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 265.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 269.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 273.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 275.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 279.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 281.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 286.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 286.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 287.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 299.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 317.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln80_fu_2332_p2 == 1'd0)) | ((icmp_ln80_fu_2332_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln80_fu_2332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:85:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:104:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:88:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:119:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223025 ; free virtual = 253350
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223025 ; free virtual = 253350
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223019 ; free virtual = 253345
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223017 ; free virtual = 253343
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_6' (reuse_test/main.cpp:93) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222990 ; free virtual = 253316
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_5' (reuse_test/main.cpp:92:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_4' (reuse_test/main.cpp:91:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_3' (reuse_test/main.cpp:83:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_2' (reuse_test/main.cpp:82:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (reuse_test/main.cpp:81:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:85:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:88:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222947 ; free virtual = 253273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.94 seconds; current allocated memory: 264.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 265.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 268.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 273.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_4_VITIS_LOOP_92_5_VITIS_LOOP_93_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 275.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 279.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1000.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 281.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 289.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 289.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 290.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 290.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 302.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 320.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln81_fu_2332_p2 == 1'd0)) | ((icmp_ln81_fu_2332_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln81_fu_2332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:212:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:212:28
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:155:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223031 ; free virtual = 253372
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223031 ; free virtual = 253372
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223030 ; free virtual = 253371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223028 ; free virtual = 253370
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_146_2' (reuse_test/main.cpp:146) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_2' (reuse_test/main.cpp:157) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_3' (reuse_test/main.cpp:182) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (reuse_test/main.cpp:168) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_203_3 (reuse_test/main.cpp:203)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_203_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_203_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 223010 ; free virtual = 253352
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_1' (reuse_test/main.cpp:167:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_156_1' (reuse_test/main.cpp:156:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_1' (reuse_test/main.cpp:145:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_2' (reuse_test/main.cpp:181:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_1' (reuse_test/main.cpp:180:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:179).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:161:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:150:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:187:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:188:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222949 ; free virtual = 253290
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_203_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_203_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_203_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.16 seconds; current allocated memory: 223.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln145) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1_VITIS_LOOP_146_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 224.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 227.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_1_VITIS_LOOP_157_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 228.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 230.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln180_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1_VITIS_LOOP_181_2_VITIS_LOOP_182_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 230.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 231.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1_VITIS_LOOP_168_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 232.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 236.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_203_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 236.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 236.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 237.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_203_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_203_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 248.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 261.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 265.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 23041 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:85:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:104:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:88:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:119:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222965 ; free virtual = 253306
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222965 ; free virtual = 253306
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222960 ; free virtual = 253301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222958 ; free virtual = 253298
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_6' (reuse_test/main.cpp:93) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222930 ; free virtual = 253271
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_5' (reuse_test/main.cpp:92:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_4' (reuse_test/main.cpp:91:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_3' (reuse_test/main.cpp:83:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_2' (reuse_test/main.cpp:82:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (reuse_test/main.cpp:81:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:85:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:88:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222886 ; free virtual = 253227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.59 seconds; current allocated memory: 264.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 264.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 265.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 269.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 273.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_4_VITIS_LOOP_92_5_VITIS_LOOP_93_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 275.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 279.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1000.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 281.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 289.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 289.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 290.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 290.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 302.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 320.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln81_fu_2332_p2 == 1'd0)) | ((icmp_ln81_fu_2332_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln81_fu_2332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:209:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:210:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:211:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:212:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:212:28
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:155:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222505 ; free virtual = 252846
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222505 ; free virtual = 252846
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222503 ; free virtual = 252845
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222503 ; free virtual = 252845
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_146_2' (reuse_test/main.cpp:146) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_2' (reuse_test/main.cpp:157) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_3' (reuse_test/main.cpp:182) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (reuse_test/main.cpp:168) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_203_3 (reuse_test/main.cpp:203)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_203_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_203_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222485 ; free virtual = 252827
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_1' (reuse_test/main.cpp:167:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_156_1' (reuse_test/main.cpp:156:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_1' (reuse_test/main.cpp:145:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_2' (reuse_test/main.cpp:181:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_1' (reuse_test/main.cpp:180:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:179).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:161:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:150:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:187:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:188:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222423 ; free virtual = 252766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_203_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_203_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_203_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.06 seconds; current allocated memory: 223.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln145) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1_VITIS_LOOP_146_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 224.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 227.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_1_VITIS_LOOP_157_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 228.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 230.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln180_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1_VITIS_LOOP_181_2_VITIS_LOOP_182_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 230.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 231.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1_VITIS_LOOP_168_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 232.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 236.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_203_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 236.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 236.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 237.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_203_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_203_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 248.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 261.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 265.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 23041 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:30:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:53:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:46:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:85:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:104:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:88:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:118:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:119:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222456 ; free virtual = 252797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222456 ; free virtual = 252797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222451 ; free virtual = 252792
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222450 ; free virtual = 252791
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_5' (reuse_test/main.cpp:63) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_6' (reuse_test/main.cpp:93) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (reuse_test/main.cpp:17) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_5' (reuse_test/main.cpp:39) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222424 ; free virtual = 252765
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_4' (reuse_test/main.cpp:62:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_59_3' (reuse_test/main.cpp:59:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (reuse_test/main.cpp:58:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (reuse_test/main.cpp:57:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (reuse_test/main.cpp:38:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_3' (reuse_test/main.cpp:35:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (reuse_test/main.cpp:34:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (reuse_test/main.cpp:33:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_5' (reuse_test/main.cpp:92:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_4' (reuse_test/main.cpp:91:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_3' (reuse_test/main.cpp:83:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_2' (reuse_test/main.cpp:82:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (reuse_test/main.cpp:81:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:43:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:21:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:85:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:88:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222381 ; free virtual = 252722
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.13 seconds; current allocated memory: 264.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 265.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 269.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_4_VITIS_LOOP_39_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 270.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 273.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_4_VITIS_LOOP_92_5_VITIS_LOOP_93_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 275.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 279.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4_VITIS_LOOP_63_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1000.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 281.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 289.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 289.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 290.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 290.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 302.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 320.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln81_fu_2332_p2 == 1'd0)) | ((icmp_ln81_fu_2332_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln81_fu_2332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:32:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:57:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:26:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:50:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:91:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:114:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:94:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:127:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:128:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:129:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222413 ; free virtual = 252758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222413 ; free virtual = 252758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222408 ; free virtual = 252754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222407 ; free virtual = 252752
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_5' (reuse_test/main.cpp:68) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_6' (reuse_test/main.cpp:101) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (reuse_test/main.cpp:18) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_5' (reuse_test/main.cpp:42) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222378 ; free virtual = 252724
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_4' (reuse_test/main.cpp:66:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (reuse_test/main.cpp:63:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (reuse_test/main.cpp:62:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (reuse_test/main.cpp:61:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_4' (reuse_test/main.cpp:40:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_5' (reuse_test/main.cpp:99:27) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_4' (reuse_test/main.cpp:97:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_3' (reuse_test/main.cpp:89:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (reuse_test/main.cpp:88:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (reuse_test/main.cpp:87:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:47:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:108:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:109:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:91:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:94:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222334 ; free virtual = 252680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.43 seconds; current allocated memory: 264.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 264.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 269.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4_VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 270.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 273.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_4_VITIS_LOOP_99_5_VITIS_LOOP_101_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 437.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 276.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 281.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4_VITIS_LOOP_68_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 985.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 284.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 291.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 291.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 292.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 292.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 304.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 321.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln87_fu_2342_p2 == 1'd0)) | ((icmp_ln87_fu_2342_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln87_fu_2342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:32:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:57:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:26:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:50:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:91:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:114:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:94:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:127:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:128:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:129:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222379 ; free virtual = 252725
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222379 ; free virtual = 252725
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222374 ; free virtual = 252720
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222372 ; free virtual = 252718
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_5' (reuse_test/main.cpp:68) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_6' (reuse_test/main.cpp:101) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (reuse_test/main.cpp:18) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_5' (reuse_test/main.cpp:42) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222343 ; free virtual = 252689
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_4' (reuse_test/main.cpp:66:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (reuse_test/main.cpp:63:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (reuse_test/main.cpp:62:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (reuse_test/main.cpp:61:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_4' (reuse_test/main.cpp:40:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_5' (reuse_test/main.cpp:99:27) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_4' (reuse_test/main.cpp:97:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_3' (reuse_test/main.cpp:89:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (reuse_test/main.cpp:88:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (reuse_test/main.cpp:87:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:47:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:108:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:109:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:91:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:94:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222300 ; free virtual = 252647
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.64 seconds; current allocated memory: 264.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 266.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 269.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4_VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 270.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 273.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_4_VITIS_LOOP_99_5_VITIS_LOOP_101_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 437.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 276.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 281.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4_VITIS_LOOP_68_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 985.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 284.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 291.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 291.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 292.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 292.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 304.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 321.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln87_fu_2342_p2 == 1'd0)) | ((icmp_ln87_fu_2342_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln87_fu_2342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:32:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:57:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:26:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:50:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:91:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:114:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:94:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:127:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:128:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:129:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222360 ; free virtual = 252706
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222360 ; free virtual = 252706
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222354 ; free virtual = 252701
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222352 ; free virtual = 252699
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_5' (reuse_test/main.cpp:68) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_6' (reuse_test/main.cpp:101) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (reuse_test/main.cpp:18) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_5' (reuse_test/main.cpp:42) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222324 ; free virtual = 252671
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_4' (reuse_test/main.cpp:66:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (reuse_test/main.cpp:63:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (reuse_test/main.cpp:62:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (reuse_test/main.cpp:61:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_4' (reuse_test/main.cpp:40:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_5' (reuse_test/main.cpp:99:27) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_4' (reuse_test/main.cpp:97:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_3' (reuse_test/main.cpp:89:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (reuse_test/main.cpp:88:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (reuse_test/main.cpp:87:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:47:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:108:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:109:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:91:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:94:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222278 ; free virtual = 252625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.54 seconds; current allocated memory: 264.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 269.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4_VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 270.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 273.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_4_VITIS_LOOP_99_5_VITIS_LOOP_101_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 437.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 276.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 281.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4_VITIS_LOOP_68_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 985.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 284.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 291.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 291.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 292.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 292.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 304.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 321.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln87_fu_2342_p2 == 1'd0)) | ((icmp_ln87_fu_2342_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln87_fu_2342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:32:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:57:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:26:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:50:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:91:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:114:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:94:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:127:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:128:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:129:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222341 ; free virtual = 252687
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222341 ; free virtual = 252687
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222336 ; free virtual = 252683
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222334 ; free virtual = 252681
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_5' (reuse_test/main.cpp:68) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_6' (reuse_test/main.cpp:101) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (reuse_test/main.cpp:18) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_5' (reuse_test/main.cpp:42) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222307 ; free virtual = 252654
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_4' (reuse_test/main.cpp:66:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (reuse_test/main.cpp:63:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (reuse_test/main.cpp:62:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (reuse_test/main.cpp:61:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_4' (reuse_test/main.cpp:40:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_5' (reuse_test/main.cpp:99:27) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_4' (reuse_test/main.cpp:97:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_3' (reuse_test/main.cpp:89:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (reuse_test/main.cpp:88:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (reuse_test/main.cpp:87:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:47:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:108:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:109:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:91:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:94:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222264 ; free virtual = 252611
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.5 seconds; current allocated memory: 264.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 269.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4_VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 270.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 273.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_4_VITIS_LOOP_99_5_VITIS_LOOP_101_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 437.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 276.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 281.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4_VITIS_LOOP_68_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 985.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 284.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 291.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 291.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 292.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 292.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 304.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 321.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln87_fu_2342_p2 == 1'd0)) | ((icmp_ln87_fu_2342_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln87_fu_2342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:219:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:219:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:219:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:220:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:220:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:221:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:221:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:221:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:222:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:222:28
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:165:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222371 ; free virtual = 252721
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222371 ; free virtual = 252720
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222369 ; free virtual = 252719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222369 ; free virtual = 252718
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_2' (reuse_test/main.cpp:156) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (reuse_test/main.cpp:167) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_3' (reuse_test/main.cpp:192) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_2' (reuse_test/main.cpp:178) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_213_3 (reuse_test/main.cpp:213)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_213_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_213_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222351 ; free virtual = 252701
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_177_1' (reuse_test/main.cpp:177:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (reuse_test/main.cpp:166:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_1' (reuse_test/main.cpp:155:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (reuse_test/main.cpp:191:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_1' (reuse_test/main.cpp:190:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:189).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:171:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:160:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:197:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:198:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222290 ; free virtual = 252640
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_213_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_213_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_213_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.1 seconds; current allocated memory: 223.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln155) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1_VITIS_LOOP_156_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 224.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 227.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_167_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 501.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 228.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 230.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1_VITIS_LOOP_191_2_VITIS_LOOP_192_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 230.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 231.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1_VITIS_LOOP_178_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 701.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 232.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 236.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_213_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 236.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 236.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 237.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_213_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_213_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 248.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 261.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 265.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 23041 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:219:12
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:219:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:219:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:220:15
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:220:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:221:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:221:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:221:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:222:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: reuse_test/main.cpp:222:28
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file reuse_test/main.cpp
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:164:92
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222404 ; free virtual = 252697
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222404 ; free virtual = 252697
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222402 ; free virtual = 252695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222402 ; free virtual = 252695
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_2' (reuse_test/main.cpp:155) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_2' (reuse_test/main.cpp:166) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_3' (reuse_test/main.cpp:191) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (reuse_test/main.cpp:177) in function 'store_c' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_213_3 (reuse_test/main.cpp:213)  of function 'region'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_213_3', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_213_3.entry8'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222384 ; free virtual = 252677
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (reuse_test/main.cpp:176:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_1' (reuse_test/main.cpp:165:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_1' (reuse_test/main.cpp:154:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_2' (reuse_test/main.cpp:190:29) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (reuse_test/main.cpp:189:28) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c' (reuse_test/main.cpp:188).
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf' (reuse_test/main.cpp:170:21)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf' (reuse_test/main.cpp:159:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:197:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf' (reuse_test/main.cpp:198:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222324 ; free virtual = 252617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_213_3.entry83' to 'dataflow_in_loop_VITIS_LOOP_213_3_entry83'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_213_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.17 seconds; current allocated memory: 224.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 224.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1_VITIS_LOOP_155_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 225.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 227.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 228.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 230.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_190_2_VITIS_LOOP_191_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 437.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 231.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 233.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln176) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1_VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 985.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 235.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 241.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_213_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 241.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 242.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 242.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 242.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 243.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_213_3_entry83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_213_3_entry83'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 243.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 253.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 265.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 277.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_c' is 32413 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:32:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:57:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:26:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:50:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:92:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:115:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:95:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:65:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:128:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:129:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:130:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222320 ; free virtual = 252618
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222320 ; free virtual = 252618
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222315 ; free virtual = 252612
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222313 ; free virtual = 252611
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_5' (reuse_test/main.cpp:70) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_6' (reuse_test/main.cpp:102) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (reuse_test/main.cpp:18) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_5' (reuse_test/main.cpp:42) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222287 ; free virtual = 252584
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_4' (reuse_test/main.cpp:68:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (reuse_test/main.cpp:63:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (reuse_test/main.cpp:62:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (reuse_test/main.cpp:61:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_4' (reuse_test/main.cpp:40:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_5' (reuse_test/main.cpp:100:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_4' (reuse_test/main.cpp:98:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_3' (reuse_test/main.cpp:90:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_2' (reuse_test/main.cpp:89:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_1' (reuse_test/main.cpp:88:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:47:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:109:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:110:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:92:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:95:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222243 ; free virtual = 252541
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.2 seconds; current allocated memory: 263.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 264.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 265.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 268.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4_VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 269.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 272.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_4_VITIS_LOOP_100_5_VITIS_LOOP_102_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 437.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 275.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 280.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_4_VITIS_LOOP_70_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 985.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 283.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 290.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 290.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 291.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 291.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 303.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 320.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6274 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln88_fu_2295_p2 == 1'd0)) | ((icmp_ln88_fu_2295_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln88_fu_2295_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'reuse_test/main.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'numa': reuse_test/main.cpp:32:88
WARNING: [HLS 207-5324] unused parameter 'tilenuma': reuse_test/main.cpp:57:61
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_a(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:26:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'load_b(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:50:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read(buf&)' into 'hls::stream<buf, 0>::read()' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:91:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::write(buf const&)' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:114:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'conv(hls::stream<buf, 0>&, hls::stream<buf, 0>&, hls::stream<buf, 0>&, int, int, int, int, int, int)' (reuse_test/main.cpp:94:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::read()' into 'store_c(int volatile*, hls::stream<buf, 0>&, int, int, int, int, int, int, int)' (reuse_test/main.cpp:66:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:127:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:128:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<buf, 0>::stream()' into 'region(int volatile*, int volatile*, int volatile*, int, int, int, int, int, int, int, int, int)' (reuse_test/main.cpp:129:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222221 ; free virtual = 252574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222221 ; free virtual = 252574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222216 ; free virtual = 252568
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222215 ; free virtual = 252567
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_5' (reuse_test/main.cpp:69) in function 'store_c' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_6' (reuse_test/main.cpp:101) in function 'conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_5' (reuse_test/main.cpp:18) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_5' (reuse_test/main.cpp:42) in function 'load_b' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'region'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'region', detected/extracted 5 process function(s): 
	 'region.entry6'
	 'load_a'
	 'load_b'
	 'conv'
	 'store_c'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222187 ; free virtual = 252540
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_4' (reuse_test/main.cpp:67:27) in function 'store_c'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (reuse_test/main.cpp:63:29) in function 'store_c' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_2' (reuse_test/main.cpp:62:28) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (reuse_test/main.cpp:61:27) in function 'store_c'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_4' (reuse_test/main.cpp:40:28) in function 'load_b'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (reuse_test/main.cpp:37:29) in function 'load_b' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (reuse_test/main.cpp:36:28) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (reuse_test/main.cpp:35:27) in function 'load_b'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (reuse_test/main.cpp:16:27) in function 'load_a'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_3' (reuse_test/main.cpp:14:29) in function 'load_a' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (reuse_test/main.cpp:13:28) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (reuse_test/main.cpp:12:27) in function 'load_a'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_5' (reuse_test/main.cpp:99:27) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_4' (reuse_test/main.cpp:97:27) in function 'conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_3' (reuse_test/main.cpp:89:29) in function 'conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (reuse_test/main.cpp:88:28) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (reuse_test/main.cpp:87:27) in function 'conv'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_c'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.data' (/home/sumin/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data.1' (reuse_test/main.cpp:47:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data.1' (reuse_test/main.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'local_c' (reuse_test/main.cpp:108:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buf.data' (reuse_test/main.cpp:109:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a_buf.data' (reuse_test/main.cpp:91:8)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buf.data' (reuse_test/main.cpp:94:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1667.754 ; gain = 1229.770 ; free physical = 222144 ; free virtual = 252497
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'region' ...
WARNING: [SYN 201-103] Legalizing function name 'region.entry64' to 'region_entry64'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.59 seconds; current allocated memory: 264.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 264.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_18_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 266.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 269.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4_VITIS_LOOP_42_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 485.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 270.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 273.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_4_VITIS_LOOP_99_5_VITIS_LOOP_101_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 437.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 276.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 281.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4_VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 985.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 284.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 291.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO a_buf (from load_a_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO b_buf (from load_b_U0 to conv_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 291.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 292.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'region_entry64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'region_entry64'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 292.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 304.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_32ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 321.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 6277 from HDL expression: (~(((1'b0 == a_buf_s_empty_n) & (icmp_ln87_fu_2342_p2 == 1'd0)) | ((icmp_ln87_fu_2342_p2 == 1'd0) & (b_buf_s_empty_n == 1'b0))) & (icmp_ln87_fu_2342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
