G:/DSA/PORIGE/Workspace03/Design01.cydsn/CortexM3/ARM_GCC_541/Debug/main.o : G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ADC_Channel1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ADC_Channel1_IRQ.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ADC_Channel1_theACLK.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CYDMAC.H G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CYFITTER.H G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_1_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_2.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_2_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_3.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_3_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_4.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_4_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel1_R.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel1_R_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel_1_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Clock_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Control_Reg_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Count7_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CyDmac.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CyFlash.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CyLib.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CySpc.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/EN_Channel1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Opamp_Channel1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Opamp_Channel1_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/PGA_Channel1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_1_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_2.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_2_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_3.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_3_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/SWReg_Channel1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Sel_Gen_Channel1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_5.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_6.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_7.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_8.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dm.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dm_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dp.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dp_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_audio.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_cdc.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_cydmac.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_ep1_dma.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_ep2_dma.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_ep3_dma.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_hid.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_midi.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_msc.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_pvt.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USB_isr.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Vout_R1.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Vout_R1_aliases.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cmsis_armcc.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cmsis_compiler.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cmsis_gcc.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/core_cm3.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/core_cm3_psoc5.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cyPm.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cy_em_eeprom.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cydevice.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cydevice_trm.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cydisabledsheets.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cyfitter.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cyfitter_cfg.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cypins.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cytypes.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/project.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/DSP.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/cyapicallbacks.h G:/DSA/PORIGE/Workspace03/Design01.cydsn/main.c G:/DSA/PORIGE/Workspace03/Design01.cydsn/res.h 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ADC_Channel1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ADC_Channel1_IRQ.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ADC_Channel1_theACLK.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CYDMAC.H : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CYFITTER.H : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_1_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_2.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_2_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_3.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_3_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_4.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Cap1_4_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel1_R.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel1_R_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Channel_1_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Clock_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Control_Reg_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Count7_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CyFlash.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CyLib.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/CySpc.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/EN_Channel1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Opamp_Channel1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Opamp_Channel1_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/PGA_Channel1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_1_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_2.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_2_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_3.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Pin_3_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/SWReg_Channel1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Sel_Gen_Channel1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_5.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_6.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_7.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/ShiftReg_8.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dm.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dm_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dp.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_Dp_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_audio.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_cdc.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_cydmac.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_ep1_dma.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_ep2_dma.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_ep3_dma.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_hid.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_midi.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_msc.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USBUART_1_pvt.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/USB_isr.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Vout_R1.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/Vout_R1_aliases.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cmsis_armcc.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cmsis_compiler.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cmsis_gcc.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/core_cm3.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/core_cm3_psoc5.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cyPm.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cy_em_eeprom.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cydevice.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cydevice_trm.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cydisabledsheets.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cyfitter_cfg.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cypins.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/cytypes.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/Generated_Source/PSoC5/project.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/DSP.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/cyapicallbacks.h : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/main.c : 

G:/DSA/PORIGE/Workspace03/Design01.cydsn/res.h : 

