[{"DBLP title": "A Unified Formal Model for Proving Security and Reliability Properties.", "DBLP authors": ["Wei Hu", "Lingjuan Wu", "Yu Tai", "Jing Tan", "Jiliang Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3115684912, "PaperTitle": "a unified formal model for proving security and reliability properties", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern polytechnical university": 4.0, "hunan university": 1.0}}], "source": "ES"}, {"DBLP title": "Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault Testing of Monolithic 3D ICs *.", "DBLP authors": ["Shao-Chun Hung", "Yi-Chen Lu", "Sung Kyu Lim", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 3115913486, "PaperTitle": "power supply noise aware scan test pattern reshaping for at speed delay fault testing of monolithic 3d ics", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "LBIST-PUF: An LBIST Scheme Towards Efficient Challenge-Response Pairs Collection and Machine-Learning Attack Tolerance Improvement.", "DBLP authors": ["Michihiro Shintani", "Tomoki Mino", "Michiko Inoue"], "year": 2020, "MAG papers": [{"PaperId": 3117518169, "PaperTitle": "lbist puf an lbist scheme towards efficient challenge response pairs collection and machine learning attack tolerance improvement", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nara institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Theoretical Analysis on Noise Performance of Modulated Wideband Converters for Analog Testing.", "DBLP authors": ["Zolboo Byambadorj", "Koji Asami", "Takahiro J. Yamaguchi", "Akio Higo", "Masahiro Fujita", "Tetsuya Iizuka"], "year": 2020, "MAG papers": [{"PaperId": 3117545963, "PaperTitle": "theoretical analysis on noise performance of modulated wideband converters for analog testing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 5.0}}], "source": "ES"}, {"DBLP title": "Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs.", "DBLP authors": ["Yohei Nakamura", "Naotaka Kuroda", "Atsushi Yamaguchi", "Ken Nakahara", "Michihiro Shintani", "Takashi Sato"], "year": 2020, "MAG papers": [{"PaperId": 3114069099, "PaperTitle": "influence of device parameter variability on current sharing of parallel connected sic mosfets", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rohm": 4.0, "kyoto university": 1.0, "nara institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "C-Testing of AI Accelerators *.", "DBLP authors": ["Arjun Chaudhuri", "Chunsheng Liu", "Xiaoxin Fan", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 3116249996, "PaperTitle": "c testing of ai accelerators", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 2.0, "alibaba group": 2.0}}], "source": "ES"}, {"DBLP title": "Summing Node Test Method: Simultaneous Multiple AC Characteristics Testing of Multiple Operational Amplifiers.", "DBLP authors": ["Gaku Ogihara", "Takayuki Nakatani", "Akemi Hatta", "Keno Sato", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Anna Kuwana", "Riho Aoki", "Shogo Katayama", "Jianglin Wei", "Yujie Zhao", "Jianlong Wang", "Kazumi Hatayama", "Haruo Kobayashi"], "year": 2020, "MAG papers": [{"PaperId": 3115478326, "PaperTitle": "summing node test method simultaneous multiple ac characteristics testing of multiple operational amplifiers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"gunma university": 11.0}}], "source": "ES"}, {"DBLP title": "Measurement of BTI-induced Threshold Voltage Shift for Power MOSFETs under Switching Operation.", "DBLP authors": ["Aoi Ueda", "Michihiro Shintani", "Michiko Inoue", "Takashi Sato"], "year": 2020, "MAG papers": [{"PaperId": 3113770267, "PaperTitle": "measurement of bti induced threshold voltage shift for power mosfets under switching operation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nara institute of science and technology": 3.0, "kyoto university": 1.0}}], "source": "ES"}, {"DBLP title": "Unexpected Error Explosion in NAND Flash Memory: Observations and Prediction Scheme.", "DBLP authors": ["Yuqian Pan", "Haichun Zhang", "Mingyang Gong", "Zhenglin Liu"], "year": 2020, "MAG papers": [{"PaperId": 3114381084, "PaperTitle": "unexpected error explosion in nand flash memory observations and prediction scheme", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"huazhong university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Survey: Hardware Trojan Detection for Netlist.", "DBLP authors": ["Yipei Yang", "Jing Ye", "Yuan Cao", "Jiliang Zhang", "Xiaowei Li", "Huawei Li", "Yu Hu"], "year": 2020, "MAG papers": [{"PaperId": 3114336057, "PaperTitle": "survey hardware trojan detection for netlist", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 5.0, "hohai university": 1.0, "hunan university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization Space Exploration of Hardware Design for CRYSTALS-KYBER.", "DBLP authors": ["Yixuan Zhao", "Zhiteng Chao", "Jing Ye", "Wen Wang", "Yuan Cao", "Shuai Chen", "Xiaowei Li", "Huawei Li"], "year": 2020, "MAG papers": [{"PaperId": 3113542781, "PaperTitle": "optimization space exploration of hardware design for crystals kyber", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 5.0, "hohai university": 1.0, "yale university": 1.0}}], "source": "ES"}, {"DBLP title": "A Sextuple Cross-Coupled SRAM Cell Protected against Double-Node Upsets.", "DBLP authors": ["Aibin Yan", "Yan Chen", "Jun Zhou", "Jie Cui", "Tianming Ni", "Xiaoqing Wen", "Patrick Girard"], "year": 2020, "MAG papers": [{"PaperId": 3115054552, "PaperTitle": "a sextuple cross coupled sram cell protected against double node upsets", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"anhui university": 4.0, "kyushu institute of technology": 1.0, "anhui polytechnic university": 1.0, "university of montpellier": 1.0}}], "source": "ES"}, {"DBLP title": "HRAE: Hardware-assisted Randomization against Adversarial Example Attacks.", "DBLP authors": ["Jiliang Zhang", "Shuang Peng", "Yupeng Hu", "Fei Peng", "Wei Hu", "Jinmei Lai", "Jing Ye", "Xiangqi Wang"], "year": 2020, "MAG papers": [{"PaperId": 3115934564, "PaperTitle": "hrae hardware assisted randomization against adversarial example attacks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 1.0, "hunan university": 4.0, "northwestern polytechnical university": 1.0, "hunan first normal university": 1.0}}], "source": "ES"}, {"DBLP title": "A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications.", "DBLP authors": ["Arbab Alamgir", "Abu Khari bin A'Ain", "Norlina Paraman", "Usman Ullah Sheikh", "Ian Andrew Grout"], "year": 2020, "MAG papers": [{"PaperId": 3114506914, "PaperTitle": "a comparative analysis of lfsr cascading for hardware efficiency and high fault coverage in bist applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universiti teknologi malaysia": 4.0, "university of limerick": 1.0}}], "source": "ES"}, {"DBLP title": "An ISA-level Accurate Fault Simulator for System-level Fault Analysis.", "DBLP authors": ["Jiang-Tang Xiao", "Ting-Shuo Hsu", "Christian M. Fuchs", "Yu-Teng Chang", "Jing-Jia Liou", "Harry H. Chen"], "year": 2020, "MAG papers": [{"PaperId": 3116665997, "PaperTitle": "an isa level accurate fault simulator for system level fault analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 5.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "A Method to Detect Open Defects in Wire Segments of On-Chip Power Grids.", "DBLP authors": ["Koutaro Hachiya"], "year": 2020, "MAG papers": [{"PaperId": 3115081355, "PaperTitle": "a method to detect open defects in wire segments of on chip power grids", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"teikyo heisei university": 1.0}}], "source": "ES"}, {"DBLP title": "A Testability Enhancement Method for the Memristor Ratioed Logic Circuits.", "DBLP authors": ["Li Qu", "Xiaole Cui", "Xiaoxin Cui"], "year": 2020, "MAG papers": [{"PaperId": 3116421392, "PaperTitle": "a testability enhancement method for the memristor ratioed logic circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 3.0}}], "source": "ES"}, {"DBLP title": "An effective technique preventing differential cryptanalysis attack.", "DBLP authors": ["Ming Wang", "Jian Xiao", "Zhikuang Cai"], "year": 2020, "MAG papers": [{"PaperId": 3118162382, "PaperTitle": "an effective technique preventing differential cryptanalysis attack", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanjing university of posts and telecommunications": 3.0}}], "source": "ES"}, {"DBLP title": "Potentiality of Data Fusion in Analog Circuit Fault Diagnosis.", "DBLP authors": ["Manas Kumar Parai", "Kasturi Ghosh", "Hafizur Rahaman"], "year": 2020, "MAG papers": [{"PaperId": 3115905226, "PaperTitle": "potentiality of data fusion in analog circuit fault diagnosis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vlsi technology": 3.0}}], "source": "ES"}, {"DBLP title": "On Evaluation for Aging-Tolerant Ring Oscillators with Accelerated Life Test And Its Application to A Digital Sensor.", "DBLP authors": ["Masayuki Gondo", "Yousuke Miyake", "Takaaki Kato", "Seiji Kajihara"], "year": 2020, "MAG papers": [{"PaperId": 3115354094, "PaperTitle": "on evaluation for aging tolerant ring oscillators with accelerated life test and its application to a digital sensor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyushu institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Overview of On-Chip Performance Monitors for Clock Signals.", "DBLP authors": ["Shi-Yu Huang"], "year": 2020, "MAG papers": [{"PaperId": 3116857992, "PaperTitle": "overview of on chip performance monitors for clock signals", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "LUT-based Circuit Approximation with Targeted Error Guarantees.", "DBLP authors": ["Vinod G. U", "Vineesh V. S.", "Jaynarayan T. Tudu", "Masahiro Fujita", "Virendra Singh"], "year": 2020, "MAG papers": [{"PaperId": 3116004803, "PaperTitle": "lut based circuit approximation with targeted error guarantees", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology bombay": 3.0, "indian institutes of technology": 1.0, "university of tokyo": 1.0}}], "source": "ES"}, {"DBLP title": "Systematic Hold-time Fault Diagnosis and Failure Debug in Production Chips.", "DBLP authors": ["Chih-Yan Liu", "Mu-Ting Wu", "James Chien-Mo Li", "Gaurav Bhargava", "Chris Nigh"], "year": 2020, "MAG papers": [{"PaperId": 3114959315, "PaperTitle": "systematic hold time fault diagnosis and failure debug in production chips", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0, "qualcomm": 2.0}}], "source": "ES"}, {"DBLP title": "EMI characterization for power conversion circuit with SiC power devices.", "DBLP authors": ["Takaaki Ibuchi", "Tsuyoshi Funaki"], "year": 2020, "MAG papers": [{"PaperId": 3117166268, "PaperTitle": "emi characterization for power conversion circuit with sic power devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"osaka university": 2.0}}], "source": "ES"}, {"DBLP title": "BTI Aging Monitoring based on SRAM Start-up Behavior.", "DBLP authors": ["Shengyu Duan", "Peng Wang", "Gaole Sai"], "year": 2020, "MAG papers": [{"PaperId": 3114663342, "PaperTitle": "bti aging monitoring based on sram start up behavior", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai university": 2.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Diagnosis-Driven Test Response Compactor.", "DBLP authors": ["Jakub Janicki", "Grzegorz Mrugalski", "Artur Stelmach", "Szczepan Urban"], "year": 2020, "MAG papers": [{"PaperId": 3115455365, "PaperTitle": "scan chain diagnosis driven test response compactor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 3.0, "poznan university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis and Design of Multi-Tone Signal Generation Algorithms for Reducing Crest Factor.", "DBLP authors": ["Yukiko Shibasaki", "Koji Asami", "Riho Aoki", "Akemi Hatta", "Anna Kuwana", "Haruo Kobayashi"], "year": 2020, "MAG papers": [{"PaperId": 3114936721, "PaperTitle": "analysis and design of multi tone signal generation algorithms for reducing crest factor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"gunma university": 5.0}}], "source": "ES"}, {"DBLP title": "Testing of Configurable 8T SRAMs for In-Memory Computing.", "DBLP authors": ["Jin-Fu Li", "Tsai-Ling Tsai", "Chun-Lung Hsu", "Chi-Tien Sun"], "year": 2020, "MAG papers": [{"PaperId": 3115575231, "PaperTitle": "testing of configurable 8t srams for in memory computing", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"industrial technology research institute": 2.0, "national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the Mysteries of System-Level Test.", "DBLP authors": ["Ilia Polian", "Jens Anders", "Steffen Becker", "Paolo Bernardi", "Krishnendu Chakrabarty", "Nourhan Elhamawy", "Matthias Sauer", "Adit D. Singh", "Matteo Sonza Reorda", "Stefan Wagner"], "year": 2020, "MAG papers": [{"PaperId": 3114094139, "PaperTitle": "exploring the mysteries of system level test", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 1.0, "polytechnic university of turin": 2.0, "university of stuttgart": 5.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "An ADC Test Technique With Dual-Path/Multi-Functional Fine Pattern Generator Realizing High Accuracy Measurement for CMOS Image Sensor.", "DBLP authors": ["Fukashi Morishita", "Masanori Otsuka", "Wataru Saito"], "year": 2020, "MAG papers": [{"PaperId": 3116147020, "PaperTitle": "an adc test technique with dual path multi functional fine pattern generator realizing high accuracy measurement for cmos image sensor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"renesas electronics": 3.0}}], "source": "ES"}, {"DBLP title": "NodeRank: Observation-Point Insertion for Fault Localization in Monolithic 3D ICs\u2217.", "DBLP authors": ["Arjun Chaudhuri", "Sanmitra Banerjee", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Fault and Soft Error Tolerant Delay-Locked Loop.", "DBLP authors": ["Jun-Yu Yang", "Shi-Yu Huang"], "year": 2020, "MAG papers": [{"PaperId": 3114319939, "PaperTitle": "fault and soft error tolerant delay locked loop", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Validating GCSE in the scheduling of high-level synthesis.", "DBLP authors": ["Jian Hu", "Yongyang Hu", "Long Yu", "Haitao Yang", "Yun Kang", "Jie Cheng"], "year": 2020, "MAG papers": [{"PaperId": 3117438570, "PaperTitle": "validating gcse in the scheduling of high level synthesis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 6.0}}], "source": "ES"}, {"DBLP title": "On-chip EOL Prognostics Using Data-Fusion of Embedded Instruments for Dependable MP-SoCs.", "DBLP authors": ["Ghazanfar Ali", "Leila Bagheriye", "Hans A. R. Manhaeve", "Hans G. Kerkhoff"], "year": 2020, "MAG papers": [{"PaperId": 3113495510, "PaperTitle": "on chip eol prognostics using data fusion of embedded instruments for dependable mp socs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of twente": 3.0}}], "source": "ES"}, {"DBLP title": "SDPTA: Soft-Delay-aware Pattern-based Timing Analysis and Its Path-Fixing Mechanism.", "DBLP authors": ["Gary K.-C. Huang", "Dave Y.-W. Lin", "John Z.-L. Tang", "Charles H.-P. Wen"], "year": 2020, "MAG papers": [{"PaperId": 3115673775, "PaperTitle": "sdpta soft delay aware pattern based timing analysis and its path fixing mechanism", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Heuristic Approach for Identification of Random TSV Defects in 3D IC During Pre-bond Testing.", "DBLP authors": ["Tanusree Kaibartta", "G. P. Biswas", "Debesh K. Das"], "year": 2020, "MAG papers": [{"PaperId": 3117697980, "PaperTitle": "heuristic approach for identification of random tsv defects in 3d ic during pre bond testing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"jadavpur university": 1.0}}], "source": "ES"}]