INFO-FLOW: Workspace /primary/HLS/Alex_Net/Conv4 opened at Sat Jan 25 18:10:32 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.16 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.29 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.3 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.11 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:07; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.203 GB.
Execute         set_directive_top conv4 -name=conv4 
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Conv4/src/conv4.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Conv4/src/conv4.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Conv4/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv4/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv4/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Conv4/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv4/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Conv4/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 2.06 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.97 seconds. CPU system time: 2.78 seconds. Elapsed time: 8.96 seconds; current allocated memory: 4.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.g.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.29 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.1.lower.bc -args /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.1.lower.bc > /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.37 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.2.m1.bc -args /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.2.m1.bc > /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.1 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv4 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv4 -reflow-float-conversion -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.3.fpc.bc > /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.02 sec.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.4.m2.bc -args /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.4.m2.bc > /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.29 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv4 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv4 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.5.gdce.bc > /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.29 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv4 -mllvm -hls-db-dir -mllvm /primary/HLS/Alex_Net/Conv4/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/HLS/Alex_Net/Conv4/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/HLS/Alex_Net/Conv4/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 655 Compile/Link /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 655 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 51,469 Unroll/Inline (step 1) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 51,469 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,921 Unroll/Inline (step 2) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,921 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,000 Unroll/Inline (step 3) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,000 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,872 Unroll/Inline (step 4) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,872 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,406 Array/Struct /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,406 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,749 Array/Struct (step 2) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,749 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,749 Array/Struct (step 3) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,749 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,749 Array/Struct (step 4) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,749 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,600 Array/Struct (step 5) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,600 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,598 Performance /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,598 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,753 Performance (step 2) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,753 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,753 Performance (step 3) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,753 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,753 Performance (step 4) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,753 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,803 HW Transforms (step 1) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,803 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,792 HW Transforms (step 2) /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,792 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv4/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'S21' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6)
INFO: [HLS 214-291] Loop 'S22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13)
INFO: [HLS 214-291] Loop 'F21' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9)
INFO: [HLS 214-291] Loop 'F22' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6)
INFO: [HLS 214-291] Loop 'L9' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8)
INFO: [HLS 214-291] Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8)
INFO: [HLS 214-291] Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_9' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_10' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_231_12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21)
INFO: [HLS 214-291] Loop 'S11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9)
INFO: [HLS 214-291] Loop 'F11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9)
INFO: [HLS 214-291] Loop 'L5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6)
INFO: [HLS 214-291] Loop 'L6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_4' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20)
INFO: [HLS 214-186] Unrolling loop 'S21' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6) in function 'conv4' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F21' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F22' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6) in function 'conv4' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_10' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_11' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_8' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_9' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_212_9' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_12' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21) in function 'conv4' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S11' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6) in function 'conv4' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F11' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L5' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6) in function 'conv4' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_4' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_5' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_2' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_3' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_6' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20) in function 'conv4' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:62:11)
INFO: [HLS 214-115] Multiple burst reads of length 43200 and bit width 32 in loop 'L1_1'(AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71:7)
INFO: [HLS 214-115] Multiple burst writes of length 32448 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78:5)
INFO: [HLS 214-115] Multiple burst reads of length 1728 and bit width 32 in loop 'F1_1'(AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81:8) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81:8)
INFO: [HLS 214-115] Multiple burst reads of length 43200 and bit width 32 in loop 'L2_1'(AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157:7)
INFO: [HLS 214-115] Multiple burst writes of length 32448 and bit width 32 in loop 'L7'(AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165:5)
INFO: [HLS 214-115] Multiple burst reads of length 1728 and bit width 32 in loop 'F2_1'(AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168:8) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168:8)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/HLS/Alex_Net/Conv4/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 71.85 seconds. CPU system time: 3.17 seconds. Elapsed time: 76.96 seconds; current allocated memory: 4.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 4.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv4 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.0.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.64 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 4.203 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.1.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.93 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.2.prechk.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 4.203 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.g.1.bc to /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /primary/HLS/Alex_Net/Conv4/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.1.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 3.41 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.1.tmp.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.19 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.4 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.6 seconds; current allocated memory: 4.203 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.2.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 3.08 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.3.bc -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 1.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.41 seconds; current allocated memory: 4.203 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.73 sec.
Command       elaborate done; 97.67 sec.
Execute       ap_eval exec zip -j /primary/HLS/Alex_Net/Conv4/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.29 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv4' ...
Execute         ap_set_top_model conv4 
Execute         get_model_list conv4 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv4 
Execute         preproc_iomode -model conv4_Pipeline_M2 
Execute         preproc_iomode -model conv4_Pipeline_C2_1 
Execute         preproc_iomode -model conv4_Pipeline_VITIS_LOOP_174_7 
Execute         preproc_iomode -model conv4_Pipeline_F2_1 
Execute         preproc_iomode -model conv4_Pipeline_L2_1 
Execute         preproc_iomode -model conv4_Pipeline_M1 
Execute         preproc_iomode -model conv4_Pipeline_C1_1 
Execute         preproc_iomode -model conv4_Pipeline_VITIS_LOOP_87_1 
Execute         preproc_iomode -model conv4_Pipeline_F1_1 
Execute         preproc_iomode -model conv4_Pipeline_L1_1 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list conv4 -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv4_Pipeline_L1_1 conv4_Pipeline_F1_1 conv4_Pipeline_VITIS_LOOP_87_1 conv4_Pipeline_C1_1 conv4_Pipeline_M1 conv4_Pipeline_L2_1 conv4_Pipeline_F2_1 conv4_Pipeline_VITIS_LOOP_174_7 conv4_Pipeline_C2_1 conv4_Pipeline_M2 conv4
INFO-FLOW: Configuring Module : conv4_Pipeline_L1_1 ...
Execute         set_default_model conv4_Pipeline_L1_1 
Execute         apply_spec_resource_limit conv4_Pipeline_L1_1 
INFO-FLOW: Configuring Module : conv4_Pipeline_F1_1 ...
Execute         set_default_model conv4_Pipeline_F1_1 
Execute         apply_spec_resource_limit conv4_Pipeline_F1_1 
INFO-FLOW: Configuring Module : conv4_Pipeline_VITIS_LOOP_87_1 ...
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_87_1 
Execute         apply_spec_resource_limit conv4_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Configuring Module : conv4_Pipeline_C1_1 ...
Execute         set_default_model conv4_Pipeline_C1_1 
Execute         apply_spec_resource_limit conv4_Pipeline_C1_1 
INFO-FLOW: Configuring Module : conv4_Pipeline_M1 ...
Execute         set_default_model conv4_Pipeline_M1 
Execute         apply_spec_resource_limit conv4_Pipeline_M1 
INFO-FLOW: Configuring Module : conv4_Pipeline_L2_1 ...
Execute         set_default_model conv4_Pipeline_L2_1 
Execute         apply_spec_resource_limit conv4_Pipeline_L2_1 
INFO-FLOW: Configuring Module : conv4_Pipeline_F2_1 ...
Execute         set_default_model conv4_Pipeline_F2_1 
Execute         apply_spec_resource_limit conv4_Pipeline_F2_1 
INFO-FLOW: Configuring Module : conv4_Pipeline_VITIS_LOOP_174_7 ...
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_174_7 
Execute         apply_spec_resource_limit conv4_Pipeline_VITIS_LOOP_174_7 
INFO-FLOW: Configuring Module : conv4_Pipeline_C2_1 ...
Execute         set_default_model conv4_Pipeline_C2_1 
Execute         apply_spec_resource_limit conv4_Pipeline_C2_1 
INFO-FLOW: Configuring Module : conv4_Pipeline_M2 ...
Execute         set_default_model conv4_Pipeline_M2 
Execute         apply_spec_resource_limit conv4_Pipeline_M2 
INFO-FLOW: Configuring Module : conv4 ...
Execute         set_default_model conv4 
Execute         apply_spec_resource_limit conv4 
INFO-FLOW: Model list for preprocess: conv4_Pipeline_L1_1 conv4_Pipeline_F1_1 conv4_Pipeline_VITIS_LOOP_87_1 conv4_Pipeline_C1_1 conv4_Pipeline_M1 conv4_Pipeline_L2_1 conv4_Pipeline_F2_1 conv4_Pipeline_VITIS_LOOP_174_7 conv4_Pipeline_C2_1 conv4_Pipeline_M2 conv4
INFO-FLOW: Preprocessing Module: conv4_Pipeline_L1_1 ...
Execute         set_default_model conv4_Pipeline_L1_1 
Execute         cdfg_preprocess -model conv4_Pipeline_L1_1 
Execute         rtl_gen_preprocess conv4_Pipeline_L1_1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_F1_1 ...
Execute         set_default_model conv4_Pipeline_F1_1 
Execute         cdfg_preprocess -model conv4_Pipeline_F1_1 
Execute         rtl_gen_preprocess conv4_Pipeline_F1_1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_VITIS_LOOP_87_1 ...
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_87_1 
Execute         cdfg_preprocess -model conv4_Pipeline_VITIS_LOOP_87_1 
Command         cdfg_preprocess done; 0.36 sec.
Execute         rtl_gen_preprocess conv4_Pipeline_VITIS_LOOP_87_1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_C1_1 ...
Execute         set_default_model conv4_Pipeline_C1_1 
Execute         cdfg_preprocess -model conv4_Pipeline_C1_1 
Command         cdfg_preprocess done; 0.49 sec.
Execute         rtl_gen_preprocess conv4_Pipeline_C1_1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_M1 ...
Execute         set_default_model conv4_Pipeline_M1 
Execute         cdfg_preprocess -model conv4_Pipeline_M1 
Execute         rtl_gen_preprocess conv4_Pipeline_M1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_L2_1 ...
Execute         set_default_model conv4_Pipeline_L2_1 
Execute         cdfg_preprocess -model conv4_Pipeline_L2_1 
Execute         rtl_gen_preprocess conv4_Pipeline_L2_1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_F2_1 ...
Execute         set_default_model conv4_Pipeline_F2_1 
Execute         cdfg_preprocess -model conv4_Pipeline_F2_1 
Execute         rtl_gen_preprocess conv4_Pipeline_F2_1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_VITIS_LOOP_174_7 ...
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_174_7 
Execute         cdfg_preprocess -model conv4_Pipeline_VITIS_LOOP_174_7 
Command         cdfg_preprocess done; 0.33 sec.
Execute         rtl_gen_preprocess conv4_Pipeline_VITIS_LOOP_174_7 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_C2_1 ...
Execute         set_default_model conv4_Pipeline_C2_1 
Execute         cdfg_preprocess -model conv4_Pipeline_C2_1 
Command         cdfg_preprocess done; 0.48 sec.
Execute         rtl_gen_preprocess conv4_Pipeline_C2_1 
INFO-FLOW: Preprocessing Module: conv4_Pipeline_M2 ...
Execute         set_default_model conv4_Pipeline_M2 
Execute         cdfg_preprocess -model conv4_Pipeline_M2 
Execute         rtl_gen_preprocess conv4_Pipeline_M2 
INFO-FLOW: Preprocessing Module: conv4 ...
Execute         set_default_model conv4 
Execute         cdfg_preprocess -model conv4 
Command         cdfg_preprocess done; 1.07 sec.
Execute         rtl_gen_preprocess conv4 
INFO-FLOW: Model list for synthesis: conv4_Pipeline_L1_1 conv4_Pipeline_F1_1 conv4_Pipeline_VITIS_LOOP_87_1 conv4_Pipeline_C1_1 conv4_Pipeline_M1 conv4_Pipeline_L2_1 conv4_Pipeline_F2_1 conv4_Pipeline_VITIS_LOOP_174_7 conv4_Pipeline_C2_1 conv4_Pipeline_M2 conv4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_L1_1 
Execute         schedule -model conv4_Pipeline_L1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.13 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.49 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_L1_1.
Execute         set_default_model conv4_Pipeline_L1_1 
Execute         bind -model conv4_Pipeline_L1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_L1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_F1_1 
Execute         schedule -model conv4_Pipeline_F1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_F1_1.
Execute         set_default_model conv4_Pipeline_F1_1 
Execute         bind -model conv4_Pipeline_F1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_F1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_87_1 
Execute         schedule -model conv4_Pipeline_VITIS_LOOP_87_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_VITIS_LOOP_87_1.
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_87_1 
Execute         bind -model conv4_Pipeline_VITIS_LOOP_87_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_VITIS_LOOP_87_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_C1_1 
Execute         schedule -model conv4_Pipeline_C1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C1_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809235_write_ln130', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) of variable 'conv_out', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130 on local variable 'add1809235' and 'load' operation 32 bit ('add1809235_load', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) on local variable 'add1809235'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add1809235_write_ln130', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) of variable 'conv_out', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130 on local variable 'add1809235' and 'load' operation 32 bit ('add1809235_load', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:130) on local variable 'add1809235'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C1_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.12 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling conv4_Pipeline_C1_1.
Execute         set_default_model conv4_Pipeline_C1_1 
Execute         bind -model conv4_Pipeline_C1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.68 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding conv4_Pipeline_C1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_M1 
Execute         schedule -model conv4_Pipeline_M1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) and bus write operation ('gmem0_addr_write_ln136', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 20, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_M1.
Execute         set_default_model conv4_Pipeline_M1 
Execute         bind -model conv4_Pipeline_M1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_M1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_L2_1 
Execute         schedule -model conv4_Pipeline_L2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_L2_1.
Execute         set_default_model conv4_Pipeline_L2_1 
Execute         bind -model conv4_Pipeline_L2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_L2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_F2_1 
Execute         schedule -model conv4_Pipeline_F2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_F2_1.
Execute         set_default_model conv4_Pipeline_F2_1 
Execute         bind -model conv4_Pipeline_F2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_F2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_VITIS_LOOP_174_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_174_7 
Execute         schedule -model conv4_Pipeline_VITIS_LOOP_174_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_174_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_VITIS_LOOP_174_7.
Execute         set_default_model conv4_Pipeline_VITIS_LOOP_174_7 
Execute         bind -model conv4_Pipeline_VITIS_LOOP_174_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_VITIS_LOOP_174_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_C2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_C2_1 
Execute         schedule -model conv4_Pipeline_C2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C2_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln224', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) of variable 'conv_out_s', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224 on local variable 'empty' and 'load' operation 32 bit ('p_load676', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_C2_1' (loop 'C2_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln224', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) of variable 'conv_out_s', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224 on local variable 'empty' and 'load' operation 32 bit ('p_load676', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:224) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C2_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.6 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling conv4_Pipeline_C2_1.
Execute         set_default_model conv4_Pipeline_C2_1 
Execute         bind -model conv4_Pipeline_C2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.7 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.2 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.bind.adb -f 
Command         db_write done; 0.36 sec.
INFO-FLOW: Finish binding conv4_Pipeline_C2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4_Pipeline_M2 
Execute         schedule -model conv4_Pipeline_M2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M2'.
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) and bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) and bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) and bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) and bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) and bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229).
WARNING: [HLS 200-880] The II Violation in module 'conv4_Pipeline_M2' (loop 'M2'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) and bus write operation ('gmem0_addr_write_ln229', AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229) on port 'gmem0' (AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 20, loop 'M2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.sched.adb -f 
INFO-FLOW: Finish scheduling conv4_Pipeline_M2.
Execute         set_default_model conv4_Pipeline_M2 
Execute         bind -model conv4_Pipeline_M2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.bind.adb -f 
INFO-FLOW: Finish binding conv4_Pipeline_M2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv4 
Execute         schedule -model conv4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.sched.adb -f 
INFO-FLOW: Finish scheduling conv4.
Execute         set_default_model conv4 
Execute         bind -model conv4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 8.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.35 seconds. CPU system time: 0 seconds. Elapsed time: 8.36 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding conv4.
Execute         get_model_list conv4 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv4_Pipeline_L1_1 
Execute         rtl_gen_preprocess conv4_Pipeline_F1_1 
Execute         rtl_gen_preprocess conv4_Pipeline_VITIS_LOOP_87_1 
Execute         rtl_gen_preprocess conv4_Pipeline_C1_1 
Execute         rtl_gen_preprocess conv4_Pipeline_M1 
Execute         rtl_gen_preprocess conv4_Pipeline_L2_1 
Execute         rtl_gen_preprocess conv4_Pipeline_F2_1 
Execute         rtl_gen_preprocess conv4_Pipeline_VITIS_LOOP_174_7 
Execute         rtl_gen_preprocess conv4_Pipeline_C2_1 
Execute         rtl_gen_preprocess conv4_Pipeline_M2 
Execute         rtl_gen_preprocess conv4 
INFO-FLOW: Model list for RTL generation: conv4_Pipeline_L1_1 conv4_Pipeline_F1_1 conv4_Pipeline_VITIS_LOOP_87_1 conv4_Pipeline_C1_1 conv4_Pipeline_M1 conv4_Pipeline_L2_1 conv4_Pipeline_F2_1 conv4_Pipeline_VITIS_LOOP_174_7 conv4_Pipeline_C2_1 conv4_Pipeline_M2 conv4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_L1_1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_L1_1' pipeline 'L1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_L1_1'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_L1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_L1_1 
Execute         gen_rtl conv4_Pipeline_L1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_L1_1 
Execute         syn_report -csynth -model conv4_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_L1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_L1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_L1_1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.adb 
Execute         db_write -model conv4_Pipeline_L1_1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_L1_1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_F1_1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_F1_1' pipeline 'F1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_F1_1'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_F1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_F1_1 
Execute         gen_rtl conv4_Pipeline_F1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_F1_1 
Execute         syn_report -csynth -model conv4_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_F1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_F1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_F1_1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.adb 
Execute         db_write -model conv4_Pipeline_F1_1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_F1_1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_VITIS_LOOP_87_1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4_Pipeline_VITIS_LOOP_87_1' is 5577 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln87_fu_4768_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_VITIS_LOOP_87_1'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_VITIS_LOOP_87_1 
Execute         gen_rtl conv4_Pipeline_VITIS_LOOP_87_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_VITIS_LOOP_87_1 
Execute         syn_report -csynth -model conv4_Pipeline_VITIS_LOOP_87_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_VITIS_LOOP_87_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_VITIS_LOOP_87_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_VITIS_LOOP_87_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_VITIS_LOOP_87_1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_VITIS_LOOP_87_1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.adb 
Execute         db_write -model conv4_Pipeline_VITIS_LOOP_87_1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_VITIS_LOOP_87_1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_C1_1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_C1_1' pipeline 'C1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4_Pipeline_C1_1' is 107266 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_C1_1'.
Command         create_rtl_model done; 8.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.6 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.76 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_C1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_C1_1 
Command         gen_rtl done; 0.22 sec.
Execute         gen_rtl conv4_Pipeline_C1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_C1_1 
Command         gen_rtl done; 0.37 sec.
Execute         syn_report -csynth -model conv4_Pipeline_C1_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_C1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.77 sec.
Execute         syn_report -rtlxml -model conv4_Pipeline_C1_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_C1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.36 sec.
Execute         syn_report -verbosereport -model conv4_Pipeline_C1_1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.89 sec.
Execute         db_write -model conv4_Pipeline_C1_1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.adb 
Command         db_write done; 0.7 sec.
Execute         db_write -model conv4_Pipeline_C1_1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_C1_1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_M1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_M1' pipeline 'M1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M1/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_M1'.
Command         create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.94 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.18 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_M1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_M1 
Execute         gen_rtl conv4_Pipeline_M1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_M1 
Execute         syn_report -csynth -model conv4_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_M1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_M1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_M1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.adb 
Execute         db_write -model conv4_Pipeline_M1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_M1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_L2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_L2_1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_L2_1' pipeline 'L2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_L2_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_L2_1'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_L2_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_L2_1 
Execute         gen_rtl conv4_Pipeline_L2_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_L2_1 
Execute         syn_report -csynth -model conv4_Pipeline_L2_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_L2_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_L2_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_L2_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_L2_1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_L2_1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.adb 
Execute         db_write -model conv4_Pipeline_L2_1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_L2_1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_F2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_F2_1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_F2_1' pipeline 'F2_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_F2_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_F2_1'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_F2_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_F2_1 
Execute         gen_rtl conv4_Pipeline_F2_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_F2_1 
Execute         syn_report -csynth -model conv4_Pipeline_F2_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_F2_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_F2_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_F2_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_F2_1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_F2_1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.adb 
Execute         db_write -model conv4_Pipeline_F2_1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_F2_1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_VITIS_LOOP_174_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_VITIS_LOOP_174_7 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4_Pipeline_VITIS_LOOP_174_7' is 5577 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln174_fu_4768_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_VITIS_LOOP_174_7'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_VITIS_LOOP_174_7 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_VITIS_LOOP_174_7 
Execute         gen_rtl conv4_Pipeline_VITIS_LOOP_174_7 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_VITIS_LOOP_174_7 
Execute         syn_report -csynth -model conv4_Pipeline_VITIS_LOOP_174_7 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_VITIS_LOOP_174_7_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_VITIS_LOOP_174_7 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_VITIS_LOOP_174_7_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_VITIS_LOOP_174_7 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_VITIS_LOOP_174_7 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.adb 
Execute         db_write -model conv4_Pipeline_VITIS_LOOP_174_7 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_VITIS_LOOP_174_7 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_C2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_C2_1 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_C2_1' pipeline 'C2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4_Pipeline_C2_1' is 107266 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_C2_1'.
Command         create_rtl_model done; 17.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.62 seconds. CPU system time: 0.12 seconds. Elapsed time: 17.89 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_C2_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_C2_1 
Command         gen_rtl done; 0.23 sec.
Execute         gen_rtl conv4_Pipeline_C2_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_C2_1 
Command         gen_rtl done; 0.38 sec.
Execute         syn_report -csynth -model conv4_Pipeline_C2_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_C2_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.82 sec.
Execute         syn_report -rtlxml -model conv4_Pipeline_C2_1 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_C2_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.36 sec.
Execute         syn_report -verbosereport -model conv4_Pipeline_C2_1 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.86 sec.
Execute         db_write -model conv4_Pipeline_C2_1 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.adb 
Command         db_write done; 0.72 sec.
Execute         db_write -model conv4_Pipeline_C2_1 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_C2_1 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4_Pipeline_M2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4_Pipeline_M2 -top_prefix conv4_ -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4_Pipeline_M2' pipeline 'M2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv4_Pipeline_M2/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4_Pipeline_M2'.
Command         create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.02 seconds. CPU system time: 0.26 seconds. Elapsed time: 5.37 seconds; current allocated memory: 4.272 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4_Pipeline_M2 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4_conv4_Pipeline_M2 
Execute         gen_rtl conv4_Pipeline_M2 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4_conv4_Pipeline_M2 
Execute         syn_report -csynth -model conv4_Pipeline_M2 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_M2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv4_Pipeline_M2 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_Pipeline_M2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4_Pipeline_M2 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv4_Pipeline_M2 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.adb 
Execute         db_write -model conv4_Pipeline_M2 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4_Pipeline_M2 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv4 -top_prefix  -sub_prefix conv4_ -mg_file /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv4/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv4/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv4/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv4/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv4/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img', 'filter', 'bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 70596, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state25), (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-2167] Implementing memory 'conv4_inp_image_local_RAM_1WNR_AUTO_1R1W' using auto RAMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'conv4_filter_local_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 11.93 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.72 seconds. CPU system time: 0.42 seconds. Elapsed time: 12.15 seconds; current allocated memory: 4.356 GB.
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv4 -istop -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv4/syn/vhdl/conv4 
Command         gen_rtl done; 0.3 sec.
Execute         gen_rtl conv4 -istop -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv4/syn/verilog/conv4 
Command         gen_rtl done; 0.27 sec.
Execute         syn_report -csynth -model conv4 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model conv4 -o /primary/HLS/Alex_Net/Conv4/syn/report/conv4_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv4 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.62 sec.
Execute         db_write -model conv4 -f -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model conv4 -bindview -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv4 -p /primary/HLS/Alex_Net/Conv4/.autopilot/db -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4 
Execute         export_constraint_db -f -tool general -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.constraint.tcl 
Execute         syn_report -designview -model conv4 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.design.xml 
Command         syn_report done; 1.57 sec.
Execute         syn_report -csynthDesign -model conv4 -o /primary/HLS/Alex_Net/Conv4/syn/report/csynth.rpt -MHOut /primary/HLS/Alex_Net/Conv4/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model conv4 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv4 -o /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.protoinst 
Execute         sc_get_clocks conv4 
Execute         sc_get_portdomain conv4 
INFO-FLOW: Model list for RTL component generation: conv4_Pipeline_L1_1 conv4_Pipeline_F1_1 conv4_Pipeline_VITIS_LOOP_87_1 conv4_Pipeline_C1_1 conv4_Pipeline_M1 conv4_Pipeline_L2_1 conv4_Pipeline_F2_1 conv4_Pipeline_VITIS_LOOP_174_7 conv4_Pipeline_C2_1 conv4_Pipeline_M2 conv4
INFO-FLOW: Handling components in module [conv4_Pipeline_L1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_F1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_VITIS_LOOP_87_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_C1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.compgen.tcl 
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_M1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.compgen.tcl 
INFO-FLOW: Found component conv4_sparsemux_27_4_32_1_1.
INFO-FLOW: Append model conv4_sparsemux_27_4_32_1_1
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_L2_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_F2_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_VITIS_LOOP_174_7] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_C2_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4_Pipeline_M2] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.compgen.tcl 
INFO-FLOW: Found component conv4_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv4] ... 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.tcl 
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv4_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model conv4_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component conv4_inp_image_local_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model conv4_inp_image_local_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component conv4_filter_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv4_filter_local_RAM_AUTO_1R1W
INFO-FLOW: Found component conv4_gmem0_m_axi.
INFO-FLOW: Append model conv4_gmem0_m_axi
INFO-FLOW: Found component conv4_control_s_axi.
INFO-FLOW: Append model conv4_control_s_axi
Command         ap_source done; 0.26 sec.
INFO-FLOW: Append model conv4_Pipeline_L1_1
INFO-FLOW: Append model conv4_Pipeline_F1_1
INFO-FLOW: Append model conv4_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: Append model conv4_Pipeline_C1_1
INFO-FLOW: Append model conv4_Pipeline_M1
INFO-FLOW: Append model conv4_Pipeline_L2_1
INFO-FLOW: Append model conv4_Pipeline_F2_1
INFO-FLOW: Append model conv4_Pipeline_VITIS_LOOP_174_7
INFO-FLOW: Append model conv4_Pipeline_C2_1
INFO-FLOW: Append model conv4_Pipeline_M2
INFO-FLOW: Append model conv4
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv4_flow_control_loop_pipe_sequential_init conv4_flow_control_loop_pipe_sequential_init conv4_flow_control_loop_pipe_sequential_init conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_flow_control_loop_pipe_sequential_init conv4_sparsemux_27_4_32_1_1 conv4_flow_control_loop_pipe_sequential_init conv4_flow_control_loop_pipe_sequential_init conv4_flow_control_loop_pipe_sequential_init conv4_flow_control_loop_pipe_sequential_init conv4_flow_control_loop_pipe_sequential_init conv4_flow_control_loop_pipe_sequential_init conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fadd_32ns_32ns_32_4_full_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fmul_32ns_32ns_32_3_max_dsp_1 conv4_fcmp_32ns_32ns_1_2_no_dsp_1 conv4_inp_image_local_RAM_1WNR_AUTO_1R1W conv4_filter_local_RAM_AUTO_1R1W conv4_gmem0_m_axi conv4_control_s_axi conv4_Pipeline_L1_1 conv4_Pipeline_F1_1 conv4_Pipeline_VITIS_LOOP_87_1 conv4_Pipeline_C1_1 conv4_Pipeline_M1 conv4_Pipeline_L2_1 conv4_Pipeline_F2_1 conv4_Pipeline_VITIS_LOOP_174_7 conv4_Pipeline_C2_1 conv4_Pipeline_M2 conv4
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv4/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_sparsemux_27_4_32_1_1
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv4_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model conv4_inp_image_local_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model conv4_filter_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv4_gmem0_m_axi
INFO-FLOW: To file: write model conv4_control_s_axi
INFO-FLOW: To file: write model conv4_Pipeline_L1_1
INFO-FLOW: To file: write model conv4_Pipeline_F1_1
INFO-FLOW: To file: write model conv4_Pipeline_VITIS_LOOP_87_1
INFO-FLOW: To file: write model conv4_Pipeline_C1_1
INFO-FLOW: To file: write model conv4_Pipeline_M1
INFO-FLOW: To file: write model conv4_Pipeline_L2_1
INFO-FLOW: To file: write model conv4_Pipeline_F2_1
INFO-FLOW: To file: write model conv4_Pipeline_VITIS_LOOP_174_7
INFO-FLOW: To file: write model conv4_Pipeline_C2_1
INFO-FLOW: To file: write model conv4_Pipeline_M2
INFO-FLOW: To file: write model conv4
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv4/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='1' gen_for_export='1' dstSCDir='' dstVhdlDir='/primary/HLS/Alex_Net/Conv4/.autopilot/db/vhdl' dstVlogDir='/primary/HLS/Alex_Net/Conv4/.autopilot/db/vlog' tclDir='/primary/HLS/Alex_Net/Conv4/.autopilot/db' modelList='conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_flow_control_loop_pipe_sequential_init
conv4_sparsemux_27_4_32_1_1
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fcmp_32ns_32ns_1_2_no_dsp_1
conv4_inp_image_local_RAM_1WNR_AUTO_1R1W
conv4_filter_local_RAM_AUTO_1R1W
conv4_gmem0_m_axi
conv4_control_s_axi
conv4_Pipeline_L1_1
conv4_Pipeline_F1_1
conv4_Pipeline_VITIS_LOOP_87_1
conv4_Pipeline_C1_1
conv4_Pipeline_M1
conv4_Pipeline_L2_1
conv4_Pipeline_F2_1
conv4_Pipeline_VITIS_LOOP_174_7
conv4_Pipeline_C2_1
conv4_Pipeline_M2
conv4
' expOnly='0'
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Command         ap_source done; 0.23 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.44 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.91 seconds; current allocated memory: 4.415 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv4_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/HLS/Alex_Net/Conv4/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_flow_control_loop_pipe_sequential_init
conv4_sparsemux_27_4_32_1_1
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fcmp_32ns_32ns_1_2_no_dsp_1
conv4_inp_image_local_RAM_1WNR_AUTO_1R1W
conv4_filter_local_RAM_AUTO_1R1W
conv4_gmem0_m_axi
conv4_control_s_axi
conv4_Pipeline_L1_1
conv4_Pipeline_F1_1
conv4_Pipeline_VITIS_LOOP_87_1
conv4_Pipeline_C1_1
conv4_Pipeline_M1
conv4_Pipeline_L2_1
conv4_Pipeline_F2_1
conv4_Pipeline_VITIS_LOOP_174_7
conv4_Pipeline_C2_1
conv4_Pipeline_M2
conv4
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/top-io-be.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.constraint.tcl 
Execute         sc_get_clocks conv4 
Execute         source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/impl/misc/conv4_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/impl/misc/conv4_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv4/impl/misc/conv4_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv4 MODULE2INSTS {conv4 conv4 conv4_Pipeline_L1_1 grp_conv4_Pipeline_L1_1_fu_4436 conv4_Pipeline_F1_1 grp_conv4_Pipeline_F1_1_fu_4468 conv4_Pipeline_VITIS_LOOP_87_1 grp_conv4_Pipeline_VITIS_LOOP_87_1_fu_4484 conv4_Pipeline_C1_1 grp_conv4_Pipeline_C1_1_fu_4826 conv4_Pipeline_M1 grp_conv4_Pipeline_M1_fu_5202 conv4_Pipeline_L2_1 grp_conv4_Pipeline_L2_1_fu_5379 conv4_Pipeline_F2_1 grp_conv4_Pipeline_F2_1_fu_5411 conv4_Pipeline_VITIS_LOOP_174_7 grp_conv4_Pipeline_VITIS_LOOP_174_7_fu_5427 conv4_Pipeline_C2_1 grp_conv4_Pipeline_C2_1_fu_5769 conv4_Pipeline_M2 grp_conv4_Pipeline_M2_fu_6145} INST2MODULE {conv4 conv4 grp_conv4_Pipeline_L1_1_fu_4436 conv4_Pipeline_L1_1 grp_conv4_Pipeline_F1_1_fu_4468 conv4_Pipeline_F1_1 grp_conv4_Pipeline_VITIS_LOOP_87_1_fu_4484 conv4_Pipeline_VITIS_LOOP_87_1 grp_conv4_Pipeline_C1_1_fu_4826 conv4_Pipeline_C1_1 grp_conv4_Pipeline_M1_fu_5202 conv4_Pipeline_M1 grp_conv4_Pipeline_L2_1_fu_5379 conv4_Pipeline_L2_1 grp_conv4_Pipeline_F2_1_fu_5411 conv4_Pipeline_F2_1 grp_conv4_Pipeline_VITIS_LOOP_174_7_fu_5427 conv4_Pipeline_VITIS_LOOP_174_7 grp_conv4_Pipeline_C2_1_fu_5769 conv4_Pipeline_C2_1 grp_conv4_Pipeline_M2_fu_6145 conv4_Pipeline_M2} INSTDATA {conv4 {DEPTH 1 CHILDREN {grp_conv4_Pipeline_L1_1_fu_4436 grp_conv4_Pipeline_F1_1_fu_4468 grp_conv4_Pipeline_VITIS_LOOP_87_1_fu_4484 grp_conv4_Pipeline_C1_1_fu_4826 grp_conv4_Pipeline_M1_fu_5202 grp_conv4_Pipeline_L2_1_fu_5379 grp_conv4_Pipeline_F2_1_fu_5411 grp_conv4_Pipeline_VITIS_LOOP_174_7_fu_5427 grp_conv4_Pipeline_C2_1_fu_5769 grp_conv4_Pipeline_M2_fu_6145}} grp_conv4_Pipeline_L1_1_fu_4436 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_F1_1_fu_4468 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_VITIS_LOOP_87_1_fu_4484 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_C1_1_fu_4826 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_M1_fu_5202 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_L2_1_fu_5379 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_F2_1_fu_5411 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_VITIS_LOOP_174_7_fu_5427 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_C2_1_fu_5769 {DEPTH 2 CHILDREN {}} grp_conv4_Pipeline_M2_fu_6145 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv4_Pipeline_L1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_527_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 VARIABLE icmp_ln71 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_533_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 VARIABLE add_ln71 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_586_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 VARIABLE add_ln71_1 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_543_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 VARIABLE add_ln71_2 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_1_fu_549_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 VARIABLE icmp_ln71_1 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_555_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71 VARIABLE select_ln71 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_F1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_257_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81 VARIABLE icmp_ln81 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_263_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81 VARIABLE add_ln81 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_312_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81 VARIABLE add_ln81_1 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_2_fu_273_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81 VARIABLE add_ln81_2 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_1_fu_279_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81 VARIABLE icmp_ln81_1 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_285_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81 VARIABLE select_ln81 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_VITIS_LOOP_87_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_4768_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_4774_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_C1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_11127_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93 VARIABLE icmp_ln93 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_11133_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93 VARIABLE add_ln93 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_8_fu_11168_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_8 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_11205_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_11236_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_1 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_11267_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_2 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_3_fu_11285_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_3 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_4_fu_11302_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_4 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_5_fu_11332_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_5 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_6_fu_11349_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_6 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_7_fu_11362_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98 VARIABLE add_ln98_7 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_M1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln136_fu_1591_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE icmp_ln136 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_1597_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE add_ln136 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_fu_2412_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_1_fu_2418_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_fu_2424_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_2430_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1824 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_2_fu_2462_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_3_fu_2468_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_1_fu_2474_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_1_fu_2480_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1825 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_4_fu_2512_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_5_fu_2518_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_2_fu_2524_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_2_fu_2530_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1826 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_6_fu_2562_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_7_fu_2568_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_3_fu_2574_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_3_fu_2580_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1827 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_8_fu_2612_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_9_fu_2618_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_4_fu_2624_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_4_fu_2630_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1828 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_10_fu_2662_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_11_fu_2668_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_5_fu_2674_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_5_fu_2680_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1829 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_12_fu_2712_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_13_fu_2718_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_13 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_6_fu_2724_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_6_fu_2730_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1830 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_14_fu_2762_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_14 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_15_fu_2768_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_15 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_7_fu_2774_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_7_fu_2780_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1831 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_16_fu_2812_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_16 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_17_fu_2818_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_17 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_8_fu_2824_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_8_fu_2830_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1832 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_18_fu_2862_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_18 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_19_fu_2868_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_19 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_9_fu_2874_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_9_fu_2880_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1833 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_s LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_20_fu_2912_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_20 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_21_fu_2918_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_21 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_10_fu_2924_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_10_fu_2930_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1834 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_22_fu_2962_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_22 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_23_fu_2968_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_23 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_11_fu_2974_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_11_fu_2980_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1835 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140 VARIABLE tmp_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln143_24_fu_3011_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_24 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_25_fu_3017_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE icmp_ln143_25 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_12_fu_3023_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE or_ln143_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_12_fu_3029_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143 VARIABLE and_ln143_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_fu_2436_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_1_fu_2486_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_2_fu_2536_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_3_fu_2586_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_4_fu_2636_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_5_fu_2686_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_6_fu_2736_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_7_fu_2786_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_8_fu_2836_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_9_fu_2886_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_10_fu_2936_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_11_fu_2986_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_12_fu_3035_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136 VARIABLE select_ln136_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_L2_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln157_fu_527_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE icmp_ln157 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_533_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE add_ln157 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_1_fu_586_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE add_ln157_1 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_2_fu_543_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE add_ln157_2 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln157_1_fu_549_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE icmp_ln157_1 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_fu_555_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE select_ln157 LOOP L2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_F2_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_257_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168 VARIABLE icmp_ln168 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_263_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168 VARIABLE add_ln168 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_1_fu_312_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168 VARIABLE add_ln168_1 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_2_fu_273_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168 VARIABLE add_ln168_2 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_1_fu_279_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168 VARIABLE icmp_ln168_1 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln168_fu_285_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168 VARIABLE select_ln168 LOOP F2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_VITIS_LOOP_174_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln174_fu_4768_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174 VARIABLE icmp_ln174 LOOP VITIS_LOOP_174_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_4774_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_174_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_C2_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln178_fu_11127_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178 VARIABLE icmp_ln178 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_11133_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178 VARIABLE add_ln178 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_8_fu_11168_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_8 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_11205_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_11236_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_1 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_2_fu_11267_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_2 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_3_fu_11285_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_3 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_4_fu_11302_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_4 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_5_fu_11332_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_5 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_6_fu_11349_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_6 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_7_fu_11362_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182 VARIABLE add_ln182_7 LOOP C2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv4_Pipeline_M2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln229_fu_1591_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE icmp_ln229 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_1597_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE add_ln229 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3830 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_s LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_fu_2412_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_1_fu_2418_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_fu_2424_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_fu_2430_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3831 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_2_fu_2462_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_3_fu_2468_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_1_fu_2474_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_1_fu_2480_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3832 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_4_fu_2512_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_5_fu_2518_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_2_fu_2524_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_2_fu_2530_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3833 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_6_fu_2562_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_7_fu_2568_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_3_fu_2574_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_3_fu_2580_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3834 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_8_fu_2612_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_9_fu_2618_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_4_fu_2624_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_4_fu_2630_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3835 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_15 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_10_fu_2662_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_11_fu_2668_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_5_fu_2674_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_5_fu_2680_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3836 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_18 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_12_fu_2712_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_13_fu_2718_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_13 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_6_fu_2724_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_6_fu_2730_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3837 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_19 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_14_fu_2762_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_14 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_15_fu_2768_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_15 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_7_fu_2774_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_7_fu_2780_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3838 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_20 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_16_fu_2812_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_16 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_17_fu_2818_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_17 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_8_fu_2824_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_8_fu_2830_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3839 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_21 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_18_fu_2862_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_18 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_19_fu_2868_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_19 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_9_fu_2874_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_9_fu_2880_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3840 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_22 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_20_fu_2912_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_20 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_21_fu_2918_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_21 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_10_fu_2924_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_10_fu_2930_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3841 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_23 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_22_fu_2962_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_22 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_23_fu_2968_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_23 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_11_fu_2974_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_11_fu_2980_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U3842 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232 VARIABLE tmp_24 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln234_24_fu_3011_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_24 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_25_fu_3017_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE icmp_ln234_25 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln234_12_fu_3023_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE or_ln234_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln234_12_fu_3029_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234 VARIABLE and_ln234_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_fu_2436_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_1_fu_2486_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_1 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_2_fu_2536_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_2 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_3_fu_2586_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_3 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_4_fu_2636_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_4 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_5_fu_2686_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_5 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_6_fu_2736_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_6 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_7_fu_2786_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_7 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_8_fu_2836_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_8 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_9_fu_2886_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_9 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_10_fu_2936_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_10 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_11_fu_2986_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_11 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_12_fu_3035_p3 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229 VARIABLE select_ln229_12 LOOP M2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_1_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_2_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_3_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_4_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_5_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_6_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_7_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_8_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_9_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_10_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_11_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_12_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_13_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_14_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_15_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_16_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_17_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_18_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_19_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_20_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_21_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_22_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_23_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_24_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50 VARIABLE inp_image_local_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1728 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_1_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_2_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_3_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_4_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_5_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_6_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_7_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_8_U SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54 VARIABLE filter_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_6885_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78 VARIABLE add_ln78_1 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_fu_6891_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78 VARIABLE icmp_ln78 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_6897_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78 VARIABLE add_ln78 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_203_fu_6907_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78 VARIABLE empty_203 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_205_fu_7838_p2 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78 VARIABLE empty_205 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4433 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE empty_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4500 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE add_ln157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U4756 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157 VARIABLE empty_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U4758 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE add_ln165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U4762 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE empty_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4274 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE add_ln165_2 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4341 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE icmp_ln165 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4546 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE tmp1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U4917 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE empty_210 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U4921 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168 VARIABLE empty_211 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U4679 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE empty_212 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4200 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE gmem0_load_1_req LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4227 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE gmem0_addr_7_read LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4396 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165 VARIABLE add_ln165_1 LOOP L7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4574 SOURCE AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:247 VARIABLE empty_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false}} AREA {DSP 2649 BRAM 213 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.95 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.16 seconds; current allocated memory: 4.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv4.
INFO: [VLOG 209-307] Generating Verilog RTL for conv4.
Execute         syn_report -model conv4 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 101.98 sec.
Command     csynth_design done; 200.1 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:20; Allocated memory: 245.578 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv4 xml_exists=0
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv4
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=1031 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_flow_control_loop_pipe_sequential_init
conv4_sparsemux_27_4_32_1_1
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_flow_control_loop_pipe_sequential_init
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fadd_32ns_32ns_32_4_full_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fmul_32ns_32ns_32_3_max_dsp_1
conv4_fcmp_32ns_32ns_1_2_no_dsp_1
conv4_inp_image_local_RAM_1WNR_AUTO_1R1W
conv4_filter_local_RAM_AUTO_1R1W
conv4_gmem0_m_axi
conv4_control_s_axi
conv4_Pipeline_L1_1
conv4_Pipeline_F1_1
conv4_Pipeline_VITIS_LOOP_87_1
conv4_Pipeline_C1_1
conv4_Pipeline_M1
conv4_Pipeline_L2_1
conv4_Pipeline_F2_1
conv4_Pipeline_VITIS_LOOP_174_7
conv4_Pipeline_C2_1
conv4_Pipeline_M2
conv4
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/top-io-be.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_87_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_L2_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_F2_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_VITIS_LOOP_174_7.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_C2_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4_Pipeline_M2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.constraint.tcl 
Execute       sc_get_clocks conv4 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/impl/misc/conv4_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/impl/misc/conv4_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/impl/misc/conv4_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.constraint.tcl 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/conv4.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv4/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/HLS/Alex_Net/Conv4/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/HLS/Alex_Net/Conv4/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Alex_Net/Conv4/impl/export.zip 
INFO: [HLS 200-802] Generated output file Alex_Net/Conv4/impl/export.zip
Command     export_design done; 125.44 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:02:05; Allocated memory: 0.000 MB.
Execute     remove_files AlexNet-FPGA-implementation/Conv4/src/conv4.cpp AlexNet-FPGA-implementation/Conv4/src/conv4.h 
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Conv4/src/conv4.cpp AlexNet-FPGA-implementation/Conv4/src/conv4.h 
Execute     remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/testbench.cpp 
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h' to the project
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' to the project
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv5/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/testbench.cpp' to the project
Execute     set_top conv5 
INFO: [HLS 200-1510] Running: set_top conv5 
Execute     open_solution -reset Conv5 
INFO: [HLS 200-1510] Running: open_solution -reset Conv5 
Execute       cleanup_all 
Command       cleanup_all done; 0.97 sec.
Execute       cleanup_all 
