===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4926 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2779 ( 14.9%)    0.2779 ( 18.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2360 ( 12.7%)    0.2360 ( 15.8%)    Parse modules
    0.0383 (  2.1%)    0.0383 (  2.6%)    Verify circuit
    1.3861 ( 74.3%)    1.0135 ( 67.9%)  'firrtl.circuit' Pipeline
    0.0488 (  2.6%)    0.0488 (  3.3%)    LowerFIRRTLAnnotations
    0.2114 ( 11.3%)    0.1164 (  7.8%)    'firrtl.module' Pipeline
    0.0768 (  4.1%)    0.0425 (  2.8%)      DropName
    0.1346 (  7.2%)    0.0739 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0085 (  0.5%)    0.0047 (  0.3%)    'firrtl.module' Pipeline
    0.0085 (  0.5%)    0.0047 (  0.3%)      LowerCHIRRTLPass
    0.0122 (  0.7%)    0.0122 (  0.8%)    InferWidths
    0.0345 (  1.8%)    0.0345 (  2.3%)    MemToRegOfVec
    0.0643 (  3.4%)    0.0643 (  4.3%)    InferResets
    0.0052 (  0.3%)    0.0052 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0104 (  0.6%)    0.0104 (  0.7%)    WireDFT
    0.0556 (  3.0%)    0.0300 (  2.0%)    'firrtl.module' Pipeline
    0.0556 (  3.0%)    0.0300 (  2.0%)      FlattenMemory
    0.0904 (  4.8%)    0.0904 (  6.1%)    LowerFIRRTLTypes
    0.0970 (  5.2%)    0.0557 (  3.7%)    'firrtl.module' Pipeline
    0.0948 (  5.1%)    0.0546 (  3.7%)      ExpandWhens
    0.0021 (  0.1%)    0.0011 (  0.1%)      SFCCompat
    0.0360 (  1.9%)    0.0360 (  2.4%)    Inliner
    0.0266 (  1.4%)    0.0266 (  1.8%)    'firrtl.module' Pipeline
    0.0266 (  1.4%)    0.0266 (  1.8%)      RandomizeRegisterInit
    0.0134 (  0.7%)    0.0134 (  0.9%)    CheckCombCycles
    0.0017 (  0.1%)    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1992 ( 10.7%)    0.1992 ( 13.3%)    'firrtl.module' Pipeline
    0.1891 ( 10.1%)    0.1891 ( 12.7%)      Canonicalizer
    0.0101 (  0.5%)    0.0101 (  0.7%)      InferReadWrite
    0.0038 (  0.2%)    0.0038 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0289 (  1.5%)    0.0289 (  1.9%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0106 (  0.6%)    0.0106 (  0.7%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0009 (  0.0%)    0.0009 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0149 (  0.8%)    0.0149 (  1.0%)    SymbolDCE
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1282 (  6.9%)    0.1282 (  8.6%)    'firrtl.module' Pipeline
    0.0081 (  0.4%)    0.0081 (  0.5%)      DropName
    0.1201 (  6.4%)    0.1201 (  8.0%)      Canonicalizer
    0.0147 (  0.8%)    0.0147 (  1.0%)    IMDeadCodeElim
    0.0009 (  0.1%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0026 (  0.1%)    0.0026 (  0.2%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0067 (  0.4%)    0.0067 (  0.5%)    LowerXMR
    0.0006 (  0.0%)    0.0006 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0344 (  1.8%)    0.0344 (  2.3%)  LowerFIRRTLToHW
    0.0005 (  0.0%)    0.0005 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0502 (  2.7%)    0.0502 (  3.4%)  'hw.module' Pipeline
    0.0100 (  0.5%)    0.0100 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0169 (  0.9%)    0.0169 (  1.1%)    Canonicalizer
    0.0070 (  0.4%)    0.0070 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0163 (  0.9%)    0.0163 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0431 (  2.3%)    0.0431 (  2.9%)  'hw.module' Pipeline
    0.0149 (  0.8%)    0.0149 (  1.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0130 (  0.7%)    0.0130 (  0.9%)    Canonicalizer
    0.0096 (  0.5%)    0.0096 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0057 (  0.3%)    0.0057 (  0.4%)    HWCleanup
    0.0081 (  0.4%)    0.0081 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0078 (  0.4%)    0.0078 (  0.5%)    PrettifyVerilog
    0.0069 (  0.4%)    0.0069 (  0.5%)  StripDebugInfoWithPred
    0.0540 (  2.9%)    0.0540 (  3.6%)  ExportVerilog
    0.0153 (  0.8%)    0.0153 (  1.0%)  'builtin.module' Pipeline
    0.0145 (  0.8%)    0.0145 (  1.0%)    'hw.module' Pipeline
    0.0145 (  0.8%)    0.0145 (  1.0%)      PrepareForEmission
   -0.0134 ( -0.7%)   -0.0134 ( -0.9%)  Rest
    1.8652 (100.0%)    1.4926 (100.0%)  Total

{
  totalTime: 1.506,
  maxMemory: 74678272
}
