TRACE::2023-12-07.23:40:20::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:20::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:20::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:21::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:21::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:21::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-07.23:40:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-12-07.23:40:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2023-12-07.23:40:22::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-12-07.23:40:22::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-12-07.23:40:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2023-12-07.23:40:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:22::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:22::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:22::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:22::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:22::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:22::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:22::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-07.23:40:22::SCWMssOS::No sw design opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:22::SCWMssOS::mss does not exists at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:22::SCWMssOS::Creating sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:22::SCWMssOS::Adding the swdes entry, created swdb C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss with des name C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:22::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:22::SCWMssOS::Writing mss at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:22::SCWMssOS::Completed writing the mss file at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp
TRACE::2023-12-07.23:40:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-12-07.23:40:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-12-07.23:40:22::SCWMssOS::Completed writing the mss file at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp
TRACE::2023-12-07.23:40:22::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-12-07.23:40:23::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-07.23:40:23::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-12-07.23:40:23::SCWMssOS::Could not open the swdb for C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
KEYINFO::2023-12-07.23:40:23::SCWMssOS::Could not open the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss is not found

TRACE::2023-12-07.23:40:23::SCWMssOS::Cleared the swdb table entry
TRACE::2023-12-07.23:40:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-07.23:40:23::SCWMssOS::Writing the mss file completed C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3fec2ea1c29e46d26961778e24da4811",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-07.23:40:23::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2023-12-07.23:40:23::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-07.23:40:23::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2023-12-07.23:40:23::SCWSystem::Checking the domain domain_microblaze_0
LOG::2023-12-07.23:40:23::SCWSystem::Not a boot domain 
LOG::2023-12-07.23:40:23::SCWSystem::Started Processing the domain domain_microblaze_0
TRACE::2023-12-07.23:40:23::SCWDomain::Generating domain artifcats
TRACE::2023-12-07.23:40:23::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-07.23:40:23::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Completed writing the mss file at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp
TRACE::2023-12-07.23:40:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-07.23:40:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-07.23:40:23::SCWDomain::Skipping the build for domain :  domain_microblaze_0
TRACE::2023-12-07.23:40:23::SCWMssOS::skipping the bsp build ... 
TRACE::2023-12-07.23:40:23::SCWMssOS::Copying to export directory.
TRACE::2023-12-07.23:40:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-07.23:40:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-07.23:40:23::SCWSystem::Completed Processing the domain domain_microblaze_0
LOG::2023-12-07.23:40:23::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2023-12-07.23:40:23::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2023-12-07.23:40:23::SCWPlatform::Started preparing the platform 
TRACE::2023-12-07.23:40:23::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2023-12-07.23:40:23::SCWSystem::dir created 
TRACE::2023-12-07.23:40:23::SCWSystem::Writing the bif 
TRACE::2023-12-07.23:40:23::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-07.23:40:23::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-07.23:40:23::SCWPlatform::Completed generating the platform
TRACE::2023-12-07.23:40:23::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-07.23:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-07.23:40:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3fec2ea1c29e46d26961778e24da4811",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-07.23:40:23::SCWPlatform::updated the xpfm file.
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-07.23:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-07.23:40:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3fec2ea1c29e46d26961778e24da4811",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-07.23:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-07.23:40:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3fec2ea1c29e46d26961778e24da4811",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-07.23:40:23::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2023-12-07.23:40:23::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-07.23:40:23::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2023-12-07.23:40:23::SCWSystem::Started Processing the domain domain_microblaze_0
TRACE::2023-12-07.23:40:23::SCWDomain::Generating domain artifcats
TRACE::2023-12-07.23:40:23::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-07.23:40:23::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Completed writing the mss file at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp
TRACE::2023-12-07.23:40:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-07.23:40:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-07.23:40:23::SCWDomain::Building the domain as part of full build :  domain_microblaze_0
TRACE::2023-12-07.23:40:23::SCWMssOS::skipping the bsp build ... 
TRACE::2023-12-07.23:40:23::SCWMssOS::Copying to export directory.
TRACE::2023-12-07.23:40:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-07.23:40:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-07.23:40:23::SCWSystem::Completed Processing the domain domain_microblaze_0
LOG::2023-12-07.23:40:23::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2023-12-07.23:40:23::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2023-12-07.23:40:23::SCWPlatform::Started preparing the platform 
TRACE::2023-12-07.23:40:23::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2023-12-07.23:40:23::SCWSystem::dir created 
TRACE::2023-12-07.23:40:23::SCWSystem::Writing the bif 
TRACE::2023-12-07.23:40:23::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-07.23:40:23::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-07.23:40:23::SCWPlatform::Completed generating the platform
TRACE::2023-12-07.23:40:23::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-07.23:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-07.23:40:23::SCWMssOS::Commit changes completed.
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:40:23::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:40:23::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:40:23::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:40:23::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:40:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3fec2ea1c29e46d26961778e24da4811",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-07.23:40:23::SCWPlatform::updated the xpfm file.
LOG::2023-12-07.23:41:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2023-12-07.23:41:01::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-07.23:41:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2023-12-07.23:41:01::SCWSystem::Checking the domain domain_microblaze_0
LOG::2023-12-07.23:41:01::SCWSystem::Not a boot domain 
LOG::2023-12-07.23:41:01::SCWSystem::Started Processing the domain domain_microblaze_0
TRACE::2023-12-07.23:41:01::SCWDomain::Generating domain artifcats
TRACE::2023-12-07.23:41:01::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-07.23:41:01::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-07.23:41:01::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:01::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:01::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:01::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:41:01::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:01::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:41:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:41:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:41:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:41:01::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:41:01::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:01::SCWMssOS::Completed writing the mss file at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp
TRACE::2023-12-07.23:41:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-07.23:41:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-07.23:41:01::SCWDomain::Building the domain as part of full build :  domain_microblaze_0
TRACE::2023-12-07.23:41:01::SCWMssOS::doing bsp build ... 
TRACE::2023-12-07.23:41:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp & make 
TRACE::2023-12-07.23:41:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/axidma_v9_11/src"

TRACE::2023-12-07.23:41:01::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-07.23:41:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-07.23:41:01::SCWMssOS::ll -Wextra"

TRACE::2023-12-07.23:41:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2023-12-07.23:41:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-07.23:41:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-07.23:41:01::SCWMssOS::-Wextra"

TRACE::2023-12-07.23:41:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2023-12-07.23:41:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-07.23:41:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-07.23:41:01::SCWMssOS::-Wextra"

TRACE::2023-12-07.23:41:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_11/src"

TRACE::2023-12-07.23:41:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-07.23:41:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-07.23:41:01::SCWMssOS:: -Wextra"

TRACE::2023-12-07.23:41:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2023-12-07.23:41:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-12-07.23:41:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-12-07.23:41:01::SCWMssOS::-Wall -Wextra"

TRACE::2023-12-07.23:41:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2023-12-07.23:41:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-12-07.23:41:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-12-07.23:41:02::SCWMssOS::all -Wextra"

TRACE::2023-12-07.23:41:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axidma_v9_11/src"

TRACE::2023-12-07.23:41:02::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-12-07.23:41:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-12-07.23:41:02::SCWMssOS::-Wextra"

TRACE::2023-12-07.23:41:02::SCWMssOS::"Compiling axidma"

TRACE::2023-12-07.23:41:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2023-12-07.23:41:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-07.23:41:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-07.23:41:03::SCWMssOS::xtra"

TRACE::2023-12-07.23:41:03::SCWMssOS::"Compiling bram"

TRACE::2023-12-07.23:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2023-12-07.23:41:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-12-07.23:41:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-12-07.23:41:04::SCWMssOS::xtra"

TRACE::2023-12-07.23:41:04::SCWMssOS::"Compiling cpu"

TRACE::2023-12-07.23:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_11/src"

TRACE::2023-12-07.23:41:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-12-07.23:41:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2023-12-07.23:41:04::SCWMssOS::extra"

TRACE::2023-12-07.23:41:04::SCWMssOS::"Compiling intc"

TRACE::2023-12-07.23:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2023-12-07.23:41:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-12-07.23:41:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-12-07.23:41:04::SCWMssOS::ll -Wextra"

TRACE::2023-12-07.23:41:05::SCWMssOS::"Compiling standalone";

TRACE::2023-12-07.23:41:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2023-12-07.23:41:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-12-07.23:41:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-12-07.23:41:07::SCWMssOS:: -Wextra"

TRACE::2023-12-07.23:41:07::SCWMssOS::"Compiling uartlite"

TRACE::2023-12-07.23:41:07::SCWMssOS::'Finished building libraries'

TRACE::2023-12-07.23:41:07::SCWMssOS::Copying to export directory.
TRACE::2023-12-07.23:41:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-07.23:41:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-07.23:41:07::SCWSystem::Completed Processing the domain domain_microblaze_0
LOG::2023-12-07.23:41:07::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2023-12-07.23:41:07::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2023-12-07.23:41:07::SCWPlatform::Started preparing the platform 
TRACE::2023-12-07.23:41:07::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2023-12-07.23:41:07::SCWSystem::dir created 
TRACE::2023-12-07.23:41:07::SCWSystem::Writing the bif 
TRACE::2023-12-07.23:41:07::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-07.23:41:07::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-07.23:41:07::SCWPlatform::Completed generating the platform
TRACE::2023-12-07.23:41:07::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-07.23:41:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-07.23:41:07::SCWMssOS::Commit changes completed.
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:41:07::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:41:07::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:41:07::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:41:07::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:41:07::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:41:07::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:41:07::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:41:07::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:41:07::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3fec2ea1c29e46d26961778e24da4811",
					"compatibleApp":	"memory_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-07.23:41:07::SCWPlatform::updated the xpfm file.
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-07.23:41:07::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-07.23:41:07::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-07.23:41:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-12-07.23:41:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-07.23:41:07::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-07.23:41:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-07.23:41:07::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWPlatform::Clearing the existing platform
TRACE::2023-12-08.00:13:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-12-08.00:13:30::SCWMssOS::Removing the swdes entry for  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWSystem::Clearing the domains completed.
TRACE::2023-12-08.00:13:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform location is C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:30::SCWPlatform::Removing the HwDB with name C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-08.00:13:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWReader::Active system found as  design_1_wrapper
TRACE::2023-12-08.00:13:30::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2023-12-08.00:13:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:30::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-08.00:13:30::SCWMssOS::No sw design opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWMssOS::mss exists loading the mss file  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWMssOS::Opened the sw design from mss  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWMssOS::Adding the swdes entry C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-08.00:13:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-08.00:13:30::SCWMssOS::Opened the sw design.  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-08.00:13:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-08.00:13:30::SCWMssOS::Commit changes completed.
TRACE::2023-12-08.00:13:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-12-08.00:13:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:30::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:30::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:30::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-08.00:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:30::SCWReader::No isolation master present  
TRACE::2023-12-08.00:13:31::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:31::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:31::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-08.00:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::In reload Mss file.
TRACE::2023-12-08.00:13:31::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:31::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:31::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

KEYINFO::2023-12-08.00:13:31::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-12-08.00:13:31::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-12-08.00:13:31::SCWMssOS::Cleared the swdb table entry
TRACE::2023-12-08.00:13:31::SCWMssOS::No sw design opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::mss exists loading the mss file  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::Opened the sw design from mss  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::Adding the swdes entry C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss with des name system
TRACE::2023-12-08.00:13:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-08.00:13:31::SCWMssOS::Opened the sw design.  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::Saving the mss changes C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-08.00:13:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-08.00:13:31::SCWMssOS::Commit changes completed.
TRACE::2023-12-08.00:13:31::SCWPlatform::Trying to open the hw design at C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA given C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA absoulate path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform::DSA directory C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw
TRACE::2023-12-08.00:13:31::SCWPlatform:: Platform Path C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2023-12-08.00:13:31::SCWPlatform:: Unique name xilinx:nexys4_ddr::0.0
TRACE::2023-12-08.00:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2023-12-08.00:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2023-12-08.00:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-08.00:13:31::SCWMssOS::Checking the sw design at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2023-12-08.00:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2023-12-08.00:13:31::SCWMssOS::Removing the swdes entry for  C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/PS/design_1_wrapper/microblaze_0/domain_microblaze_0/bsp/system.mss
