{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:32:38 2017 " "Info: Processing started: Fri Jun 02 00:32:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Uart -c Uart --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Uart -c Uart --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:inst\|bclk " "Info: Detected ripple clock \"baud:inst\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:inst\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register baud:inst\|cnt\[0\] register baud:inst\|cnt\[31\] 142.03 MHz 7.041 ns Internal " "Info: Clock \"clk\" has Internal fmax of 142.03 MHz between source register \"baud:inst\|cnt\[0\]\" and destination register \"baud:inst\|cnt\[31\]\" (period= 7.041 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.765 ns + Longest register register " "Info: + Longest register to register delay is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns baud:inst\|cnt\[0\] 1 REG LCFF_X39_Y35_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y35_N21; Fanout = 3; REG Node = 'baud:inst\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:inst|cnt[0] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.596 ns) 1.758 ns baud:inst\|Add0~1 2 COMB LCCOMB_X40_Y36_N0 2 " "Info: 2: + IC(1.162 ns) + CELL(0.596 ns) = 1.758 ns; Loc. = LCCOMB_X40_Y36_N0; Fanout = 2; COMB Node = 'baud:inst\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { baud:inst|cnt[0] baud:inst|Add0~1 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.844 ns baud:inst\|Add0~3 3 COMB LCCOMB_X40_Y36_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.844 ns; Loc. = LCCOMB_X40_Y36_N2; Fanout = 2; COMB Node = 'baud:inst\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~1 baud:inst|Add0~3 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.930 ns baud:inst\|Add0~5 4 COMB LCCOMB_X40_Y36_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.930 ns; Loc. = LCCOMB_X40_Y36_N4; Fanout = 2; COMB Node = 'baud:inst\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~3 baud:inst|Add0~5 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.016 ns baud:inst\|Add0~7 5 COMB LCCOMB_X40_Y36_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.016 ns; Loc. = LCCOMB_X40_Y36_N6; Fanout = 2; COMB Node = 'baud:inst\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~5 baud:inst|Add0~7 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.102 ns baud:inst\|Add0~9 6 COMB LCCOMB_X40_Y36_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.102 ns; Loc. = LCCOMB_X40_Y36_N8; Fanout = 2; COMB Node = 'baud:inst\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~7 baud:inst|Add0~9 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.188 ns baud:inst\|Add0~11 7 COMB LCCOMB_X40_Y36_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.188 ns; Loc. = LCCOMB_X40_Y36_N10; Fanout = 2; COMB Node = 'baud:inst\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~9 baud:inst|Add0~11 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.274 ns baud:inst\|Add0~13 8 COMB LCCOMB_X40_Y36_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.274 ns; Loc. = LCCOMB_X40_Y36_N12; Fanout = 2; COMB Node = 'baud:inst\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~11 baud:inst|Add0~13 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.464 ns baud:inst\|Add0~15 9 COMB LCCOMB_X40_Y36_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.464 ns; Loc. = LCCOMB_X40_Y36_N14; Fanout = 2; COMB Node = 'baud:inst\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { baud:inst|Add0~13 baud:inst|Add0~15 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.550 ns baud:inst\|Add0~17 10 COMB LCCOMB_X40_Y36_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.550 ns; Loc. = LCCOMB_X40_Y36_N16; Fanout = 2; COMB Node = 'baud:inst\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~15 baud:inst|Add0~17 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.636 ns baud:inst\|Add0~19 11 COMB LCCOMB_X40_Y36_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.636 ns; Loc. = LCCOMB_X40_Y36_N18; Fanout = 2; COMB Node = 'baud:inst\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~17 baud:inst|Add0~19 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.722 ns baud:inst\|Add0~21 12 COMB LCCOMB_X40_Y36_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.722 ns; Loc. = LCCOMB_X40_Y36_N20; Fanout = 2; COMB Node = 'baud:inst\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~19 baud:inst|Add0~21 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.808 ns baud:inst\|Add0~23 13 COMB LCCOMB_X40_Y36_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.808 ns; Loc. = LCCOMB_X40_Y36_N22; Fanout = 2; COMB Node = 'baud:inst\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~21 baud:inst|Add0~23 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.894 ns baud:inst\|Add0~25 14 COMB LCCOMB_X40_Y36_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.894 ns; Loc. = LCCOMB_X40_Y36_N24; Fanout = 2; COMB Node = 'baud:inst\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~23 baud:inst|Add0~25 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.980 ns baud:inst\|Add0~27 15 COMB LCCOMB_X40_Y36_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.980 ns; Loc. = LCCOMB_X40_Y36_N26; Fanout = 2; COMB Node = 'baud:inst\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~25 baud:inst|Add0~27 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.066 ns baud:inst\|Add0~29 16 COMB LCCOMB_X40_Y36_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.066 ns; Loc. = LCCOMB_X40_Y36_N28; Fanout = 2; COMB Node = 'baud:inst\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~27 baud:inst|Add0~29 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.241 ns baud:inst\|Add0~31 17 COMB LCCOMB_X40_Y36_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.241 ns; Loc. = LCCOMB_X40_Y36_N30; Fanout = 2; COMB Node = 'baud:inst\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { baud:inst|Add0~29 baud:inst|Add0~31 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.327 ns baud:inst\|Add0~33 18 COMB LCCOMB_X40_Y35_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.327 ns; Loc. = LCCOMB_X40_Y35_N0; Fanout = 2; COMB Node = 'baud:inst\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~31 baud:inst|Add0~33 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.413 ns baud:inst\|Add0~35 19 COMB LCCOMB_X40_Y35_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.413 ns; Loc. = LCCOMB_X40_Y35_N2; Fanout = 2; COMB Node = 'baud:inst\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~33 baud:inst|Add0~35 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.499 ns baud:inst\|Add0~37 20 COMB LCCOMB_X40_Y35_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.499 ns; Loc. = LCCOMB_X40_Y35_N4; Fanout = 2; COMB Node = 'baud:inst\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~35 baud:inst|Add0~37 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.585 ns baud:inst\|Add0~39 21 COMB LCCOMB_X40_Y35_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.585 ns; Loc. = LCCOMB_X40_Y35_N6; Fanout = 2; COMB Node = 'baud:inst\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~37 baud:inst|Add0~39 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.671 ns baud:inst\|Add0~41 22 COMB LCCOMB_X40_Y35_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.671 ns; Loc. = LCCOMB_X40_Y35_N8; Fanout = 2; COMB Node = 'baud:inst\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~39 baud:inst|Add0~41 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.757 ns baud:inst\|Add0~43 23 COMB LCCOMB_X40_Y35_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.757 ns; Loc. = LCCOMB_X40_Y35_N10; Fanout = 2; COMB Node = 'baud:inst\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~41 baud:inst|Add0~43 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.843 ns baud:inst\|Add0~45 24 COMB LCCOMB_X40_Y35_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.843 ns; Loc. = LCCOMB_X40_Y35_N12; Fanout = 2; COMB Node = 'baud:inst\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~43 baud:inst|Add0~45 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.033 ns baud:inst\|Add0~47 25 COMB LCCOMB_X40_Y35_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.033 ns; Loc. = LCCOMB_X40_Y35_N14; Fanout = 2; COMB Node = 'baud:inst\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { baud:inst|Add0~45 baud:inst|Add0~47 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.119 ns baud:inst\|Add0~49 26 COMB LCCOMB_X40_Y35_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.119 ns; Loc. = LCCOMB_X40_Y35_N16; Fanout = 2; COMB Node = 'baud:inst\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~47 baud:inst|Add0~49 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.205 ns baud:inst\|Add0~51 27 COMB LCCOMB_X40_Y35_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.205 ns; Loc. = LCCOMB_X40_Y35_N18; Fanout = 2; COMB Node = 'baud:inst\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~49 baud:inst|Add0~51 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.291 ns baud:inst\|Add0~53 28 COMB LCCOMB_X40_Y35_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.291 ns; Loc. = LCCOMB_X40_Y35_N20; Fanout = 2; COMB Node = 'baud:inst\|Add0~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~51 baud:inst|Add0~53 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.377 ns baud:inst\|Add0~55 29 COMB LCCOMB_X40_Y35_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.377 ns; Loc. = LCCOMB_X40_Y35_N22; Fanout = 2; COMB Node = 'baud:inst\|Add0~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~53 baud:inst|Add0~55 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.463 ns baud:inst\|Add0~57 30 COMB LCCOMB_X40_Y35_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.463 ns; Loc. = LCCOMB_X40_Y35_N24; Fanout = 2; COMB Node = 'baud:inst\|Add0~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~55 baud:inst|Add0~57 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.549 ns baud:inst\|Add0~59 31 COMB LCCOMB_X40_Y35_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.549 ns; Loc. = LCCOMB_X40_Y35_N26; Fanout = 2; COMB Node = 'baud:inst\|Add0~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~57 baud:inst|Add0~59 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.635 ns baud:inst\|Add0~61 32 COMB LCCOMB_X40_Y35_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.635 ns; Loc. = LCCOMB_X40_Y35_N28; Fanout = 1; COMB Node = 'baud:inst\|Add0~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~59 baud:inst|Add0~61 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.141 ns baud:inst\|Add0~62 33 COMB LCCOMB_X40_Y35_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.141 ns; Loc. = LCCOMB_X40_Y35_N30; Fanout = 1; COMB Node = 'baud:inst\|Add0~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { baud:inst|Add0~61 baud:inst|Add0~62 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.370 ns) 6.657 ns baud:inst\|Add0~64 34 COMB LCCOMB_X39_Y36_N22 1 " "Info: 34: + IC(1.146 ns) + CELL(0.370 ns) = 6.657 ns; Loc. = LCCOMB_X39_Y36_N22; Fanout = 1; COMB Node = 'baud:inst\|Add0~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { baud:inst|Add0~62 baud:inst|Add0~64 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.765 ns baud:inst\|cnt\[31\] 35 REG LCFF_X39_Y36_N23 2 " "Info: 35: + IC(0.000 ns) + CELL(0.108 ns) = 6.765 ns; Loc. = LCFF_X39_Y36_N23; Fanout = 2; REG Node = 'baud:inst\|cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.457 ns ( 65.88 % ) " "Info: Total cell delay = 4.457 ns ( 65.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.308 ns ( 34.12 % ) " "Info: Total interconnect delay = 2.308 ns ( 34.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { baud:inst|cnt[0] baud:inst|Add0~1 baud:inst|Add0~3 baud:inst|Add0~5 baud:inst|Add0~7 baud:inst|Add0~9 baud:inst|Add0~11 baud:inst|Add0~13 baud:inst|Add0~15 baud:inst|Add0~17 baud:inst|Add0~19 baud:inst|Add0~21 baud:inst|Add0~23 baud:inst|Add0~25 baud:inst|Add0~27 baud:inst|Add0~29 baud:inst|Add0~31 baud:inst|Add0~33 baud:inst|Add0~35 baud:inst|Add0~37 baud:inst|Add0~39 baud:inst|Add0~41 baud:inst|Add0~43 baud:inst|Add0~45 baud:inst|Add0~47 baud:inst|Add0~49 baud:inst|Add0~51 baud:inst|Add0~53 baud:inst|Add0~55 baud:inst|Add0~57 baud:inst|Add0~59 baud:inst|Add0~61 baud:inst|Add0~62 baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { baud:inst|cnt[0] {} baud:inst|Add0~1 {} baud:inst|Add0~3 {} baud:inst|Add0~5 {} baud:inst|Add0~7 {} baud:inst|Add0~9 {} baud:inst|Add0~11 {} baud:inst|Add0~13 {} baud:inst|Add0~15 {} baud:inst|Add0~17 {} baud:inst|Add0~19 {} baud:inst|Add0~21 {} baud:inst|Add0~23 {} baud:inst|Add0~25 {} baud:inst|Add0~27 {} baud:inst|Add0~29 {} baud:inst|Add0~31 {} baud:inst|Add0~33 {} baud:inst|Add0~35 {} baud:inst|Add0~37 {} baud:inst|Add0~39 {} baud:inst|Add0~41 {} baud:inst|Add0~43 {} baud:inst|Add0~45 {} baud:inst|Add0~47 {} baud:inst|Add0~49 {} baud:inst|Add0~51 {} baud:inst|Add0~53 {} baud:inst|Add0~55 {} baud:inst|Add0~57 {} baud:inst|Add0~59 {} baud:inst|Add0~61 {} baud:inst|Add0~62 {} baud:inst|Add0~64 {} baud:inst|cnt[31] {} } { 0.000ns 1.162ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.146ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.296 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.666 ns) 3.296 ns baud:inst\|cnt\[31\] 3 REG LCFF_X39_Y36_N23 2 " "Info: 3: + IC(1.395 ns) + CELL(0.666 ns) = 3.296 ns; Loc. = LCFF_X39_Y36_N23; Fanout = 2; REG Node = 'baud:inst\|cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.58 % ) " "Info: Total cell delay = 1.766 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.530 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.530 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.395ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.308 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.666 ns) 3.308 ns baud:inst\|cnt\[0\] 3 REG LCFF_X39_Y35_N21 3 " "Info: 3: + IC(1.407 ns) + CELL(0.666 ns) = 3.308 ns; Loc. = LCFF_X39_Y35_N21; Fanout = 3; REG Node = 'baud:inst\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.39 % ) " "Info: Total cell delay = 1.766 ns ( 53.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.542 ns ( 46.61 % ) " "Info: Total interconnect delay = 1.542 ns ( 46.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.407ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.395ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.407ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { baud:inst|cnt[0] baud:inst|Add0~1 baud:inst|Add0~3 baud:inst|Add0~5 baud:inst|Add0~7 baud:inst|Add0~9 baud:inst|Add0~11 baud:inst|Add0~13 baud:inst|Add0~15 baud:inst|Add0~17 baud:inst|Add0~19 baud:inst|Add0~21 baud:inst|Add0~23 baud:inst|Add0~25 baud:inst|Add0~27 baud:inst|Add0~29 baud:inst|Add0~31 baud:inst|Add0~33 baud:inst|Add0~35 baud:inst|Add0~37 baud:inst|Add0~39 baud:inst|Add0~41 baud:inst|Add0~43 baud:inst|Add0~45 baud:inst|Add0~47 baud:inst|Add0~49 baud:inst|Add0~51 baud:inst|Add0~53 baud:inst|Add0~55 baud:inst|Add0~57 baud:inst|Add0~59 baud:inst|Add0~61 baud:inst|Add0~62 baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { baud:inst|cnt[0] {} baud:inst|Add0~1 {} baud:inst|Add0~3 {} baud:inst|Add0~5 {} baud:inst|Add0~7 {} baud:inst|Add0~9 {} baud:inst|Add0~11 {} baud:inst|Add0~13 {} baud:inst|Add0~15 {} baud:inst|Add0~17 {} baud:inst|Add0~19 {} baud:inst|Add0~21 {} baud:inst|Add0~23 {} baud:inst|Add0~25 {} baud:inst|Add0~27 {} baud:inst|Add0~29 {} baud:inst|Add0~31 {} baud:inst|Add0~33 {} baud:inst|Add0~35 {} baud:inst|Add0~37 {} baud:inst|Add0~39 {} baud:inst|Add0~41 {} baud:inst|Add0~43 {} baud:inst|Add0~45 {} baud:inst|Add0~47 {} baud:inst|Add0~49 {} baud:inst|Add0~51 {} baud:inst|Add0~53 {} baud:inst|Add0~55 {} baud:inst|Add0~57 {} baud:inst|Add0~59 {} baud:inst|Add0~61 {} baud:inst|Add0~62 {} baud:inst|Add0~64 {} baud:inst|cnt[31] {} } { 0.000ns 1.162ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.146ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.395ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.407ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reciever:inst1\|rbuf\[7\] reset clk 3.969 ns register " "Info: tsu for register \"reciever:inst1\|rbuf\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is 3.969 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.996 ns + Longest pin register " "Info: + Longest pin to register delay is 12.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_AD4 58 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_AD4; Fanout = 58; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 32 -136 32 48 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.237 ns) + CELL(0.589 ns) 10.760 ns reciever:inst1\|rbuf\[7\]~0 2 COMB LCCOMB_X80_Y16_N22 8 " "Info: 2: + IC(9.237 ns) + CELL(0.589 ns) = 10.760 ns; Loc. = LCCOMB_X80_Y16_N22; Fanout = 8; COMB Node = 'reciever:inst1\|rbuf\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.826 ns" { reset reciever:inst1|rbuf[7]~0 } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.855 ns) 12.996 ns reciever:inst1\|rbuf\[7\] 3 REG LCFF_X78_Y18_N1 1 " "Info: 3: + IC(1.381 ns) + CELL(0.855 ns) = 12.996 ns; Loc. = LCFF_X78_Y18_N1; Fanout = 1; REG Node = 'reciever:inst1\|rbuf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { reciever:inst1|rbuf[7]~0 reciever:inst1|rbuf[7] } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 18.30 % ) " "Info: Total cell delay = 2.378 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.618 ns ( 81.70 % ) " "Info: Total interconnect delay = 10.618 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { reset reciever:inst1|rbuf[7]~0 reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { reset {} reset~combout {} reciever:inst1|rbuf[7]~0 {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 9.237ns 1.381ns } { 0.000ns 0.934ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.987 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(0.970 ns) 4.841 ns baud:inst\|bclk 2 REG LCFF_X39_Y36_N9 1 " "Info: 2: + IC(2.771 ns) + CELL(0.970 ns) = 4.841 ns; Loc. = LCFF_X39_Y36_N9; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.910 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G10 101 " "Info: 3: + IC(2.069 ns) + CELL(0.000 ns) = 6.910 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.666 ns) 8.987 ns reciever:inst1\|rbuf\[7\] 4 REG LCFF_X78_Y18_N1 1 " "Info: 4: + IC(1.411 ns) + CELL(0.666 ns) = 8.987 ns; Loc. = LCFF_X78_Y18_N1; Fanout = 1; REG Node = 'reciever:inst1\|rbuf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { baud:inst|bclk~clkctrl reciever:inst1|rbuf[7] } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.44 % ) " "Info: Total cell delay = 2.736 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.251 ns ( 69.56 % ) " "Info: Total interconnect delay = 6.251 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.987 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.987 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.411ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { reset reciever:inst1|rbuf[7]~0 reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { reset {} reset~combout {} reciever:inst1|rbuf[7]~0 {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 9.237ns 1.381ns } { 0.000ns 0.934ns 0.589ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.987 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.987 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.411ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rec_ready reciever:inst1\|r_ready 19.611 ns register " "Info: tco from clock \"clk\" to destination pin \"rec_ready\" through register \"reciever:inst1\|r_ready\" is 19.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.962 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(0.970 ns) 4.841 ns baud:inst\|bclk 2 REG LCFF_X39_Y36_N9 1 " "Info: 2: + IC(2.771 ns) + CELL(0.970 ns) = 4.841 ns; Loc. = LCFF_X39_Y36_N9; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.910 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G10 101 " "Info: 3: + IC(2.069 ns) + CELL(0.000 ns) = 6.910 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.666 ns) 8.962 ns reciever:inst1\|r_ready 4 REG LCFF_X80_Y15_N9 2 " "Info: 4: + IC(1.386 ns) + CELL(0.666 ns) = 8.962 ns; Loc. = LCFF_X80_Y15_N9; Fanout = 2; REG Node = 'reciever:inst1\|r_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.53 % ) " "Info: Total cell delay = 2.736 ns ( 30.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.226 ns ( 69.47 % ) " "Info: Total interconnect delay = 6.226 ns ( 69.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|r_ready {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.386ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.345 ns + Longest register pin " "Info: + Longest register to pin delay is 10.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reciever:inst1\|r_ready 1 REG LCFF_X80_Y15_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X80_Y15_N9; Fanout = 2; REG Node = 'reciever:inst1\|r_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reciever:inst1|r_ready } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.149 ns) + CELL(3.196 ns) 10.345 ns rec_ready 2 PIN PIN_AB10 0 " "Info: 2: + IC(7.149 ns) + CELL(3.196 ns) = 10.345 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'rec_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.345 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 352 640 816 368 "rec_ready" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 30.89 % ) " "Info: Total cell delay = 3.196 ns ( 30.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.149 ns ( 69.11 % ) " "Info: Total interconnect delay = 7.149 ns ( 69.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.345 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.345 ns" { reciever:inst1|r_ready {} rec_ready {} } { 0.000ns 7.149ns } { 0.000ns 3.196ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|r_ready {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.386ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.345 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.345 ns" { reciever:inst1|r_ready {} rec_ready {} } { 0.000ns 7.149ns } { 0.000ns 3.196ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:inst2\|txd_done xmit_cmd_p_in clk -0.021 ns register " "Info: th for register \"transfer:inst2\|txd_done\" (data pin = \"xmit_cmd_p_in\", clock pin = \"clk\") is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.945 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(0.970 ns) 4.841 ns baud:inst\|bclk 2 REG LCFF_X39_Y36_N9 1 " "Info: 2: + IC(2.771 ns) + CELL(0.970 ns) = 4.841 ns; Loc. = LCFF_X39_Y36_N9; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.910 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G10 101 " "Info: 3: + IC(2.069 ns) + CELL(0.000 ns) = 6.910 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.666 ns) 8.945 ns transfer:inst2\|txd_done 4 REG LCFF_X32_Y15_N19 2 " "Info: 4: + IC(1.369 ns) + CELL(0.666 ns) = 8.945 ns; Loc. = LCFF_X32_Y15_N19; Fanout = 2; REG Node = 'transfer:inst2\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { baud:inst|bclk~clkctrl transfer:inst2|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.59 % ) " "Info: Total cell delay = 2.736 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.209 ns ( 69.41 % ) " "Info: Total interconnect delay = 6.209 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.945 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.945 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.369ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.272 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns xmit_cmd_p_in 1 PIN PIN_AC6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AC6; Fanout = 5; PIN Node = 'xmit_cmd_p_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xmit_cmd_p_in } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 184 -144 24 200 "xmit_cmd_p_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.590 ns) + CELL(0.650 ns) 9.164 ns transfer:inst2\|txd_done~0 2 COMB LCCOMB_X32_Y15_N18 1 " "Info: 2: + IC(7.590 ns) + CELL(0.650 ns) = 9.164 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 1; COMB Node = 'transfer:inst2\|txd_done~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { xmit_cmd_p_in transfer:inst2|txd_done~0 } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.272 ns transfer:inst2\|txd_done 3 REG LCFF_X32_Y15_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.272 ns; Loc. = LCFF_X32_Y15_N19; Fanout = 2; REG Node = 'transfer:inst2\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:inst2|txd_done~0 transfer:inst2|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 18.14 % ) " "Info: Total cell delay = 1.682 ns ( 18.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.590 ns ( 81.86 % ) " "Info: Total interconnect delay = 7.590 ns ( 81.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.272 ns" { xmit_cmd_p_in transfer:inst2|txd_done~0 transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.272 ns" { xmit_cmd_p_in {} xmit_cmd_p_in~combout {} transfer:inst2|txd_done~0 {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 7.590ns 0.000ns } { 0.000ns 0.924ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.945 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.945 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.369ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.272 ns" { xmit_cmd_p_in transfer:inst2|txd_done~0 transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.272 ns" { xmit_cmd_p_in {} xmit_cmd_p_in~combout {} transfer:inst2|txd_done~0 {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 7.590ns 0.000ns } { 0.000ns 0.924ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:32:39 2017 " "Info: Processing ended: Fri Jun 02 00:32:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
