# Verilog 风格

```verilog
module top_module ( zero );
    output zero;
    // Verilog-1995
endmodule
```

```verilog
module top_module ( output zero ); 

    // Verilog-2001
endmodule
```

# 链接

<https://hdlbits.01xz.net/>
