# compile vhdl design source files
vhdl xil_defaultlib  "../../../half_full_adder.srcs/sources_1/new/half_full_adder.vhd"
