$date
	Tue Feb 17 10:18:27 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jk_ff $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & rst $end
$var wire 1 ' t $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$scope module jk1 $end
$var wire 1 # clk $end
$var wire 1 ! q_bar $end
$var wire 1 & rst $end
$var wire 1 ' t $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
1&
0%
0$
1#
0"
1!
$end
#5
0#
#10
1#
0&
#15
0#
#20
1#
1%
#25
1'
0#
0%
1$
#30
1#
1&
#35
0#
1%
0&
#40
0'
0!
1"
1#
0%
#45
1'
0#
1%
#50
1!
0"
1#
#55
0#
#60
0!
1"
1#
