$date
  Tue Jun 02 19:51:09 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 12 ! entrada[11:0] $end
$var reg 12 " salida[11:0] $end
$var reg 1 # l $end
$var reg 1 $ clk $end
$var reg 1 % clock_on $end
$scope module uut $end
$var reg 12 & entrada[11:0] $end
$var reg 12 ' salida[11:0] $end
$var reg 1 ( l $end
$var reg 1 ) clk $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUUUUUU !
b000000000000 "
U#
0$
1%
bUUUUUUUUUUUU &
b000000000000 '
U(
0)
#25000000
1$
1)
#50000000
0$
0)
#75000000
1$
1)
#100000000
b000100000001 !
1#
0$
b000100000001 &
1(
0)
#125000000
b000100000001 "
1$
b000100000001 '
1)
#150000000
0$
0)
#175000000
1$
1)
#200000000
b000111110000 !
0#
0$
b000111110000 &
0(
0)
#225000000
1$
1)
#250000000
0$
0)
#275000000
1$
1)
#300000000
b000101000000 !
1#
0$
0%
b000101000000 &
1(
0)
#325000000
b000101000000 "
1$
b000101000000 '
1)
#350000000
