// File: icestick.v
// Generated by MyHDL 1.0dev
// Date: Tue Sep 15 00:03:59 2015


`timescale 1ns/10ps

module icestick (
    toggle,
    clock
);


output toggle;
reg toggle;
input clock;

reg reset;
reg [23:0] cnt;





always @(posedge clock) begin: ICESTICK_RTL
    if (($signed({1'b0, cnt}) == (12000000 - 1))) begin
        cnt <= 0;
        toggle <= (!toggle);
    end
    else begin
        cnt <= (cnt + 1);
    end
end


always @(posedge clock) begin: ICESTICK_RTL_RESET
    reset <= (!1'b0);
end

endmodule
