Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4bc6fc2870ca4ca3b8e84e4a7b106922 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot WallaceTree_tb_behav xil_defaultlib.WallaceTree_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1757] loop count limit of 500000 exceeded; condition is never false [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:22]
