# To-Do
* After adding all the files in the project, add this testbench file under simulation files for doing Behavioural Simulation.
* Go to Settings and click on General. Click on Verilog options in Language options tab. New window will pop up. 
* In Defines section add these defines that are needed for simulating. itlb_def=1, test_tlb=1, hardware_test=0. 
