INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhywyt/CSON/01_Test/01_Test.sim/sim_1/synth/func/xsim/fetch_instruction_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-311] analyzing module fetch_instruction_ROM
INFO: [VRFC 10-311] analyzing module fetch_instruction_ROM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fetch_instruction_ROM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fetch_instruction_ROM_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module fetch_instruction_ROM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fetch_instruction_ROM_blk_mem_gen_v8_4_7
INFO: [VRFC 10-311] analyzing module fetch_instruction_ROM_blk_mem_gen_v8_4_7_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhywyt/CSON/src/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fetch_instruction' [/home/zhywyt/CSON/src/fetch_instruction.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhywyt/CSON/src/fetch_instruction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction_wrapper
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/home/zhywyt/CSON/src/fetch_instruction_wrapper.v:22]
ERROR: [VRFC 10-8530] module 'fetch_instruction_wrapper' is ignored due to previous errors [/home/zhywyt/CSON/src/fetch_instruction_wrapper.v:2]
