INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/ddr_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/data_interactionddr4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_interactionddr4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/ddr4_mem_burst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_mem_burst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/example_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_tb
