m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/simulation/questa
T_opt
!s110 1684236494
V]:L<4d66CJY_XHgAQX=_Z1
04 13 4 work dataMemory_tb fast 0
=3-047c16432f6e-646368cd-3d4-1464
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L altera_mf_ver -L lpm_ver
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vchipSet
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1684236460
!i10b 1
!s100 eUc;KbQn_SI=1g[8UA4Kc1
I35oiJY`5gDKi7f=aI:NXW3
S1
R0
Z4 w1684230767
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv
!i122 3
L0 1 11
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.2;73
r1
!s85 0
31
Z7 !s108 1684236460.000000
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv|
!i113 0
Z8 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -sv -work work +incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
nchip@set
vdataMemory
R2
R3
!i10b 1
!s100 3`Kf8hColM>AIJGSg972d0
IJeR24_nGM]z45n1P9;8:N2
S1
R0
R4
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv
!i122 5
L0 1 32
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv|
!i113 0
R8
R9
R1
ndata@memory
vdataMemory_tb
R2
R3
!i10b 1
!s100 1[^JYe4Bn3kk]zPA`@;XR0
IJ_8F7GT88eCD4KPE:kgPf0
S1
R0
R4
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory_tb.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory_tb.sv
!i122 6
L0 2 91
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory_tb.sv|
!i113 0
R8
R9
R1
ndata@memory_tb
vIOMemory
R2
R3
!i10b 1
!s100 7?Y_EmYB]zZV6gZ42G]nH3
IVQ?MaL1oO9?ZIGK?MdBNN0
S1
R0
R4
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv
!i122 2
L0 1 26
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv|
!i113 0
R8
R9
R1
n@i@o@memory
vmainMemory
R3
!i10b 1
!s100 WY8UOCn^RFUMfAE[V6NGQ0
IE6eXd1P[9Df[5OLY]:gC02
R0
w1684231592
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v
!i122 0
L0 40 90
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v|
!i113 0
o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
nmain@memory
vmux21
R2
R3
!i10b 1
!s100 DF<Ci9DnJb2_87SfOaRJi1
IaIV8fKJI3S[Z3Jgg=3k2Q1
S1
R0
w1684191765
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv
!i122 1
L0 1 9
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv|
!i113 0
R8
R9
R1
