 
****************************************
Report : area
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Sun Dec 15 05:01:29 2024
****************************************

Library(s) Used:

    tcbn40lpbwp12ttc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t_110b/tcbn40lpbwp12ttc.db)

Number of ports:                           41
Number of nets:                          1190
Number of cells:                         1171
Number of combinational cells:           1046
Number of sequential cells:               123
Number of macros/black boxes:               0
Number of buf/inv:                        326
Number of references:                     136

Combinational area:               1505.044815
Buf/Inv area:                      306.465608
Noncombinational area:             664.204782
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  2169.249596
Total area:                 undefined
1
