INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project3.2/Project3.2.srcs/sources_1/new/temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project3.2/Project3.2.srcs/sim_1/new/temp_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_test_fixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project3.2/Project3.2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
