
*** Running vivado
    with args -log full_sequence_detector_342.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_sequence_detector_342.tcl



****** Vivado v2024.1.1 (64-bit)
  **** SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
  **** IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
  **** SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
  **** Start of session at: Mon Nov 25 16:28:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source full_sequence_detector_342.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 519.434 ; gain = 201.852
Command: read_checkpoint -auto_incremental -incremental E:/3310Labs/miniproject_342/miniproject_342.srcs/utils_1/imports/synth_1/Sequence_Detector.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/3310Labs/miniproject_342/miniproject_342.srcs/utils_1/imports/synth_1/Sequence_Detector.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top full_sequence_detector_342 -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Device 21-9227] Part: xc7a35tcpg236-3 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.953 ; gain = 447.621
---------------------------------------------------------------------------------
ERROR: [Synth 8-11560] semicolon after last interface declaration is only supported in VHDL 1076-2019 [E:/3310Labs/miniproject_342/miniproject_342.srcs/sources_1/new/full_sequence_detector_342.vhd:30]
ERROR: [Synth 8-2716] syntax error near 'In' [E:/3310Labs/miniproject_342/miniproject_342.srcs/sources_1/new/full_sequence_detector_342.vhd:48]
ERROR: [Synth 8-2716] syntax error near 'In' [E:/3310Labs/miniproject_342/miniproject_342.srcs/sources_1/new/full_sequence_detector_342.vhd:108]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [E:/3310Labs/miniproject_342/miniproject_342.srcs/sources_1/new/full_sequence_detector_342.vhd:123]
INFO: [Synth 8-10443] VHDL file 'E:/3310Labs/miniproject_342/miniproject_342.srcs/sources_1/new/full_sequence_detector_342.vhd' is ignored due to errors
INFO: [Synth 8-638] synthesizing module 'full_sequence_detector_342' [E:/3310Labs/miniproject_342/miniproject_342.srcs/sources_1/new/full_sequence_detector_342.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'full_sequence_detector_342' (0#1) [E:/3310Labs/miniproject_342/miniproject_342.srcs/sources_1/new/full_sequence_detector_342.vhd:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1479.945 ; gain = 556.613
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 16:28:46 2024...
