--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 85635 paths analyzed, 345 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.262ns.
--------------------------------------------------------------------------------

Paths for end point reg10_0 (SLICE_X12Y101.A2), 14434 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg2_0 (FF)
  Destination:          reg10_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.183ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg2_0 to reg10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.AQ      Tcko                  0.391   reg2<3>
                                                       reg2_0
    SLICE_X21Y93.A5      net (fanout=3)        0.888   reg2<0>
    SLICE_X21Y93.A       Tilo                  0.259   reg1<3>
                                                       ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.B5      net (fanout=2)        0.378   ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.COUT    Topcyb                0.380   ADDERTREE_INTERNAL_Madd_31
                                                       ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X18Y94.CIN     net (fanout=1)        0.003   ADDERTREE_INTERNAL_Madd1_cy<0>3
    SLICE_X18Y94.AQ      Tito_logic            0.611   ADDERTREE_INTERNAL_Madd_51
                                                       ADDERTREE_INTERNAL_Madd1_xor<0>_6
                                                       ADDERTREE_INTERNAL_Madd_41_rt
    SLICE_X20Y94.A1      net (fanout=1)        0.637   ADDERTREE_INTERNAL_Madd_41
    SLICE_X20Y94.AMUX    Tilo                  0.251   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.BX      net (fanout=2)        1.019   ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.DMUX    Tbxd                  0.310   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd3_xor<0>_6
    SLICE_X12Y100.D5     net (fanout=1)        1.455   ADDERTREE_INTERNAL_Madd_73
    SLICE_X12Y100.DMUX   Topdd                 0.374   reg6<4>
                                                       ADDERTREE_INTERNAL_Madd7_lut<7>
                                                       ADDERTREE_INTERNAL_Madd7_xor<7>
    SLICE_X22Y101.CX     net (fanout=8)        1.745   ADDERTREE_INTERNAL_Madd_77
    SLICE_X22Y101.CMUX   Tcxc                  0.164   N28
                                                       reg1[7]_PWR_4_o_div_39/o<0>1_SW0
    SLICE_X12Y101.A2     net (fanout=1)        1.977   N28
    SLICE_X12Y101.CLK    Tas                   0.341   reg10<1>
                                                       reg1[7]_PWR_4_o_div_39/o<0>1
                                                       reg10_0
    -------------------------------------------------  ---------------------------
    Total                                     11.183ns (3.081ns logic, 8.102ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg3_3 (FF)
  Destination:          reg10_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.143ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.460 - 0.505)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg3_3 to reg10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y93.DQ      Tcko                  0.391   reg3<3>
                                                       reg3_3
    SLICE_X18Y93.D1      net (fanout=2)        1.020   reg3<3>
    SLICE_X18Y93.DMUX    Tilo                  0.261   ADDERTREE_INTERNAL_Madd_31
                                                       ADDERTREE_INTERNAL_Madd13
    SLICE_X18Y94.A5      net (fanout=2)        0.419   ADDERTREE_INTERNAL_Madd13
    SLICE_X18Y94.AQ      Tad_logic             0.779   ADDERTREE_INTERNAL_Madd_51
                                                       ADDERTREE_INTERNAL_Madd1_lut<0>4
                                                       ADDERTREE_INTERNAL_Madd1_xor<0>_6
                                                       ADDERTREE_INTERNAL_Madd_41_rt
    SLICE_X20Y94.A1      net (fanout=1)        0.637   ADDERTREE_INTERNAL_Madd_41
    SLICE_X20Y94.AMUX    Tilo                  0.251   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.BX      net (fanout=2)        1.019   ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.DMUX    Tbxd                  0.310   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd3_xor<0>_6
    SLICE_X12Y100.D5     net (fanout=1)        1.455   ADDERTREE_INTERNAL_Madd_73
    SLICE_X12Y100.DMUX   Topdd                 0.374   reg6<4>
                                                       ADDERTREE_INTERNAL_Madd7_lut<7>
                                                       ADDERTREE_INTERNAL_Madd7_xor<7>
    SLICE_X22Y101.CX     net (fanout=8)        1.745   ADDERTREE_INTERNAL_Madd_77
    SLICE_X22Y101.CMUX   Tcxc                  0.164   N28
                                                       reg1[7]_PWR_4_o_div_39/o<0>1_SW0
    SLICE_X12Y101.A2     net (fanout=1)        1.977   N28
    SLICE_X12Y101.CLK    Tas                   0.341   reg10<1>
                                                       reg1[7]_PWR_4_o_div_39/o<0>1
                                                       reg10_0
    -------------------------------------------------  ---------------------------
    Total                                     11.143ns (2.871ns logic, 8.272ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg2_2 (FF)
  Destination:          reg10_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.132ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg2_2 to reg10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.CQ      Tcko                  0.391   reg2<3>
                                                       reg2_2
    SLICE_X18Y93.C3      net (fanout=2)        0.849   reg2<2>
    SLICE_X18Y93.CMUX    Tilo                  0.261   ADDERTREE_INTERNAL_Madd_31
                                                       ADDERTREE_INTERNAL_Madd12
    SLICE_X18Y93.DX      net (fanout=2)        0.657   ADDERTREE_INTERNAL_Madd12
    SLICE_X18Y93.COUT    Tdxcy                 0.087   ADDERTREE_INTERNAL_Madd_31
                                                       ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X18Y94.CIN     net (fanout=1)        0.003   ADDERTREE_INTERNAL_Madd1_cy<0>3
    SLICE_X18Y94.AQ      Tito_logic            0.611   ADDERTREE_INTERNAL_Madd_51
                                                       ADDERTREE_INTERNAL_Madd1_xor<0>_6
                                                       ADDERTREE_INTERNAL_Madd_41_rt
    SLICE_X20Y94.A1      net (fanout=1)        0.637   ADDERTREE_INTERNAL_Madd_41
    SLICE_X20Y94.AMUX    Tilo                  0.251   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.BX      net (fanout=2)        1.019   ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.DMUX    Tbxd                  0.310   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd3_xor<0>_6
    SLICE_X12Y100.D5     net (fanout=1)        1.455   ADDERTREE_INTERNAL_Madd_73
    SLICE_X12Y100.DMUX   Topdd                 0.374   reg6<4>
                                                       ADDERTREE_INTERNAL_Madd7_lut<7>
                                                       ADDERTREE_INTERNAL_Madd7_xor<7>
    SLICE_X22Y101.CX     net (fanout=8)        1.745   ADDERTREE_INTERNAL_Madd_77
    SLICE_X22Y101.CMUX   Tcxc                  0.164   N28
                                                       reg1[7]_PWR_4_o_div_39/o<0>1_SW0
    SLICE_X12Y101.A2     net (fanout=1)        1.977   N28
    SLICE_X12Y101.CLK    Tas                   0.341   reg10<1>
                                                       reg1[7]_PWR_4_o_div_39/o<0>1
                                                       reg10_0
    -------------------------------------------------  ---------------------------
    Total                                     11.132ns (2.790ns logic, 8.342ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point reg10_0 (SLICE_X12Y101.A6), 9085 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg2_0 (FF)
  Destination:          reg10_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.459ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg2_0 to reg10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.AQ      Tcko                  0.391   reg2<3>
                                                       reg2_0
    SLICE_X21Y93.A5      net (fanout=3)        0.888   reg2<0>
    SLICE_X21Y93.A       Tilo                  0.259   reg1<3>
                                                       ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.B5      net (fanout=2)        0.378   ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.CQ      Tad_logic             0.935   ADDERTREE_INTERNAL_Madd_31
                                                       ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X20Y93.C2      net (fanout=1)        0.594   ADDERTREE_INTERNAL_Madd_21
    SLICE_X20Y93.CMUX    Tilo                  0.251   ADDERTREE_INTERNAL_Madd_33
                                                       ADDERTREE_INTERNAL_Madd32
    SLICE_X20Y93.DX      net (fanout=2)        0.623   ADDERTREE_INTERNAL_Madd32
    SLICE_X20Y93.COUT    Tdxcy                 0.097   ADDERTREE_INTERNAL_Madd_33
                                                       ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X20Y94.CIN     net (fanout=1)        0.003   ADDERTREE_INTERNAL_Madd3_cy<0>3
    SLICE_X20Y94.AQ      Tito_logic            0.581   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd3_xor<0>_6
                                                       ADDERTREE_INTERNAL_Madd_43_rt
    SLICE_X12Y100.A2     net (fanout=2)        1.330   ADDERTREE_INTERNAL_Madd_43
    SLICE_X12Y100.CMUX   Topac                 0.533   reg6<4>
                                                       ADDERTREE_INTERNAL_Madd7_lut<4>
                                                       ADDERTREE_INTERNAL_Madd7_xor<7>
    SLICE_X23Y101.A3     net (fanout=10)       1.689   ADDERTREE_INTERNAL_Madd_67
    SLICE_X23Y101.A      Tilo                  0.259   reg1[7]_PWR_4_o_div_39/n0263<3>
                                                       reg1[7]_PWR_4_o_div_39/Mmux_n026341
    SLICE_X12Y101.A6     net (fanout=1)        1.307   reg1[7]_PWR_4_o_div_39/n0263<3>
    SLICE_X12Y101.CLK    Tas                   0.341   reg10<1>
                                                       reg1[7]_PWR_4_o_div_39/o<0>1
                                                       reg10_0
    -------------------------------------------------  ---------------------------
    Total                                     10.459ns (3.647ns logic, 6.812ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg2_0 (FF)
  Destination:          reg10_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.455ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg2_0 to reg10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.AQ      Tcko                  0.391   reg2<3>
                                                       reg2_0
    SLICE_X21Y93.A5      net (fanout=3)        0.888   reg2<0>
    SLICE_X21Y93.A       Tilo                  0.259   reg1<3>
                                                       ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.B5      net (fanout=2)        0.378   ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.CQ      Tad_logic             0.935   ADDERTREE_INTERNAL_Madd_31
                                                       ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X20Y93.C2      net (fanout=1)        0.594   ADDERTREE_INTERNAL_Madd_21
    SLICE_X20Y93.CMUX    Tilo                  0.251   ADDERTREE_INTERNAL_Madd_33
                                                       ADDERTREE_INTERNAL_Madd32
    SLICE_X20Y93.DX      net (fanout=2)        0.623   ADDERTREE_INTERNAL_Madd32
    SLICE_X20Y93.COUT    Tdxcy                 0.097   ADDERTREE_INTERNAL_Madd_33
                                                       ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X20Y94.CIN     net (fanout=1)        0.003   ADDERTREE_INTERNAL_Madd3_cy<0>3
    SLICE_X20Y94.AQ      Tito_logic            0.581   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd3_xor<0>_6
                                                       ADDERTREE_INTERNAL_Madd_43_rt
    SLICE_X12Y100.A2     net (fanout=2)        1.330   ADDERTREE_INTERNAL_Madd_43
    SLICE_X12Y100.AMUX   Topaa                 0.377   reg6<4>
                                                       ADDERTREE_INTERNAL_Madd7_lut<4>
                                                       ADDERTREE_INTERNAL_Madd7_xor<7>
    SLICE_X23Y101.A1     net (fanout=10)       1.841   ADDERTREE_INTERNAL_Madd_47
    SLICE_X23Y101.A      Tilo                  0.259   reg1[7]_PWR_4_o_div_39/n0263<3>
                                                       reg1[7]_PWR_4_o_div_39/Mmux_n026341
    SLICE_X12Y101.A6     net (fanout=1)        1.307   reg1[7]_PWR_4_o_div_39/n0263<3>
    SLICE_X12Y101.CLK    Tas                   0.341   reg10<1>
                                                       reg1[7]_PWR_4_o_div_39/o<0>1
                                                       reg10_0
    -------------------------------------------------  ---------------------------
    Total                                     10.455ns (3.491ns logic, 6.964ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg2_0 (FF)
  Destination:          reg10_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.448ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.460 - 0.504)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg2_0 to reg10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.AQ      Tcko                  0.391   reg2<3>
                                                       reg2_0
    SLICE_X21Y93.A5      net (fanout=3)        0.888   reg2<0>
    SLICE_X21Y93.A       Tilo                  0.259   reg1<3>
                                                       ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.B5      net (fanout=2)        0.378   ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y93.COUT    Topcyb                0.380   ADDERTREE_INTERNAL_Madd_31
                                                       ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X18Y94.CIN     net (fanout=1)        0.003   ADDERTREE_INTERNAL_Madd1_cy<0>3
    SLICE_X18Y94.AQ      Tito_logic            0.611   ADDERTREE_INTERNAL_Madd_51
                                                       ADDERTREE_INTERNAL_Madd1_xor<0>_6
                                                       ADDERTREE_INTERNAL_Madd_41_rt
    SLICE_X20Y94.A1      net (fanout=1)        0.637   ADDERTREE_INTERNAL_Madd_41
    SLICE_X20Y94.AMUX    Tilo                  0.251   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.BX      net (fanout=2)        1.019   ADDERTREE_INTERNAL_Madd34
    SLICE_X20Y94.DMUX    Tbxd                  0.310   ADDERTREE_INTERNAL_Madd_53
                                                       ADDERTREE_INTERNAL_Madd3_xor<0>_6
    SLICE_X12Y100.D5     net (fanout=1)        1.455   ADDERTREE_INTERNAL_Madd_73
    SLICE_X12Y100.DMUX   Topdd                 0.374   reg6<4>
                                                       ADDERTREE_INTERNAL_Madd7_lut<7>
                                                       ADDERTREE_INTERNAL_Madd7_xor<7>
    SLICE_X23Y101.A5     net (fanout=8)        1.585   ADDERTREE_INTERNAL_Madd_77
    SLICE_X23Y101.A      Tilo                  0.259   reg1[7]_PWR_4_o_div_39/n0263<3>
                                                       reg1[7]_PWR_4_o_div_39/Mmux_n026341
    SLICE_X12Y101.A6     net (fanout=1)        1.307   reg1[7]_PWR_4_o_div_39/n0263<3>
    SLICE_X12Y101.CLK    Tas                   0.341   reg10<1>
                                                       reg1[7]_PWR_4_o_div_39/o<0>1
                                                       reg10_0
    -------------------------------------------------  ---------------------------
    Total                                     10.448ns (3.176ns logic, 7.272ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point reg0_0 (SLICE_X58Y41.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_3 (FF)
  Destination:          reg0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.039ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.541 - 0.587)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_3 to reg0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.DQ     Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_3
    SLICE_X23Y108.C5     net (fanout=10)       2.669   comm_fpga_fx2/chanAddr<3>
    SLICE_X23Y108.C      Tilo                  0.259   GND_4_o_h2fValid_AND_2_o
                                                       GND_4_o_h2fValid_AND_2_o1
    SLICE_X23Y108.D5     net (fanout=4)        0.217   GND_4_o_h2fValid_AND_2_o1
    SLICE_X23Y108.D      Tilo                  0.259   GND_4_o_h2fValid_AND_2_o
                                                       GND_4_o_h2fValid_AND_2_o2
    SLICE_X58Y41.CE      net (fanout=2)        5.892   GND_4_o_h2fValid_AND_2_o
    SLICE_X58Y41.CLK     Tceck                 0.335   reg0<3>
                                                       reg0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.039ns (1.261ns logic, 8.778ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:          reg0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.541 - 0.608)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1 to reg0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.AQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd1
    SLICE_X22Y108.C4     net (fanout=51)       1.632   comm_fpga_fx2/state_FSM_FFd1
    SLICE_X22Y108.C      Tilo                  0.204   comm_fpga_fx2/chanAddr<6>
                                                       GND_4_o_h2fValid_AND_2_o1_SW0
    SLICE_X23Y108.C3     net (fanout=1)        0.686   N22
    SLICE_X23Y108.C      Tilo                  0.259   GND_4_o_h2fValid_AND_2_o
                                                       GND_4_o_h2fValid_AND_2_o1
    SLICE_X23Y108.D5     net (fanout=4)        0.217   GND_4_o_h2fValid_AND_2_o1
    SLICE_X23Y108.D      Tilo                  0.259   GND_4_o_h2fValid_AND_2_o
                                                       GND_4_o_h2fValid_AND_2_o2
    SLICE_X58Y41.CE      net (fanout=2)        5.892   GND_4_o_h2fValid_AND_2_o
    SLICE_X58Y41.CLK     Tceck                 0.335   reg0<3>
                                                       reg0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.931ns (1.504ns logic, 8.427ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_1 (FF)
  Destination:          reg0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.541 - 0.587)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_1 to reg0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.BQ     Tcko                  0.408   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_1
    SLICE_X23Y108.D3     net (fanout=29)       2.867   comm_fpga_fx2/chanAddr<1>
    SLICE_X23Y108.D      Tilo                  0.259   GND_4_o_h2fValid_AND_2_o
                                                       GND_4_o_h2fValid_AND_2_o2
    SLICE_X58Y41.CE      net (fanout=2)        5.892   GND_4_o_h2fValid_AND_2_o
    SLICE_X58Y41.CLK     Tceck                 0.335   reg0<3>
                                                       reg0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (1.002ns logic, 8.759ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/isAligned (SLICE_X6Y121.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/isAligned (FF)
  Destination:          comm_fpga_fx2/isAligned (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/isAligned to comm_fpga_fx2/isAligned
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y121.AQ      Tcko                  0.234   comm_fpga_fx2/isAligned
                                                       comm_fpga_fx2/isAligned
    SLICE_X6Y121.A6      net (fanout=3)        0.025   comm_fpga_fx2/isAligned
    SLICE_X6Y121.CLK     Tah         (-Th)    -0.197   comm_fpga_fx2/isAligned
                                                       comm_fpga_fx2/isAligned_rstpot
                                                       comm_fpga_fx2/isAligned
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_26 (SLICE_X26Y124.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_26 (FF)
  Destination:          comm_fpga_fx2/count_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_26 to comm_fpga_fx2/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.AQ     Tcko                  0.234   comm_fpga_fx2/count<27>
                                                       comm_fpga_fx2/count_26
    SLICE_X26Y124.A6     net (fanout=4)        0.031   comm_fpga_fx2/count<26>
    SLICE_X26Y124.CLK    Tah         (-Th)    -0.197   comm_fpga_fx2/count<27>
                                                       comm_fpga_fx2/Mmux_count_next332
                                                       comm_fpga_fx2/count_26
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.431ns logic, 0.031ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_30 (SLICE_X26Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_30 (FF)
  Destination:          comm_fpga_fx2/count_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_30 to comm_fpga_fx2/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.234   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/count_30
    SLICE_X26Y123.A6     net (fanout=4)        0.032   comm_fpga_fx2/count<30>
    SLICE_X26Y123.CLK    Tah         (-Th)    -0.197   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/Mmux_count_next382
                                                       comm_fpga_fx2/count_30
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.431ns logic, 0.032ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: reg7<7>/CLK
  Logical resource: reg7_4/CK
  Location pin: SLICE_X8Y97.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: reg7<7>/CLK
  Logical resource: reg7_5/CK
  Location pin: SLICE_X8Y97.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.262|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 85635 paths, 0 nets, and 774 connections

Design statistics:
   Minimum period:  11.262ns{1}   (Maximum frequency:  88.794MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 28 06:09:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 291 MB



