ARM. 2002. Embedded Trace Macrocell. www.arm.com.
ARM 2003. AMBA AXI Protocol Specification. ARM.
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004[doi>10.1016/j.sysarc.2003.07.004]
C. Ciordas , T. Basten , A. Radulescu , K. Goossens , J. Meerbergen, An event-based network-on-chip monitoring service, Proceedings of the High-Level Design Validation and Test Workshop, 2004. Ninth IEEE International, p.149-154, November 10-12, 2004[doi>10.1109/HLDVT.2004.1431260]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Santiago Gonzalez Pestana , Edwin Rijpkema , Andrei Rdulescu , Kees Goossens , Om Prakash Gangwal, Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach, Proceedings of the conference on Design, automation and test in Europe, p.20764, February 16-20, 2004
Kees Goossens , John Dielissen , Om Prakash Gangwal , Santiago Gonzalez Pestana , Andrei Radulescu , Edwin Rijpkema, A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification, Proceedings of the conference on Design, Automation and Test in Europe, p.1182-1187, March 07-11, 2005[doi>10.1109/DATE.2005.11]
Kees Goossens , John Dielissen , Jef van Meerbergen , Peter Poplavko , Andrei Rădulescu , Edwin Rijpkema , Erwin Waterlander , Paul Wielage, Guaranteeing the quality of services in networks on chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Goossens, K., Gangwal, O. P., Röver, J., and Niranjan, A. P. 2004. Interconnect and memory organization in SOCs for advanced set-top boxes and TV---Evolution, analysis, and trends. In Interconnect-Centric Design for Advanced SoC and NoC, J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Eds. Kluwer, Chap. 15, 399--423.
K. Goossens , P. Wielage , A. Peeters , J. Van Meerbergen, Networks on Silicon: Combining Best-Effort and Guaranteed Services, Proceedings of the conference on Design, automation and test in Europe, p.423, March 04-08, 2002
Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France[doi>10.1145/343647.343776]
IEEE-ISTO 5001TM. 2003. The NEXUS 5001 Forum Standard for a Global Embedded Processor Debug Interface. www.nexus5001.org.
Faraydon Karim , Anh Nguyen , Sujit Dey, An Interconnect Architecture for Networking Systems on Chips, IEEE Micro, v.22 n.5, p.36-45, September 2002[doi>10.1109/MM.2002.1044298]
A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
Masoud Mansouri-Samani , Morris Sloman, A Configurable Event Service for Distributed Systems, Proceedings of the 3rd International Conference on Configurable Distributed Systems, p.210, May 06-08, 1996
Mikael Millberg , Erland Nilsson , Rikard Thid , Shashi Kumar , Axel Jantsch, The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip, Proceedings of the 17th International Conference on VLSI Design, p.693, January 05-09, 2004
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
OCP International Partnership. 2001. Open core protocol specification.
Philips Semiconductors. 2002. Device Transaction Level (DTL) Protocol Specification Version 2.2.
P. Poplavko , T. Basten , M. Bekooij , J. van Meerbergen , B. Mesman, Task-level timing models for guaranteed performance in multiprocessor networks-on-chip, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951721]
Rădulescu, A., Dielissen, J., González Pestana, S., Gangwal, O. P., Rijpkema, E., Wielage, P., and Goossens, K. 2005. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans. CAD Integ. Circ. Syst. 24, 1 (Jan.), 4--17.
Rădulescu, A. and Goossens, K. 2004. Communication services for networks on chip. In Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, S. S. Bhattacharyya, E. F. Deprettere, and J. Teich, Eds. Marcel Dekker, 193--213.
E. Rijpkema , K. G.  W. Goossens , A. Radulescu , J. Dielissen , J. van Meerbergen , P. Wielage , E. Waterlander, Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.10350, March 03-07, 2003
B. Vermeulen , J. Dielissen , K. Goossens , C. Ciordas, Bringing communication networks on a chip: test and verification implications, IEEE Communications Magazine, v.41 n.9, p.74-81, September 2003[doi>10.1109/MCOM.2003.1232240]
Bart Vermeulen , Steven Oostdijk , Frank Bouwman, Test and debug strategy of the PNX8525 NexperiaTM digital video platform system chip, Proceedings of the IEEE International Test Conference 2001, p.121-130, October 30-November 01, 2001
