

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 22:04:26 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          778
LUT:           2030
FF:            2967
DSP:              3
BRAM:             0
SRL:             33
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.977
CP achieved post-implementation:    2.955
Timing not met
