<stg><name>dut_Pipeline_Queue_loop_Edge_loop</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i18 0, i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i12 0, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 0, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body77

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body77:0 %indvar_flatten_load = load i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body77:1 %icmp_ln209 = icmp_eq  i18 %indvar_flatten_load, i18 134292

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body77:2 %add_ln209_1 = add i18 %indvar_flatten_load, i18 1

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body77:3 %br_ln209 = br i1 %icmp_ln209, void %for.inc155, void %Dequeue_loop.exitStub

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc155:0 %k_load = load i6 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc155:1 %j_load = load i12 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc155:2 %add_ln209 = add i12 %j_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc155:5 %icmp_ln217 = icmp_eq  i6 %k_load, i6 38

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc155:6 %select_ln209 = select i1 %icmp_ln217, i6 0, i6 %k_load

]]></Node>
<StgValue><ssdm name="select_ln209"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc155:7 %select_ln209_1 = select i1 %icmp_ln217, i12 %add_ln209, i12 %j_load

]]></Node>
<StgValue><ssdm name="select_ln209_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
for.inc155:8 %zext_ln209 = zext i12 %select_ln209_1

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc155:12 %icmp_ln227 = icmp_eq  i6 %select_ln209, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc155:13 %br_ln227 = br i1 %icmp_ln227, void %if.end100, void %if.then79

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then79:0 %q_array_addr = getelementptr i16 %q_array, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="q_array_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="12">
<![CDATA[
if.then79:1 %q_array_load = load i12 %q_array_addr

]]></Node>
<StgValue><ssdm name="q_array_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc152:1 %store_ln217 = store i18 %add_ln209_1, i18 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc152:2 %store_ln217 = store i12 %select_ln209_1, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="12">
<![CDATA[
if.then79:1 %q_array_load = load i12 %q_array_addr

]]></Node>
<StgValue><ssdm name="q_array_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="16">
<![CDATA[
if.then79:13 %trunc_ln233 = trunc i16 %q_array_load

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then79:14 %add_ln233 = add i12 %trunc_ln233, i12 1

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc152:0 %k_1 = add i6 %select_ln209, i6 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc152:3 %store_ln217 = store i6 %k_1, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc152:4 %br_ln217 = br void %for.body77

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then79:3 %s_array_addr = getelementptr i16 %s_array, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="s_array_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
if.then79:4 %store_ln229 = store i16 %q_array_load, i12 %s_array_addr

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="16">
<![CDATA[
if.then79:5 %zext_ln231 = zext i16 %q_array_load

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then79:6 %offset_buf_addr = getelementptr i16 %offset_buf, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="offset_buf_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="12">
<![CDATA[
if.then79:7 %offset_buf_load = load i12 %offset_buf_addr

]]></Node>
<StgValue><ssdm name="offset_buf_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
if.then79:15 %zext_ln233 = zext i12 %add_ln233

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then79:16 %offset_buf_addr_1 = getelementptr i16 %offset_buf, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="offset_buf_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="12">
<![CDATA[
if.then79:17 %offset_buf_load_1 = load i12 %offset_buf_addr_1

]]></Node>
<StgValue><ssdm name="offset_buf_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="12">
<![CDATA[
if.then79:7 %offset_buf_load = load i12 %offset_buf_addr

]]></Node>
<StgValue><ssdm name="offset_buf_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then79:8 %store_ln231 = store i16 %offset_buf_load, i16 %base_edge

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="12">
<![CDATA[
if.then79:17 %offset_buf_load_1 = load i12 %offset_buf_addr_1

]]></Node>
<StgValue><ssdm name="offset_buf_load_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then79:18 %sub_ln233 = sub i16 %offset_buf_load_1, i16 %offset_buf_load

]]></Node>
<StgValue><ssdm name="sub_ln233"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then79:19 %store_ln233 = store i16 %sub_ln233, i16 %num_edge

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc155:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Queue_loop_Edge_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc155:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 134292, i64 134292, i64 134292

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="6">
<![CDATA[
for.inc155:9 %zext_ln218 = zext i6 %select_ln209

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc155:10 %specpipeline_ln218 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln218"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc155:11 %specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then79:9 %dist_array_addr = getelementptr i16 %dist_array, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="dist_array_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="12">
<![CDATA[
if.then79:10 %dist_array_load = load i12 %dist_array_addr

]]></Node>
<StgValue><ssdm name="dist_array_load"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.end100:0 %num_edge_load = load i16 %num_edge

]]></Node>
<StgValue><ssdm name="num_edge_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end100:1 %icmp_ln237 = icmp_ult  i16 %zext_ln218, i16 %num_edge_load

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end100:2 %br_ln237 = br i1 %icmp_ln237, void %for.inc152, void %if.then103

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then103:0 %base_edge_load = load i16 %base_edge

]]></Node>
<StgValue><ssdm name="base_edge_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then103:1 %add_ln238 = add i16 %base_edge_load, i16 %zext_ln218

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="16">
<![CDATA[
if.then103:2 %zext_ln239 = zext i16 %add_ln238

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:3 %column_buf_addr = getelementptr i16 %column_buf, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="column_buf_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
if.then103:4 %column_buf_load = load i16 %column_buf_addr

]]></Node>
<StgValue><ssdm name="column_buf_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="12">
<![CDATA[
if.then79:10 %dist_array_load = load i12 %dist_array_addr

]]></Node>
<StgValue><ssdm name="dist_array_load"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then79:11 %add_ln232 = add i16 %dist_array_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then79:12 %store_ln232 = store i16 %add_ln232, i16 %dist_tmp

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
if.then103:4 %column_buf_load = load i16 %column_buf_addr

]]></Node>
<StgValue><ssdm name="column_buf_load"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="16">
<![CDATA[
if.then103:5 %trunc_ln239 = trunc i16 %column_buf_load

]]></Node>
<StgValue><ssdm name="trunc_ln239"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="16">
<![CDATA[
if.then103:6 %trunc_ln239_1 = trunc i16 %column_buf_load

]]></Node>
<StgValue><ssdm name="trunc_ln239_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="16">
<![CDATA[
if.then103:7 %trunc_ln239_2 = trunc i16 %column_buf_load

]]></Node>
<StgValue><ssdm name="trunc_ln239_2"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then103:8 %store_ln239 = store i12 %trunc_ln239_2, i12 %w

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="13" op_2_bw="4">
<![CDATA[
if.then103:12 %tmp_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i13.i4, i13 %trunc_ln239_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
if.then103:13 %tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %trunc_ln239, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then103:14 %add_ln255 = add i17 %tmp_2, i17 %tmp_3

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then79:20 %sigma_array_addr = getelementptr i32 %sigma_array, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="sigma_array_addr"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
if.then79:21 %sigma_array_load = load i12 %sigma_array_addr

]]></Node>
<StgValue><ssdm name="sigma_array_load"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="16">
<![CDATA[
if.then103:11 %zext_ln241 = zext i16 %column_buf_load

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:15 %dist_array_addr_1 = getelementptr i16 %dist_array, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="dist_array_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="12">
<![CDATA[
if.then103:16 %dist_array_load_1 = load i12 %dist_array_addr_1

]]></Node>
<StgValue><ssdm name="dist_array_load_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:18 %travel_addr = getelementptr i1 %travel, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="travel_addr"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="12">
<![CDATA[
if.then103:19 %travel_load = load i12 %travel_addr

]]></Node>
<StgValue><ssdm name="travel_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then79:2 %store_ln228 = store i16 %q_array_load, i16 %v

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
if.then79:21 %sigma_array_load = load i12 %sigma_array_addr

]]></Node>
<StgValue><ssdm name="sigma_array_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then79:22 %store_ln234 = store i32 %sigma_array_load, i32 %sigma_tmp_v

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.then79:23 %br_ln235 = br void %if.end100

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
if.then103:9 %q_index_load = load i16 %q_index

]]></Node>
<StgValue><ssdm name="q_index_load"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then103:10 %store_ln240 = store i16 %q_index_load, i16 %q_index_tmp

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="12">
<![CDATA[
if.then103:16 %dist_array_load_1 = load i12 %dist_array_addr_1

]]></Node>
<StgValue><ssdm name="dist_array_load_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then103:17 %store_ln241 = store i16 %dist_array_load_1, i16 %dist_tmp_w

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="12">
<![CDATA[
if.then103:19 %travel_load = load i12 %travel_addr

]]></Node>
<StgValue><ssdm name="travel_load"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then103:20 %dist_tmp_load = load i16 %dist_tmp

]]></Node>
<StgValue><ssdm name="dist_tmp_load"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then103:21 %br_ln242 = br i1 %travel_load, void %if.then116, void %if.end126

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then116:3 %add_ln244 = add i16 %q_index_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then116:4 %store_ln244 = store i16 %add_ln244, i16 %q_index_tmp

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then116:6 %store_ln246 = store i16 %dist_tmp_load, i16 %dist_tmp_w

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then116:7 %store_ln247 = store i1 1, i12 %travel_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="16">
<![CDATA[
if.then116:0 %zext_ln243 = zext i16 %q_index_load

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then116:1 %q_array_addr_1 = getelementptr i16 %q_array, i64 0, i64 %zext_ln243

]]></Node>
<StgValue><ssdm name="q_array_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then116:2 %store_ln243 = store i16 %column_buf_load, i12 %q_array_addr_1

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end126:0 %dist_tmp_w_load = load i16 %dist_tmp_w

]]></Node>
<StgValue><ssdm name="dist_tmp_w_load"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end126:1 %icmp_ln249 = icmp_eq  i16 %dist_tmp_load, i16 %dist_tmp_w_load

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end126:2 %br_ln249 = br i1 %icmp_ln249, void %if.end150, void %if.then130

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then130:0 %sigma_array_addr_1 = getelementptr i32 %sigma_array, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="sigma_array_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="12">
<![CDATA[
if.then130:1 %sigma_array_load_1 = load i12 %sigma_array_addr_1

]]></Node>
<StgValue><ssdm name="sigma_array_load_1"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then130:3 %sigma_tmp_v_load = load i32 %sigma_tmp_v

]]></Node>
<StgValue><ssdm name="sigma_tmp_v_load"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.then130:4 %conv2 = sitofp i32 %sigma_tmp_v_load

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then130:30 %p_index_array_addr = getelementptr i8 %p_index_array, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="p_index_array_addr"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="12">
<![CDATA[
if.then130:31 %p_index_array_load = load i12 %p_index_array_addr

]]></Node>
<StgValue><ssdm name="p_index_array_load"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end150:0 %q_index_tmp_load = load i16 %q_index_tmp

]]></Node>
<StgValue><ssdm name="q_index_tmp_load"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.end150:1 %store_ln258 = store i16 %q_index_tmp_load, i16 %q_index

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
if.end150:2 %br_ln259 = br void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then116:5 %store_ln245 = store i16 %dist_tmp_load, i12 %dist_array_addr_1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="travel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
if.then116:8 %br_ln248 = br void %if.end126

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="12">
<![CDATA[
if.then130:1 %sigma_array_load_1 = load i12 %sigma_array_addr_1

]]></Node>
<StgValue><ssdm name="sigma_array_load_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.then130:4 %conv2 = sitofp i32 %sigma_tmp_v_load

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="12">
<![CDATA[
if.then130:31 %p_index_array_load = load i12 %p_index_array_addr

]]></Node>
<StgValue><ssdm name="p_index_array_load"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then130:32 %v_load = load i16 %v

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="8">
<![CDATA[
if.then130:33 %zext_ln255 = zext i8 %p_index_array_load

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then130:34 %add_ln255_1 = add i17 %add_ln255, i17 %zext_ln255

]]></Node>
<StgValue><ssdm name="add_ln255_1"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then130:38 %add_ln256 = add i8 %p_index_array_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="144" st_id="12" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.then130:4 %conv2 = sitofp i32 %sigma_tmp_v_load

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="17">
<![CDATA[
if.then130:35 %zext_ln255_1 = zext i17 %add_ln255_1

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then130:36 %p_array_addr = getelementptr i16 %p_array, i64 0, i64 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="p_array_addr"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="17">
<![CDATA[
if.then130:37 %store_ln255 = store i16 %v_load, i17 %p_array_addr

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then130:39 %store_ln256 = store i8 %add_ln256, i12 %p_index_array_addr

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
if.then130:2 %conv1 = sitofp i32 %sigma_array_load_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.then130:4 %conv2 = sitofp i32 %sigma_tmp_v_load

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
if.then130:2 %conv1 = sitofp i32 %sigma_array_load_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.then130:4 %conv2 = sitofp i32 %sigma_tmp_v_load

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="153" st_id="15" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
if.then130:2 %conv1 = sitofp i32 %sigma_array_load_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="154" st_id="16" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
if.then130:2 %conv1 = sitofp i32 %sigma_array_load_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="155" st_id="17" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
if.then130:2 %conv1 = sitofp i32 %sigma_array_load_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="156" st_id="18" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:5 %dc = fadd i32 %conv1, i32 %conv2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="157" st_id="19" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:5 %dc = fadd i32 %conv1, i32 %conv2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="158" st_id="20" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:5 %dc = fadd i32 %conv1, i32 %conv2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="159" st_id="21" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:5 %dc = fadd i32 %conv1, i32 %conv2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="160" st_id="22" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:5 %dc = fadd i32 %conv1, i32 %conv2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="161" st_id="23" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:5 %dc = fadd i32 %conv1, i32 %conv2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="162" st_id="24" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:5 %dc = fadd i32 %conv1, i32 %conv2

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:6 %store_ln251 = store i32 %dc, i32 %sigma_tmp

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
if.then130:7 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then130:8 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then130:9 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="32">
<![CDATA[
if.then130:10 %p_Result_1 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
if.then130:11 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="79" op_0_bw="25">
<![CDATA[
if.then130:12 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
if.then130:13 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then130:14 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.then130:15 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then130:16 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8">
<![CDATA[
if.then130:17 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then130:18 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="9">
<![CDATA[
if.then130:19 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="79" op_0_bw="32">
<![CDATA[
if.then130:20 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then130:21 %r_V = lshr i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then130:22 %r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
if.then130:23 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1">
<![CDATA[
if.then130:24 %zext_ln818 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then130:25 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then130:26 %val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
Dequeue_loop.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then130:27 %result_V_2 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then130:28 %result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then130:29 %store_ln252 = store i32 %result_V, i12 %sigma_array_addr_1

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
if.then130:40 %br_ln257 = br void %if.end150

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
