// Seed: 37696663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_8;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    id_39,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9,
    output wor id_10,
    input wire id_11,
    input uwire id_12,
    output logic id_13,
    input supply0 id_14,
    input tri0 id_15,
    output tri0 id_16,
    output uwire id_17,
    output wor id_18,
    input uwire id_19,
    input wire id_20,
    output uwire id_21,
    inout tri id_22,
    output supply1 id_23,
    output tri id_24,
    input tri0 id_25,
    input tri id_26,
    input tri1 id_27,
    input wire id_28,
    input wire id_29,
    input tri id_30,
    input logic id_31,
    output tri1 id_32,
    output tri0 id_33,
    inout supply1 id_34,
    input wire id_35,
    output wire id_36,
    input supply0 id_37
);
  assign id_13 = id_11 - 1'h0;
  module_0 modCall_1 (
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39
  );
  assign modCall_1.id_6 = 0;
  always_ff id_13 <= id_31;
  parameter id_40 = ~id_22.id_20;
  xor primCall (
      id_18,
      id_14,
      id_5,
      id_11,
      id_30,
      id_8,
      id_28,
      id_22,
      id_29,
      id_27,
      id_26,
      id_25,
      id_39,
      id_4,
      id_20,
      id_3,
      id_37,
      id_7,
      id_19,
      id_15,
      id_34,
      id_35,
      id_31,
      id_6,
      id_12
  );
  wire id_41;
  wire id_42, id_43;
endmodule
