[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11476       tick       2867591       1301826       1252429       2867591 
      2  11476       tick       4560574       2185091       2164830       4560574 
      3  11476       tick       4562810       2185308       2167003       4562810 
      4  11476       tick       4574307       2191537       2171953       4574307 
      5  11476       tick       4564292       2185491       2167712       4564292 
      6  11476       tick       4559240       2186019       2167282       4559240 
      7  11476       tick       4568699       2188844       2173498       4568699 
      8  11476       tick       4559886       2184939       2165717       4559886 
      9  11476       tick       4560021       2183722       2168088       4560021 
     10  11476       tick       4565099       2188462       2170643       4565099 
     11  11476       tick       4547372       2177712       2158418       4547372 
     12  11476       tick       4574943       2190635       2167499       4574943 
     13  11476       tick       4571211       2189844       2170627       4571211 
     14  11476       tick       4564560       2186572       2165645       4564560 
     15  11476       tick       4556896       2184874       2169536       4556896 
     16  11476       tick       4570859       2190901       2169538       4570859 
     17  11476       tick       4562803       2185025       2169454       4562803 
     18  11476       tick       4566028       2185285       2168311       4566028 
     19  11476       tick       4570654       2190384       2170582       4570654 
     20  11476       exit       2172724       1040604       1029054       2172724 
