// Seed: 4201689739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  task id_6(id_7);
    begin : LABEL_0
      id_6 <= -1'b0;
    end
  endtask
  wire id_8;
  parameter id_9 = 1 != -1;
  wire id_10;
  logic id_11 = 1, id_12;
  wire id_13;
endmodule
module module_0 #(
    parameter id_6 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    module_1,
    id_9
);
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_4
  );
  input wire id_7;
  output wire _id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : id_6] id_10;
endmodule
