= FPGA工程 =
# modelsim simulation tmp file
tags
cscope.files
cscope.out
transcript
*.wlf
*.do
*.cr
*.mti
*.cr
*.mti
*.mpf
/doc/
/src/work/
/synthesize/

= quartus工程 =
tags
cscope.files
cscope.out
transcript
.gitignore
*.wlf
*.do
*.cr
*.mti
*.cr
*.mti
*.mpf
/doc/
/src/work/
/synthesize/

/db/
/greybox_tmp/
/incremental_db/
/work/
*.cdf
*.done
*.jdi
*.pin
*.pof
*.sof
*.smsg
*.stp
*.summary
*.rpt

= ccs工程 =
# ccs proj
*.obj

/DSP2802x_examples/hrpwm/Debug/
/DSP2802x_examples/hrpwm/Example_2802xHRPWM.CS_/

MacroTag
tags
*.md
*.files
*.log
*.lkf
*.paf2
*.sbl

/.settings/
/Debug/
.ccsproject
.cproject
.project
*.cmd
*.ccxml
tags
cscope.files
cscope.out

= IAR工程 =
/Projects/
*.jpg
*.pdf
tags
cscope.files
cscope.out
.gitignore

