$date
	Sat Dec 24 20:28:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LedDecoder_tb $end
$var reg 4 ! char_tb [3:0] $end
$scope module ledDec $end
$var wire 4 " char [3:0] $end
$var parameter 32 # CharF $end
$var parameter 32 $ CharHyphen $end
$var parameter 32 % CharSpace $end
$var reg 7 & led [6:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100 %
b1010 $
b1011 #
$end
#0
$dumpvars
b0 '
b1 &
b0 "
b0 !
$end
#10000
b1001111 &
b1 '
b1 !
b1 "
#20000
b10010 &
b10 '
b10 !
b10 "
#30000
b110 &
b11 '
b11 !
b11 "
#40000
b1001100 &
b100 '
b100 !
b100 "
#50000
b100100 &
b101 '
b101 !
b101 "
#60000
b1100000 &
b110 '
b110 !
b110 "
#70000
b1111 &
b111 '
b111 !
b111 "
#80000
b0 &
b1000 '
b1000 !
b1000 "
#90000
b1100 &
b1001 '
b1001 !
b1001 "
#100000
b1111110 &
b1010 '
b1010 !
b1010 "
#110000
b111000 &
b1011 '
b1011 !
b1011 "
#120000
b1111111 &
b1100 '
b1100 !
b1100 "
#130000
b1101 '
b1101 !
b1101 "
#140000
