Analysis & Synthesis report for Greedy_snake
Tue Jan 03 18:07:27 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Greedy_snake|Snake_ctrl_module:U4|Direct_r
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated
 15. Source assignments for start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated
 16. Parameter Settings for User Entity Instance: Snake_pll:U1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: Game_ctrl_module:U2
 18. Parameter Settings for User Entity Instance: Snake_ctrl_module:U4
 19. Parameter Settings for User Entity Instance: Smg_display_module:U7
 20. Parameter Settings for User Entity Instance: start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component
 22. altpll Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "start_and_end_top:start_and_end_top|vga_select_module:vga_select_module"
 25. Port Connectivity Checks: "start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4"
 26. Port Connectivity Checks: "start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3"
 27. Port Connectivity Checks: "start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4"
 28. Port Connectivity Checks: "start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3"
 29. Port Connectivity Checks: "Game_ctrl_module:U2"
 30. Port Connectivity Checks: "Snake_pll:U1"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 03 18:07:27 2017     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; Greedy_snake                              ;
; Top-level Entity Name              ; Greedy_snake                              ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,416                                     ;
;     Total combinational functions  ; 1,408                                     ;
;     Dedicated logic registers      ; 523                                       ;
; Total registers                    ; 523                                       ;
; Total pins                         ; 38                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 131,072                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; Greedy_snake       ; Greedy_snake       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; Snake_pll.v                      ; yes             ; User Wizard-Generated File             ; E:/AX301/Greedy_snake/Snake_pll.v                                    ;         ;
; ex5_start_rom.v                  ; yes             ; User Wizard-Generated File             ; E:/AX301/Greedy_snake/ex5_start_rom.v                                ;         ;
; ex5_over_rom.v                   ; yes             ; User Wizard-Generated File             ; E:/AX301/Greedy_snake/ex5_over_rom.v                                 ;         ;
; greedy_snake.v                   ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/greedy_snake.v                                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; game_ctrl_module.v               ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/game_ctrl_module.v                             ;         ;
; apple_generate_module.v          ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/apple_generate_module.v                        ;         ;
; snake_ctrl_module.v              ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/snake_ctrl_module.v                            ;         ;
; vga_ctrl_module.v                ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/vga_ctrl_module.v                              ;         ;
; key_check_module.v               ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/key_check_module.v                             ;         ;
; smg_display_module.v             ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/smg_display_module.v                           ;         ;
; start_and_end_top.v              ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/start_and_end_top.v                            ;         ;
; start_top.v                      ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/start_top.v                                    ;         ;
; start_vga_sync.v                 ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/start_vga_sync.v                               ;         ;
; start_vga_control.v              ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/start_vga_control.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vg81.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/AX301/Greedy_snake/db/altsyncram_vg81.tdf                         ;         ;
; ex5_image_256x256_rom.mif        ; yes             ; Auto-Found Memory Initialization File  ; E:/AX301/Greedy_snake/ex5_image_256x256_rom.mif                      ;         ;
; end_top.v                        ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/end_top.v                                      ;         ;
; end_vga_sync.v                   ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/end_vga_sync.v                                 ;         ;
; end_vga_control.v                ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/end_vga_control.v                              ;         ;
; db/altsyncram_oe81.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/AX301/Greedy_snake/db/altsyncram_oe81.tdf                         ;         ;
; ex5_over_256x256_rom.mif         ; yes             ; Auto-Found Memory Initialization File  ; E:/AX301/Greedy_snake/ex5_over_256x256_rom.mif                       ;         ;
; vga_select_module.v              ; yes             ; Auto-Found Verilog HDL File            ; E:/AX301/Greedy_snake/vga_select_module.v                            ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 1,416  ;
;                                             ;        ;
; Total combinational functions               ; 1408   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1015   ;
;     -- 3 input functions                    ; 68     ;
;     -- <=2 input functions                  ; 325    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1173   ;
;     -- arithmetic mode                      ; 235    ;
;                                             ;        ;
; Total registers                             ; 523    ;
;     -- Dedicated logic registers            ; 523    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 38     ;
; Total memory bits                           ; 131072 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 1037   ;
; Total fan-out                               ; 10956  ;
; Average fan-out                             ; 4.35   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Greedy_snake                                   ; 1408 (2)          ; 523 (0)      ; 131072      ; 0            ; 0       ; 0         ; 38   ; 0            ; |Greedy_snake                                                                                                                                         ;              ;
;    |Apple_generate_module:U3|                   ; 95 (95)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Apple_generate_module:U3                                                                                                                ;              ;
;    |Game_ctrl_module:U2|                        ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Game_ctrl_module:U2                                                                                                                     ;              ;
;    |Key_check_module:U6|                        ; 54 (54)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Key_check_module:U6                                                                                                                     ;              ;
;    |Smg_display_module:U7|                      ; 112 (112)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Smg_display_module:U7                                                                                                                   ;              ;
;    |Snake_ctrl_module:U4|                       ; 605 (605)         ; 258 (258)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Snake_ctrl_module:U4                                                                                                                    ;              ;
;    |Snake_pll:U1|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Snake_pll:U1                                                                                                                            ;              ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Snake_pll:U1|altpll:altpll_component                                                                                                    ;              ;
;    |Vga_ctrl_module:U5|                         ; 77 (77)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|Vga_ctrl_module:U5                                                                                                                      ;              ;
;    |start_and_end_top:start_and_end_top|        ; 457 (0)           ; 63 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top                                                                                                     ;              ;
;       |end_top:end_top|                         ; 278 (0)           ; 63 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top                                                                                     ;              ;
;          |end_Vga_control:U3|                   ; 195 (195)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3                                                                  ;              ;
;          |end_Vga_sync:U2|                      ; 83 (83)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2                                                                     ;              ;
;          |ex5_over_rom:U4|                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4                                                                     ;              ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component                                     ;              ;
;                |altsyncram_oe81:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated      ;              ;
;       |start_top:start_top|                     ; 170 (0)           ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|start_top:start_top                                                                                 ;              ;
;          |ex5_start_rom:U4|                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4                                                                ;              ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component                                ;              ;
;                |altsyncram_vg81:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated ;              ;
;          |start_Vga_control:U3|                 ; 170 (170)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3                                                            ;              ;
;       |vga_select_module:vga_select_module|     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Greedy_snake|start_and_end_top:start_and_end_top|vga_select_module:vga_select_module                                                                 ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Name                                                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------+
; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 256          ; 256          ; --           ; --           ; 65536 ; ex5_over_256x256_rom.mif  ;
; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 256          ; --           ; --           ; 65536 ; ex5_image_256x256_rom.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                        ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+---------------------------------------+
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |Greedy_snake|Snake_pll:U1                                                             ; E:/AX301/Greedy_snake/Snake_pll.v     ;
; Altera ; ROM: 1-PORT  ; 11.0    ; N/A          ; N/A          ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4      ; E:/AX301/Greedy_snake/ex5_over_rom.v  ;
; Altera ; ROM: 1-PORT  ; 11.0    ; N/A          ; N/A          ; |Greedy_snake|start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4 ; E:/AX301/Greedy_snake/ex5_start_rom.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |Greedy_snake|Snake_ctrl_module:U4|Direct_r                   ;
+----------------+-------------+---------------+---------------+----------------+
; Name           ; Direct_r.Up ; Direct_r.Left ; Direct_r.Down ; Direct_r.Right ;
+----------------+-------------+---------------+---------------+----------------+
; Direct_r.Right ; 0           ; 0             ; 0             ; 0              ;
; Direct_r.Down  ; 0           ; 0             ; 1             ; 1              ;
; Direct_r.Left  ; 0           ; 1             ; 0             ; 1              ;
; Direct_r.Up    ; 1           ; 0             ; 0             ; 1              ;
+----------------+-------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                                              ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Game_ctrl_module:U2|Flash_sig                                                             ; Stuck at VCC due to stuck port data_in                                                          ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[7]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[7]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[6]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[6]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[5]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[5]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[4]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[4]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[3]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[3]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[2]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[2]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[1]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[1]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|m[0]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|m[0]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[7]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[7]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[6]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[6]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[5]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[5]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[4]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[4]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[3]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[3]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[2]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[2]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[1]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[1]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3|n[0]         ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3|n[0]         ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[10] ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[10] ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[9]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[9]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[8]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[8]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[7]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[7]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[6]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[6]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[5]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[5]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[4]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[4]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[3]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[3]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[2]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[2]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[1]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[1]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_hsync[0]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_hsync[0]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[10] ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[10] ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[9]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[9]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[8]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[8]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[7]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[7]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[6]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[6]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[5]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[4]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[4]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[3]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[3]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[2]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[2]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[1]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[1]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rVsync_sig      ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Vsync_sig     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|Count_vsync[0]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[0]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rReady_sig      ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Ready_sig     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[10]    ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[10]    ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[9]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[9]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[8]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[8]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[7]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[7]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[6]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[6]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[5]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[5]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[4]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[4]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[3]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[3]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[2]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[2]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[1]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[1]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rRow_add[0]     ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rRow_add[0]     ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[10] ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[10] ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[9]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[9]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[8]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[8]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[7]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[7]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[6]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[6]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[5]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[5]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[4]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[4]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[3]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[3]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[2]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[2]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[1]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[1]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rColumn_add[0]  ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|rColumn_add[0]  ;
; start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2|rHsync_sig      ; Merged with start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|r_Hsync_sig     ;
; Smg_display_module:U7|Smg_duan[7]                                                         ; Stuck at VCC due to stuck port data_in                                                          ;
; Snake_ctrl_module:U4|Direct_r~4                                                           ; Lost fanout                                                                                     ;
; Snake_ctrl_module:U4|Direct_r~5                                                           ; Lost fanout                                                                                     ;
; Vga_ctrl_module:U5|Pixel_x[0]                                                             ; Merged with Vga_ctrl_module:U5|Row_count[0]                                                     ;
; Total Number of Removed Registers = 68                                                    ;                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 523   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 251   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Greedy_snake|Vga_ctrl_module:U5|Vga_rgb[1]                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Greedy_snake|start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2|Count_vsync[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Greedy_snake|Snake_ctrl_module:U4|Body_num[5]                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Greedy_snake|Apple_generate_module:U3|Apple_x[3]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Greedy_snake|Apple_generate_module:U3|Apple_y[4]                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Greedy_snake|Vga_ctrl_module:U5|Row_count[9]                                                    ;
; 4:1                ; 180 bits  ; 360 LEs       ; 180 LEs              ; 180 LEs                ; Yes        ; |Greedy_snake|Snake_ctrl_module:U4|Body_x[9][0]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Greedy_snake|Smg_display_module:U7|Smg_we[3]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Greedy_snake|Smg_display_module:U7|Count1[10]                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Greedy_snake|Smg_display_module:U7|Points[3]                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Greedy_snake|Smg_display_module:U7|Points[7]                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Greedy_snake|Vga_ctrl_module:U5|Column_count[4]                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Greedy_snake|Smg_display_module:U7|Points[11]                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Greedy_snake|Smg_display_module:U7|Points[15]                                                   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Greedy_snake|Snake_ctrl_module:U4|Body_y[0][2]                                                  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Greedy_snake|Snake_ctrl_module:U4|Body_x[0][0]                                                  ;
; 65:1               ; 7 bits    ; 301 LEs       ; 42 LEs               ; 259 LEs                ; Yes        ; |Greedy_snake|Smg_display_module:U7|Smg_duan[0]                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Greedy_snake|start_and_end_top:start_and_end_top|vga_select_module:vga_select_module|Mux2       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Snake_pll:U1|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Snake_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Signed Integer      ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Signed Integer      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 6                           ; Untyped             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Game_ctrl_module:U2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; START          ; 001   ; Unsigned Binary                         ;
; PLAY           ; 010   ; Unsigned Binary                         ;
; END            ; 100   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Snake_ctrl_module:U4 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; END            ; 100   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smg_display_module:U7 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; END            ; 100   ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                 ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                              ;
; WIDTH_A                            ; 256                       ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 8                         ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 256                       ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                              ;
; WIDTH_B                            ; 1                         ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                              ;
; INIT_FILE                          ; ex5_image_256x256_rom.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vg81           ; Untyped                                                                              ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                             ;
+------------------------------------+--------------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                          ;
; WIDTH_A                            ; 256                      ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 8                        ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 256                      ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                          ;
; WIDTH_B                            ; 1                        ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                          ;
; INIT_FILE                          ; ex5_over_256x256_rom.mif ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_oe81          ; Untyped                                                                          ;
+------------------------------------+--------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; Snake_pll:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                        ;
; Entity Instance                           ; start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 256                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 256                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_and_end_top:start_and_end_top|vga_select_module:vga_select_module"                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Flash_over_sig ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4"                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3"                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Rom_add[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4"                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3"                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Rom_add[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Game_ctrl_module:U2" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; Rst_n ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Snake_pll:U1"                                                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Tue Jan 03 18:07:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Greedy_snake -c Greedy_snake
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file snake_pll.v
    Info (12023): Found entity 1: Snake_pll
Info (12021): Found 1 design units, including 1 entities, in source file ex5_start_rom.v
    Info (12023): Found entity 1: ex5_start_rom
Info (12021): Found 1 design units, including 1 entities, in source file ex5_over_rom.v
    Info (12023): Found entity 1: ex5_over_rom
Warning (12125): Using design file greedy_snake.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Greedy_snake
Info (12127): Elaborating entity "Greedy_snake" for the top level hierarchy
Info (12128): Elaborating entity "Snake_pll" for hierarchy "Snake_pll:U1"
Info (12128): Elaborating entity "altpll" for hierarchy "Snake_pll:U1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Snake_pll:U1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Snake_pll:U1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Snake_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (12125): Using design file game_ctrl_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Game_ctrl_module
Info (12128): Elaborating entity "Game_ctrl_module" for hierarchy "Game_ctrl_module:U2"
Info (10264): Verilog HDL Case Statement information at game_ctrl_module.v(66): all case item expressions in this case statement are onehot
Warning (12125): Using design file apple_generate_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Apple_generate_module
Info (12128): Elaborating entity "Apple_generate_module" for hierarchy "Apple_generate_module:U3"
Warning (12125): Using design file snake_ctrl_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Snake_ctrl_module
Info (12128): Elaborating entity "Snake_ctrl_module" for hierarchy "Snake_ctrl_module:U4"
Warning (12125): Using design file vga_ctrl_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Vga_ctrl_module
Info (12128): Elaborating entity "Vga_ctrl_module" for hierarchy "Vga_ctrl_module:U5"
Warning (12125): Using design file key_check_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Key_check_module
Info (12128): Elaborating entity "Key_check_module" for hierarchy "Key_check_module:U6"
Warning (12125): Using design file smg_display_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Smg_display_module
Info (12128): Elaborating entity "Smg_display_module" for hierarchy "Smg_display_module:U7"
Warning (12125): Using design file start_and_end_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: start_and_end_top
Info (12128): Elaborating entity "start_and_end_top" for hierarchy "start_and_end_top:start_and_end_top"
Warning (12125): Using design file start_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: start_top
Info (12128): Elaborating entity "start_top" for hierarchy "start_and_end_top:start_and_end_top|start_top:start_top"
Warning (12125): Using design file start_vga_sync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: start_Vga_sync
Info (12128): Elaborating entity "start_Vga_sync" for hierarchy "start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_sync:U2"
Warning (12125): Using design file start_vga_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: start_Vga_control
Info (12128): Elaborating entity "start_Vga_control" for hierarchy "start_and_end_top:start_and_end_top|start_top:start_top|start_Vga_control:U3"
Info (12128): Elaborating entity "ex5_start_rom" for hierarchy "start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ex5_image_256x256_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vg81.tdf
    Info (12023): Found entity 1: altsyncram_vg81
Info (12128): Elaborating entity "altsyncram_vg81" for hierarchy "start_and_end_top:start_and_end_top|start_top:start_top|ex5_start_rom:U4|altsyncram:altsyncram_component|altsyncram_vg81:auto_generated"
Warning (12125): Using design file end_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: end_top
Info (12128): Elaborating entity "end_top" for hierarchy "start_and_end_top:start_and_end_top|end_top:end_top"
Warning (12125): Using design file end_vga_sync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: end_Vga_sync
Info (12128): Elaborating entity "end_Vga_sync" for hierarchy "start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_sync:U2"
Warning (12125): Using design file end_vga_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: end_Vga_control
Info (12128): Elaborating entity "end_Vga_control" for hierarchy "start_and_end_top:start_and_end_top|end_top:end_top|end_Vga_control:U3"
Info (12128): Elaborating entity "ex5_over_rom" for hierarchy "start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ex5_over_256x256_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oe81.tdf
    Info (12023): Found entity 1: altsyncram_oe81
Info (12128): Elaborating entity "altsyncram_oe81" for hierarchy "start_and_end_top:start_and_end_top|end_top:end_top|ex5_over_rom:U4|altsyncram:altsyncram_component|altsyncram_oe81:auto_generated"
Warning (12125): Using design file vga_select_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_select_module
Info (12128): Elaborating entity "vga_select_module" for hierarchy "start_and_end_top:start_and_end_top|vga_select_module:vga_select_module"
Info (10264): Verilog HDL Case Statement information at vga_select_module.v(54): all case item expressions in this case statement are onehot
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "Smg_duan[7]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/AX301/Greedy_snake/Greedy_snake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1970 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1419 logic cells
    Info (21064): Implemented 512 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 481 megabytes
    Info: Processing ended: Tue Jan 03 18:07:27 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/AX301/Greedy_snake/Greedy_snake.map.smsg.


