<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r100d.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r100d.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __R100D_H__</span>
<span class="cp">#define __R100D_H__</span>

<span class="cp">#define CP_PACKET0			0x00000000</span>
<span class="cp">#define		PACKET0_BASE_INDEX_SHIFT	0</span>
<span class="cp">#define		PACKET0_BASE_INDEX_MASK		(0x1ffff &lt;&lt; 0)</span>
<span class="cp">#define		PACKET0_COUNT_SHIFT		16</span>
<span class="cp">#define		PACKET0_COUNT_MASK		(0x3fff &lt;&lt; 16)</span>
<span class="cp">#define CP_PACKET1			0x40000000</span>
<span class="cp">#define CP_PACKET2			0x80000000</span>
<span class="cp">#define		PACKET2_PAD_SHIFT		0</span>
<span class="cp">#define		PACKET2_PAD_MASK		(0x3fffffff &lt;&lt; 0)</span>
<span class="cp">#define CP_PACKET3			0xC0000000</span>
<span class="cp">#define		PACKET3_IT_OPCODE_SHIFT		8</span>
<span class="cp">#define		PACKET3_IT_OPCODE_MASK		(0xff &lt;&lt; 8)</span>
<span class="cp">#define		PACKET3_COUNT_SHIFT		16</span>
<span class="cp">#define		PACKET3_COUNT_MASK		(0x3fff &lt;&lt; 16)</span>
<span class="cm">/* PACKET3 op code */</span>
<span class="cp">#define		PACKET3_NOP			0x10</span>
<span class="cp">#define		PACKET3_3D_DRAW_VBUF		0x28</span>
<span class="cp">#define		PACKET3_3D_DRAW_IMMD		0x29</span>
<span class="cp">#define		PACKET3_3D_DRAW_INDX		0x2A</span>
<span class="cp">#define		PACKET3_3D_LOAD_VBPNTR		0x2F</span>
<span class="cp">#define		PACKET3_3D_CLEAR_ZMASK		0x32</span>
<span class="cp">#define		PACKET3_INDX_BUFFER		0x33</span>
<span class="cp">#define		PACKET3_3D_DRAW_VBUF_2		0x34</span>
<span class="cp">#define		PACKET3_3D_DRAW_IMMD_2		0x35</span>
<span class="cp">#define		PACKET3_3D_DRAW_INDX_2		0x36</span>
<span class="cp">#define		PACKET3_3D_CLEAR_HIZ		0x37</span>
<span class="cp">#define		PACKET3_BITBLT_MULTI		0x9B</span>

<span class="cp">#define PACKET0(reg, n)	(CP_PACKET0 |					\</span>
<span class="cp">			 REG_SET(PACKET0_BASE_INDEX, (reg) &gt;&gt; 2) |	\</span>
<span class="cp">			 REG_SET(PACKET0_COUNT, (n)))</span>
<span class="cp">#define PACKET2(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</span>
<span class="cp">#define PACKET3(op, n)	(CP_PACKET3 |					\</span>
<span class="cp">			 REG_SET(PACKET3_IT_OPCODE, (op)) |		\</span>
<span class="cp">			 REG_SET(PACKET3_COUNT, (n)))</span>

<span class="cp">#define	PACKET_TYPE0	0</span>
<span class="cp">#define	PACKET_TYPE1	1</span>
<span class="cp">#define	PACKET_TYPE2	2</span>
<span class="cp">#define	PACKET_TYPE3	3</span>

<span class="cp">#define CP_PACKET_GET_TYPE(h) (((h) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define CP_PACKET_GET_COUNT(h) (((h) &gt;&gt; 16) &amp; 0x3FFF)</span>
<span class="cp">#define CP_PACKET0_GET_REG(h) (((h) &amp; 0x1FFF) &lt;&lt; 2)</span>
<span class="cp">#define CP_PACKET0_GET_ONE_REG_WR(h) (((h) &gt;&gt; 15) &amp; 1)</span>
<span class="cp">#define CP_PACKET3_GET_OPCODE(h) (((h) &gt;&gt; 8) &amp; 0xFF)</span>

<span class="cm">/* Registers */</span>
<span class="cp">#define R_0000F0_RBBM_SOFT_RESET                     0x0000F0</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_CP(x)                    (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_CP(x)                    (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_CP                       0xFFFFFFFE</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_HI(x)                    (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_HI(x)                    (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_HI                       0xFFFFFFFD</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_SE(x)                    (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_SE(x)                    (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_SE                       0xFFFFFFFB</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_RE(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_RE(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_RE                       0xFFFFFFF7</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_PP(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_PP(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_PP                       0xFFFFFFEF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_E2(x)                    (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_E2(x)                    (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_E2                       0xFFFFFFDF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_RB(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_RB(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_RB                       0xFFFFFFBF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_HDP(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_HDP(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_HDP                      0xFFFFFF7F</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_MC(x)                    (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_MC(x)                    (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_MC                       0xFFFFFEFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_AIC(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_AIC(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_AIC                      0xFFFFFDFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_VIP(x)                   (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_VIP(x)                   (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_VIP                      0xFFFFFBFF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_DISP(x)                  (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_DISP(x)                  (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_DISP                     0xFFFFF7FF</span>
<span class="cp">#define   S_0000F0_SOFT_RESET_CG(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_0000F0_SOFT_RESET_CG(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_0000F0_SOFT_RESET_CG                       0xFFFFEFFF</span>
<span class="cp">#define R_000030_BUS_CNTL                            0x000030</span>
<span class="cp">#define   S_000030_BUS_DBL_RESYNC(x)                   (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000030_BUS_DBL_RESYNC(x)                   (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_DBL_RESYNC                      0xFFFFFFFE</span>
<span class="cp">#define   S_000030_BUS_MSTR_RESET(x)                   (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000030_BUS_MSTR_RESET(x)                   (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_MSTR_RESET                      0xFFFFFFFD</span>
<span class="cp">#define   S_000030_BUS_FLUSH_BUF(x)                    (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_000030_BUS_FLUSH_BUF(x)                    (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_FLUSH_BUF                       0xFFFFFFFB</span>
<span class="cp">#define   S_000030_BUS_STOP_REQ_DIS(x)                 (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000030_BUS_STOP_REQ_DIS(x)                 (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_STOP_REQ_DIS                    0xFFFFFFF7</span>
<span class="cp">#define   S_000030_BUS_PM4_READ_COMBINE_EN(x)          (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_000030_BUS_PM4_READ_COMBINE_EN(x)          (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_PM4_READ_COMBINE_EN             0xFFFFFFEF</span>
<span class="cp">#define   S_000030_BUS_WRT_COMBINE_EN(x)               (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_000030_BUS_WRT_COMBINE_EN(x)               (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_WRT_COMBINE_EN                  0xFFFFFFDF</span>
<span class="cp">#define   S_000030_BUS_MASTER_DIS(x)                   (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_000030_BUS_MASTER_DIS(x)                   (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_MASTER_DIS                      0xFFFFFFBF</span>
<span class="cp">#define   S_000030_BIOS_ROM_WRT_EN(x)                  (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_000030_BIOS_ROM_WRT_EN(x)                  (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BIOS_ROM_WRT_EN                     0xFFFFFF7F</span>
<span class="cp">#define   S_000030_BM_DAC_CRIPPLE(x)                   (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000030_BM_DAC_CRIPPLE(x)                   (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BM_DAC_CRIPPLE                      0xFFFFFEFF</span>
<span class="cp">#define   S_000030_BUS_NON_PM4_READ_COMBINE_EN(x)      (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000030_BUS_NON_PM4_READ_COMBINE_EN(x)      (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_NON_PM4_READ_COMBINE_EN         0xFFFFFDFF</span>
<span class="cp">#define   S_000030_BUS_XFERD_DISCARD_EN(x)             (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000030_BUS_XFERD_DISCARD_EN(x)             (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_XFERD_DISCARD_EN                0xFFFFFBFF</span>
<span class="cp">#define   S_000030_BUS_SGL_READ_DISABLE(x)             (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000030_BUS_SGL_READ_DISABLE(x)             (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_SGL_READ_DISABLE                0xFFFFF7FF</span>
<span class="cp">#define   S_000030_BIOS_DIS_ROM(x)                     (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000030_BIOS_DIS_ROM(x)                     (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BIOS_DIS_ROM                        0xFFFFEFFF</span>
<span class="cp">#define   S_000030_BUS_PCI_READ_RETRY_EN(x)            (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000030_BUS_PCI_READ_RETRY_EN(x)            (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_PCI_READ_RETRY_EN               0xFFFFDFFF</span>
<span class="cp">#define   S_000030_BUS_AGP_AD_STEPPING_EN(x)           (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000030_BUS_AGP_AD_STEPPING_EN(x)           (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_AGP_AD_STEPPING_EN              0xFFFFBFFF</span>
<span class="cp">#define   S_000030_BUS_PCI_WRT_RETRY_EN(x)             (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000030_BUS_PCI_WRT_RETRY_EN(x)             (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_PCI_WRT_RETRY_EN                0xFFFF7FFF</span>
<span class="cp">#define   S_000030_BUS_RETRY_WS(x)                     (((x) &amp; 0xF) &lt;&lt; 16)</span>
<span class="cp">#define   G_000030_BUS_RETRY_WS(x)                     (((x) &gt;&gt; 16) &amp; 0xF)</span>
<span class="cp">#define   C_000030_BUS_RETRY_WS                        0xFFF0FFFF</span>
<span class="cp">#define   S_000030_BUS_MSTR_RD_MULT(x)                 (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000030_BUS_MSTR_RD_MULT(x)                 (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_MSTR_RD_MULT                    0xFFEFFFFF</span>
<span class="cp">#define   S_000030_BUS_MSTR_RD_LINE(x)                 (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000030_BUS_MSTR_RD_LINE(x)                 (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_MSTR_RD_LINE                    0xFFDFFFFF</span>
<span class="cp">#define   S_000030_BUS_SUSPEND(x)                      (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_000030_BUS_SUSPEND(x)                      (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_SUSPEND                         0xFFBFFFFF</span>
<span class="cp">#define   S_000030_LAT_16X(x)                          (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_000030_LAT_16X(x)                          (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_000030_LAT_16X                             0xFF7FFFFF</span>
<span class="cp">#define   S_000030_BUS_RD_DISCARD_EN(x)                (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000030_BUS_RD_DISCARD_EN(x)                (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_RD_DISCARD_EN                   0xFEFFFFFF</span>
<span class="cp">#define   S_000030_ENFRCWRDY(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000030_ENFRCWRDY(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000030_ENFRCWRDY                           0xFDFFFFFF</span>
<span class="cp">#define   S_000030_BUS_MSTR_WS(x)                      (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000030_BUS_MSTR_WS(x)                      (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_MSTR_WS                         0xFBFFFFFF</span>
<span class="cp">#define   S_000030_BUS_PARKING_DIS(x)                  (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000030_BUS_PARKING_DIS(x)                  (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_PARKING_DIS                     0xF7FFFFFF</span>
<span class="cp">#define   S_000030_BUS_MSTR_DISCONNECT_EN(x)           (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000030_BUS_MSTR_DISCONNECT_EN(x)           (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_MSTR_DISCONNECT_EN              0xEFFFFFFF</span>
<span class="cp">#define   S_000030_SERR_EN(x)                          (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000030_SERR_EN(x)                          (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000030_SERR_EN                             0xDFFFFFFF</span>
<span class="cp">#define   S_000030_BUS_READ_BURST(x)                   (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000030_BUS_READ_BURST(x)                   (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_READ_BURST                      0xBFFFFFFF</span>
<span class="cp">#define   S_000030_BUS_RDY_READ_DLY(x)                 (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000030_BUS_RDY_READ_DLY(x)                 (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000030_BUS_RDY_READ_DLY                    0x7FFFFFFF</span>
<span class="cp">#define R_000040_GEN_INT_CNTL                        0x000040</span>
<span class="cp">#define   S_000040_CRTC_VBLANK(x)                      (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000040_CRTC_VBLANK(x)                      (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000040_CRTC_VBLANK                         0xFFFFFFFE</span>
<span class="cp">#define   S_000040_CRTC_VLINE(x)                       (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000040_CRTC_VLINE(x)                       (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000040_CRTC_VLINE                          0xFFFFFFFD</span>
<span class="cp">#define   S_000040_CRTC_VSYNC(x)                       (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_000040_CRTC_VSYNC(x)                       (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_000040_CRTC_VSYNC                          0xFFFFFFFB</span>
<span class="cp">#define   S_000040_SNAPSHOT(x)                         (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000040_SNAPSHOT(x)                         (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000040_SNAPSHOT                            0xFFFFFFF7</span>
<span class="cp">#define   S_000040_FP_DETECT(x)                        (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_000040_FP_DETECT(x)                        (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_000040_FP_DETECT                           0xFFFFFFEF</span>
<span class="cp">#define   S_000040_CRTC2_VLINE(x)                      (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_000040_CRTC2_VLINE(x)                      (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_000040_CRTC2_VLINE                         0xFFFFFFDF</span>
<span class="cp">#define   S_000040_DMA_VIPH0_INT_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000040_DMA_VIPH0_INT_EN(x)                 (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DMA_VIPH0_INT_EN                    0xFFFFEFFF</span>
<span class="cp">#define   S_000040_CRTC2_VSYNC(x)                      (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_000040_CRTC2_VSYNC(x)                      (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_000040_CRTC2_VSYNC                         0xFFFFFFBF</span>
<span class="cp">#define   S_000040_SNAPSHOT2(x)                        (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_000040_SNAPSHOT2(x)                        (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_000040_SNAPSHOT2                           0xFFFFFF7F</span>
<span class="cp">#define   S_000040_CRTC2_VBLANK(x)                     (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000040_CRTC2_VBLANK(x)                     (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000040_CRTC2_VBLANK                        0xFFFFFDFF</span>
<span class="cp">#define   S_000040_FP2_DETECT(x)                       (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000040_FP2_DETECT(x)                       (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000040_FP2_DETECT                          0xFFFFFBFF</span>
<span class="cp">#define   S_000040_VSYNC_DIFF_OVER_LIMIT(x)            (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000040_VSYNC_DIFF_OVER_LIMIT(x)            (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000040_VSYNC_DIFF_OVER_LIMIT               0xFFFFF7FF</span>
<span class="cp">#define   S_000040_DMA_VIPH1_INT_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000040_DMA_VIPH1_INT_EN(x)                 (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DMA_VIPH1_INT_EN                    0xFFFFDFFF</span>
<span class="cp">#define   S_000040_DMA_VIPH2_INT_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000040_DMA_VIPH2_INT_EN(x)                 (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DMA_VIPH2_INT_EN                    0xFFFFBFFF</span>
<span class="cp">#define   S_000040_DMA_VIPH3_INT_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000040_DMA_VIPH3_INT_EN(x)                 (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DMA_VIPH3_INT_EN                    0xFFFF7FFF</span>
<span class="cp">#define   S_000040_I2C_INT_EN(x)                       (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000040_I2C_INT_EN(x)                       (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000040_I2C_INT_EN                          0xFFFDFFFF</span>
<span class="cp">#define   S_000040_GUI_IDLE(x)                         (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000040_GUI_IDLE(x)                         (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000040_GUI_IDLE                            0xFFF7FFFF</span>
<span class="cp">#define   S_000040_VIPH_INT_EN(x)                      (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000040_VIPH_INT_EN(x)                      (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000040_VIPH_INT_EN                         0xFEFFFFFF</span>
<span class="cp">#define   S_000040_SW_INT_EN(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000040_SW_INT_EN(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000040_SW_INT_EN                           0xFDFFFFFF</span>
<span class="cp">#define   S_000040_GEYSERVILLE(x)                      (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000040_GEYSERVILLE(x)                      (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000040_GEYSERVILLE                         0xF7FFFFFF</span>
<span class="cp">#define   S_000040_HDCP_AUTHORIZED_INT(x)              (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000040_HDCP_AUTHORIZED_INT(x)              (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000040_HDCP_AUTHORIZED_INT                 0xEFFFFFFF</span>
<span class="cp">#define   S_000040_DVI_I2C_INT(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000040_DVI_I2C_INT(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000040_DVI_I2C_INT                         0xDFFFFFFF</span>
<span class="cp">#define   S_000040_GUIDMA(x)                           (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000040_GUIDMA(x)                           (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000040_GUIDMA                              0xBFFFFFFF</span>
<span class="cp">#define   S_000040_VIDDMA(x)                           (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000040_VIDDMA(x)                           (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000040_VIDDMA                              0x7FFFFFFF</span>
<span class="cp">#define R_000044_GEN_INT_STATUS                      0x000044</span>
<span class="cp">#define   S_000044_CRTC_VBLANK_STAT(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000044_CRTC_VBLANK_STAT(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC_VBLANK_STAT                    0xFFFFFFFE</span>
<span class="cp">#define   S_000044_CRTC_VBLANK_STAT_AK(x)              (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000044_CRTC_VBLANK_STAT_AK(x)              (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC_VBLANK_STAT_AK                 0xFFFFFFFE</span>
<span class="cp">#define   S_000044_CRTC_VLINE_STAT(x)                  (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000044_CRTC_VLINE_STAT(x)                  (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC_VLINE_STAT                     0xFFFFFFFD</span>
<span class="cp">#define   S_000044_CRTC_VLINE_STAT_AK(x)               (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000044_CRTC_VLINE_STAT_AK(x)               (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC_VLINE_STAT_AK                  0xFFFFFFFD</span>
<span class="cp">#define   S_000044_CRTC_VSYNC_STAT(x)                  (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_000044_CRTC_VSYNC_STAT(x)                  (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC_VSYNC_STAT                     0xFFFFFFFB</span>
<span class="cp">#define   S_000044_CRTC_VSYNC_STAT_AK(x)               (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_000044_CRTC_VSYNC_STAT_AK(x)               (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC_VSYNC_STAT_AK                  0xFFFFFFFB</span>
<span class="cp">#define   S_000044_SNAPSHOT_STAT(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000044_SNAPSHOT_STAT(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SNAPSHOT_STAT                       0xFFFFFFF7</span>
<span class="cp">#define   S_000044_SNAPSHOT_STAT_AK(x)                 (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000044_SNAPSHOT_STAT_AK(x)                 (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SNAPSHOT_STAT_AK                    0xFFFFFFF7</span>
<span class="cp">#define   S_000044_FP_DETECT_STAT(x)                   (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_000044_FP_DETECT_STAT(x)                   (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_000044_FP_DETECT_STAT                      0xFFFFFFEF</span>
<span class="cp">#define   S_000044_FP_DETECT_STAT_AK(x)                (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_000044_FP_DETECT_STAT_AK(x)                (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_000044_FP_DETECT_STAT_AK                   0xFFFFFFEF</span>
<span class="cp">#define   S_000044_CRTC2_VLINE_STAT(x)                 (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_000044_CRTC2_VLINE_STAT(x)                 (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC2_VLINE_STAT                    0xFFFFFFDF</span>
<span class="cp">#define   S_000044_CRTC2_VLINE_STAT_AK(x)              (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_000044_CRTC2_VLINE_STAT_AK(x)              (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC2_VLINE_STAT_AK                 0xFFFFFFDF</span>
<span class="cp">#define   S_000044_CRTC2_VSYNC_STAT(x)                 (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_000044_CRTC2_VSYNC_STAT(x)                 (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC2_VSYNC_STAT                    0xFFFFFFBF</span>
<span class="cp">#define   S_000044_CRTC2_VSYNC_STAT_AK(x)              (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_000044_CRTC2_VSYNC_STAT_AK(x)              (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC2_VSYNC_STAT_AK                 0xFFFFFFBF</span>
<span class="cp">#define   S_000044_SNAPSHOT2_STAT(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_000044_SNAPSHOT2_STAT(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SNAPSHOT2_STAT                      0xFFFFFF7F</span>
<span class="cp">#define   S_000044_SNAPSHOT2_STAT_AK(x)                (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_000044_SNAPSHOT2_STAT_AK(x)                (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SNAPSHOT2_STAT_AK                   0xFFFFFF7F</span>
<span class="cp">#define   S_000044_CAP0_INT_ACTIVE(x)                  (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000044_CAP0_INT_ACTIVE(x)                  (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CAP0_INT_ACTIVE                     0xFFFFFEFF</span>
<span class="cp">#define   S_000044_CRTC2_VBLANK_STAT(x)                (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000044_CRTC2_VBLANK_STAT(x)                (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC2_VBLANK_STAT                   0xFFFFFDFF</span>
<span class="cp">#define   S_000044_CRTC2_VBLANK_STAT_AK(x)             (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000044_CRTC2_VBLANK_STAT_AK(x)             (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000044_CRTC2_VBLANK_STAT_AK                0xFFFFFDFF</span>
<span class="cp">#define   S_000044_FP2_DETECT_STAT(x)                  (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000044_FP2_DETECT_STAT(x)                  (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000044_FP2_DETECT_STAT                     0xFFFFFBFF</span>
<span class="cp">#define   S_000044_FP2_DETECT_STAT_AK(x)               (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000044_FP2_DETECT_STAT_AK(x)               (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000044_FP2_DETECT_STAT_AK                  0xFFFFFBFF</span>
<span class="cp">#define   S_000044_VSYNC_DIFF_OVER_LIMIT_STAT(x)       (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000044_VSYNC_DIFF_OVER_LIMIT_STAT(x)       (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VSYNC_DIFF_OVER_LIMIT_STAT          0xFFFFF7FF</span>
<span class="cp">#define   S_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK(x)    (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK(x)    (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VSYNC_DIFF_OVER_LIMIT_STAT_AK       0xFFFFF7FF</span>
<span class="cp">#define   S_000044_DMA_VIPH0_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000044_DMA_VIPH0_INT(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH0_INT                       0xFFFFEFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH0_INT_AK(x)                 (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000044_DMA_VIPH0_INT_AK(x)                 (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH0_INT_AK                    0xFFFFEFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH1_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000044_DMA_VIPH1_INT(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH1_INT                       0xFFFFDFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH1_INT_AK(x)                 (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000044_DMA_VIPH1_INT_AK(x)                 (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH1_INT_AK                    0xFFFFDFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH2_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000044_DMA_VIPH2_INT(x)                    (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH2_INT                       0xFFFFBFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH2_INT_AK(x)                 (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000044_DMA_VIPH2_INT_AK(x)                 (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH2_INT_AK                    0xFFFFBFFF</span>
<span class="cp">#define   S_000044_DMA_VIPH3_INT(x)                    (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000044_DMA_VIPH3_INT(x)                    (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH3_INT                       0xFFFF7FFF</span>
<span class="cp">#define   S_000044_DMA_VIPH3_INT_AK(x)                 (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000044_DMA_VIPH3_INT_AK(x)                 (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DMA_VIPH3_INT_AK                    0xFFFF7FFF</span>
<span class="cp">#define   S_000044_I2C_INT(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000044_I2C_INT(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000044_I2C_INT                             0xFFFDFFFF</span>
<span class="cp">#define   S_000044_I2C_INT_AK(x)                       (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000044_I2C_INT_AK(x)                       (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000044_I2C_INT_AK                          0xFFFDFFFF</span>
<span class="cp">#define   S_000044_GUI_IDLE_STAT(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000044_GUI_IDLE_STAT(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GUI_IDLE_STAT                       0xFFF7FFFF</span>
<span class="cp">#define   S_000044_GUI_IDLE_STAT_AK(x)                 (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000044_GUI_IDLE_STAT_AK(x)                 (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GUI_IDLE_STAT_AK                    0xFFF7FFFF</span>
<span class="cp">#define   S_000044_VIPH_INT(x)                         (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000044_VIPH_INT(x)                         (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VIPH_INT                            0xFEFFFFFF</span>
<span class="cp">#define   S_000044_SW_INT(x)                           (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000044_SW_INT(x)                           (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SW_INT                              0xFDFFFFFF</span>
<span class="cp">#define   S_000044_SW_INT_AK(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000044_SW_INT_AK(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SW_INT_AK                           0xFDFFFFFF</span>
<span class="cp">#define   S_000044_SW_INT_SET(x)                       (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000044_SW_INT_SET(x)                       (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000044_SW_INT_SET                          0xFBFFFFFF</span>
<span class="cp">#define   S_000044_GEYSERVILLE_STAT(x)                 (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000044_GEYSERVILLE_STAT(x)                 (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GEYSERVILLE_STAT                    0xF7FFFFFF</span>
<span class="cp">#define   S_000044_GEYSERVILLE_STAT_AK(x)              (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_000044_GEYSERVILLE_STAT_AK(x)              (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GEYSERVILLE_STAT_AK                 0xF7FFFFFF</span>
<span class="cp">#define   S_000044_HDCP_AUTHORIZED_INT_STAT(x)         (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000044_HDCP_AUTHORIZED_INT_STAT(x)         (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000044_HDCP_AUTHORIZED_INT_STAT            0xEFFFFFFF</span>
<span class="cp">#define   S_000044_HDCP_AUTHORIZED_INT_AK(x)           (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000044_HDCP_AUTHORIZED_INT_AK(x)           (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000044_HDCP_AUTHORIZED_INT_AK              0xEFFFFFFF</span>
<span class="cp">#define   S_000044_DVI_I2C_INT_STAT(x)                 (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000044_DVI_I2C_INT_STAT(x)                 (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DVI_I2C_INT_STAT                    0xDFFFFFFF</span>
<span class="cp">#define   S_000044_DVI_I2C_INT_AK(x)                   (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000044_DVI_I2C_INT_AK(x)                   (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000044_DVI_I2C_INT_AK                      0xDFFFFFFF</span>
<span class="cp">#define   S_000044_GUIDMA_STAT(x)                      (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000044_GUIDMA_STAT(x)                      (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GUIDMA_STAT                         0xBFFFFFFF</span>
<span class="cp">#define   S_000044_GUIDMA_AK(x)                        (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000044_GUIDMA_AK(x)                        (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000044_GUIDMA_AK                           0xBFFFFFFF</span>
<span class="cp">#define   S_000044_VIDDMA_STAT(x)                      (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000044_VIDDMA_STAT(x)                      (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VIDDMA_STAT                         0x7FFFFFFF</span>
<span class="cp">#define   S_000044_VIDDMA_AK(x)                        (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000044_VIDDMA_AK(x)                        (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000044_VIDDMA_AK                           0x7FFFFFFF</span>
<span class="cp">#define R_000050_CRTC_GEN_CNTL                       0x000050</span>
<span class="cp">#define   S_000050_CRTC_DBL_SCAN_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000050_CRTC_DBL_SCAN_EN(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_DBL_SCAN_EN                    0xFFFFFFFE</span>
<span class="cp">#define   S_000050_CRTC_INTERLACE_EN(x)                (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000050_CRTC_INTERLACE_EN(x)                (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_INTERLACE_EN                   0xFFFFFFFD</span>
<span class="cp">#define   S_000050_CRTC_C_SYNC_EN(x)                   (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_000050_CRTC_C_SYNC_EN(x)                   (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_C_SYNC_EN                      0xFFFFFFEF</span>
<span class="cp">#define   S_000050_CRTC_PIX_WIDTH(x)                   (((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define   G_000050_CRTC_PIX_WIDTH(x)                   (((x) &gt;&gt; 8) &amp; 0xF)</span>
<span class="cp">#define   C_000050_CRTC_PIX_WIDTH                      0xFFFFF0FF</span>
<span class="cp">#define   S_000050_CRTC_ICON_EN(x)                     (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000050_CRTC_ICON_EN(x)                     (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_ICON_EN                        0xFFFF7FFF</span>
<span class="cp">#define   S_000050_CRTC_CUR_EN(x)                      (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000050_CRTC_CUR_EN(x)                      (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_CUR_EN                         0xFFFEFFFF</span>
<span class="cp">#define   S_000050_CRTC_VSTAT_MODE(x)                  (((x) &amp; 0x3) &lt;&lt; 17)</span>
<span class="cp">#define   G_000050_CRTC_VSTAT_MODE(x)                  (((x) &gt;&gt; 17) &amp; 0x3)</span>
<span class="cp">#define   C_000050_CRTC_VSTAT_MODE                     0xFFF9FFFF</span>
<span class="cp">#define   S_000050_CRTC_CUR_MODE(x)                    (((x) &amp; 0x7) &lt;&lt; 20)</span>
<span class="cp">#define   G_000050_CRTC_CUR_MODE(x)                    (((x) &gt;&gt; 20) &amp; 0x7)</span>
<span class="cp">#define   C_000050_CRTC_CUR_MODE                       0xFF8FFFFF</span>
<span class="cp">#define   S_000050_CRTC_EXT_DISP_EN(x)                 (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000050_CRTC_EXT_DISP_EN(x)                 (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_EXT_DISP_EN                    0xFEFFFFFF</span>
<span class="cp">#define   S_000050_CRTC_EN(x)                          (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_000050_CRTC_EN(x)                          (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_EN                             0xFDFFFFFF</span>
<span class="cp">#define   S_000050_CRTC_DISP_REQ_EN_B(x)               (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000050_CRTC_DISP_REQ_EN_B(x)               (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000050_CRTC_DISP_REQ_EN_B                  0xFBFFFFFF</span>
<span class="cp">#define R_000054_CRTC_EXT_CNTL                       0x000054</span>
<span class="cp">#define   S_000054_CRTC_VGA_XOVERSCAN(x)               (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_000054_CRTC_VGA_XOVERSCAN(x)               (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRTC_VGA_XOVERSCAN                  0xFFFFFFFE</span>
<span class="cp">#define   S_000054_VGA_BLINK_RATE(x)                   (((x) &amp; 0x3) &lt;&lt; 1)</span>
<span class="cp">#define   G_000054_VGA_BLINK_RATE(x)                   (((x) &gt;&gt; 1) &amp; 0x3)</span>
<span class="cp">#define   C_000054_VGA_BLINK_RATE                      0xFFFFFFF9</span>
<span class="cp">#define   S_000054_VGA_ATI_LINEAR(x)                   (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000054_VGA_ATI_LINEAR(x)                   (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000054_VGA_ATI_LINEAR                      0xFFFFFFF7</span>
<span class="cp">#define   S_000054_VGA_128KAP_PAGING(x)                (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_000054_VGA_128KAP_PAGING(x)                (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_000054_VGA_128KAP_PAGING                   0xFFFFFFEF</span>
<span class="cp">#define   S_000054_VGA_TEXT_132(x)                     (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_000054_VGA_TEXT_132(x)                     (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_000054_VGA_TEXT_132                        0xFFFFFFDF</span>
<span class="cp">#define   S_000054_VGA_XCRT_CNT_EN(x)                  (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_000054_VGA_XCRT_CNT_EN(x)                  (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_000054_VGA_XCRT_CNT_EN                     0xFFFFFFBF</span>
<span class="cp">#define   S_000054_CRTC_HSYNC_DIS(x)                   (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000054_CRTC_HSYNC_DIS(x)                   (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRTC_HSYNC_DIS                      0xFFFFFEFF</span>
<span class="cp">#define   S_000054_CRTC_VSYNC_DIS(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000054_CRTC_VSYNC_DIS(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRTC_VSYNC_DIS                      0xFFFFFDFF</span>
<span class="cp">#define   S_000054_CRTC_DISPLAY_DIS(x)                 (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000054_CRTC_DISPLAY_DIS(x)                 (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRTC_DISPLAY_DIS                    0xFFFFFBFF</span>
<span class="cp">#define   S_000054_CRTC_SYNC_TRISTATE(x)               (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000054_CRTC_SYNC_TRISTATE(x)               (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRTC_SYNC_TRISTATE                  0xFFFFF7FF</span>
<span class="cp">#define   S_000054_CRTC_HSYNC_TRISTATE(x)              (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000054_CRTC_HSYNC_TRISTATE(x)              (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRTC_HSYNC_TRISTATE                 0xFFFFEFFF</span>
<span class="cp">#define   S_000054_CRTC_VSYNC_TRISTATE(x)              (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000054_CRTC_VSYNC_TRISTATE(x)              (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRTC_VSYNC_TRISTATE                 0xFFFFDFFF</span>
<span class="cp">#define   S_000054_CRT_ON(x)                           (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000054_CRT_ON(x)                           (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000054_CRT_ON                              0xFFFF7FFF</span>
<span class="cp">#define   S_000054_VGA_CUR_B_TEST(x)                   (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000054_VGA_CUR_B_TEST(x)                   (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000054_VGA_CUR_B_TEST                      0xFFFDFFFF</span>
<span class="cp">#define   S_000054_VGA_PACK_DIS(x)                     (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_000054_VGA_PACK_DIS(x)                     (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_000054_VGA_PACK_DIS                        0xFFFBFFFF</span>
<span class="cp">#define   S_000054_VGA_MEM_PS_EN(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000054_VGA_MEM_PS_EN(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000054_VGA_MEM_PS_EN                       0xFFF7FFFF</span>
<span class="cp">#define   S_000054_VCRTC_IDX_MASTER(x)                 (((x) &amp; 0x7F) &lt;&lt; 24)</span>
<span class="cp">#define   G_000054_VCRTC_IDX_MASTER(x)                 (((x) &gt;&gt; 24) &amp; 0x7F)</span>
<span class="cp">#define   C_000054_VCRTC_IDX_MASTER                    0x80FFFFFF</span>
<span class="cp">#define R_000148_MC_FB_LOCATION                      0x000148</span>
<span class="cp">#define   S_000148_MC_FB_START(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000148_MC_FB_START(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000148_MC_FB_START                         0xFFFF0000</span>
<span class="cp">#define   S_000148_MC_FB_TOP(x)                        (((x) &amp; 0xFFFF) &lt;&lt; 16)</span>
<span class="cp">#define   G_000148_MC_FB_TOP(x)                        (((x) &gt;&gt; 16) &amp; 0xFFFF)</span>
<span class="cp">#define   C_000148_MC_FB_TOP                           0x0000FFFF</span>
<span class="cp">#define R_00014C_MC_AGP_LOCATION                     0x00014C</span>
<span class="cp">#define   S_00014C_MC_AGP_START(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_00014C_MC_AGP_START(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</span>
<span class="cp">#define   C_00014C_MC_AGP_START                        0xFFFF0000</span>
<span class="cp">#define   S_00014C_MC_AGP_TOP(x)                       (((x) &amp; 0xFFFF) &lt;&lt; 16)</span>
<span class="cp">#define   G_00014C_MC_AGP_TOP(x)                       (((x) &gt;&gt; 16) &amp; 0xFFFF)</span>
<span class="cp">#define   C_00014C_MC_AGP_TOP                          0x0000FFFF</span>
<span class="cp">#define R_000170_AGP_BASE                            0x000170</span>
<span class="cp">#define   S_000170_AGP_BASE_ADDR(x)                    (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000170_AGP_BASE_ADDR(x)                    (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_000170_AGP_BASE_ADDR                       0x00000000</span>
<span class="cp">#define R_00023C_DISPLAY_BASE_ADDR                   0x00023C</span>
<span class="cp">#define   S_00023C_DISPLAY_BASE_ADDR(x)                (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_00023C_DISPLAY_BASE_ADDR(x)                (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_00023C_DISPLAY_BASE_ADDR                   0x00000000</span>
<span class="cp">#define R_000260_CUR_OFFSET                          0x000260</span>
<span class="cp">#define   S_000260_CUR_OFFSET(x)                       (((x) &amp; 0x7FFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000260_CUR_OFFSET(x)                       (((x) &gt;&gt; 0) &amp; 0x7FFFFFF)</span>
<span class="cp">#define   C_000260_CUR_OFFSET                          0xF8000000</span>
<span class="cp">#define   S_000260_CUR_LOCK(x)                         (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000260_CUR_LOCK(x)                         (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000260_CUR_LOCK                            0x7FFFFFFF</span>
<span class="cp">#define R_00033C_CRTC2_DISPLAY_BASE_ADDR             0x00033C</span>
<span class="cp">#define   S_00033C_CRTC2_DISPLAY_BASE_ADDR(x)          (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_00033C_CRTC2_DISPLAY_BASE_ADDR(x)          (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_00033C_CRTC2_DISPLAY_BASE_ADDR             0x00000000</span>
<span class="cp">#define R_000360_CUR2_OFFSET                         0x000360</span>
<span class="cp">#define   S_000360_CUR2_OFFSET(x)                      (((x) &amp; 0x7FFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000360_CUR2_OFFSET(x)                      (((x) &gt;&gt; 0) &amp; 0x7FFFFFF)</span>
<span class="cp">#define   C_000360_CUR2_OFFSET                         0xF8000000</span>
<span class="cp">#define   S_000360_CUR2_LOCK(x)                        (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000360_CUR2_LOCK(x)                        (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000360_CUR2_LOCK                           0x7FFFFFFF</span>
<span class="cp">#define R_0003C2_GENMO_WT                            0x0003C2</span>
<span class="cp">#define   S_0003C2_GENMO_MONO_ADDRESS_B(x)             (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0003C2_GENMO_MONO_ADDRESS_B(x)             (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0003C2_GENMO_MONO_ADDRESS_B                0xFE</span>
<span class="cp">#define   S_0003C2_VGA_RAM_EN(x)                       (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0003C2_VGA_RAM_EN(x)                       (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0003C2_VGA_RAM_EN                          0xFD</span>
<span class="cp">#define   S_0003C2_VGA_CKSEL(x)                        (((x) &amp; 0x3) &lt;&lt; 2)</span>
<span class="cp">#define   G_0003C2_VGA_CKSEL(x)                        (((x) &gt;&gt; 2) &amp; 0x3)</span>
<span class="cp">#define   C_0003C2_VGA_CKSEL                           0xF3</span>
<span class="cp">#define   S_0003C2_ODD_EVEN_MD_PGSEL(x)                (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_0003C2_ODD_EVEN_MD_PGSEL(x)                (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_0003C2_ODD_EVEN_MD_PGSEL                   0xDF</span>
<span class="cp">#define   S_0003C2_VGA_HSYNC_POL(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_0003C2_VGA_HSYNC_POL(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_0003C2_VGA_HSYNC_POL                       0xBF</span>
<span class="cp">#define   S_0003C2_VGA_VSYNC_POL(x)                    (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_0003C2_VGA_VSYNC_POL(x)                    (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_0003C2_VGA_VSYNC_POL                       0x7F</span>
<span class="cp">#define R_0003F8_CRTC2_GEN_CNTL                      0x0003F8</span>
<span class="cp">#define   S_0003F8_CRTC2_DBL_SCAN_EN(x)                (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0003F8_CRTC2_DBL_SCAN_EN(x)                (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_DBL_SCAN_EN                   0xFFFFFFFE</span>
<span class="cp">#define   S_0003F8_CRTC2_INTERLACE_EN(x)               (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0003F8_CRTC2_INTERLACE_EN(x)               (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_INTERLACE_EN                  0xFFFFFFFD</span>
<span class="cp">#define   S_0003F8_CRTC2_SYNC_TRISTATE(x)              (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_0003F8_CRTC2_SYNC_TRISTATE(x)              (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_SYNC_TRISTATE                 0xFFFFFFEF</span>
<span class="cp">#define   S_0003F8_CRTC2_HSYNC_TRISTATE(x)             (((x) &amp; 0x1) &lt;&lt; 5)</span>
<span class="cp">#define   G_0003F8_CRTC2_HSYNC_TRISTATE(x)             (((x) &gt;&gt; 5) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_HSYNC_TRISTATE                0xFFFFFFDF</span>
<span class="cp">#define   S_0003F8_CRTC2_VSYNC_TRISTATE(x)             (((x) &amp; 0x1) &lt;&lt; 6)</span>
<span class="cp">#define   G_0003F8_CRTC2_VSYNC_TRISTATE(x)             (((x) &gt;&gt; 6) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_VSYNC_TRISTATE                0xFFFFFFBF</span>
<span class="cp">#define   S_0003F8_CRT2_ON(x)                          (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_0003F8_CRT2_ON(x)                          (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRT2_ON                             0xFFFFFF7F</span>
<span class="cp">#define   S_0003F8_CRTC2_PIX_WIDTH(x)                  (((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define   G_0003F8_CRTC2_PIX_WIDTH(x)                  (((x) &gt;&gt; 8) &amp; 0xF)</span>
<span class="cp">#define   C_0003F8_CRTC2_PIX_WIDTH                     0xFFFFF0FF</span>
<span class="cp">#define   S_0003F8_CRTC2_ICON_EN(x)                    (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_0003F8_CRTC2_ICON_EN(x)                    (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_ICON_EN                       0xFFFF7FFF</span>
<span class="cp">#define   S_0003F8_CRTC2_CUR_EN(x)                     (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_0003F8_CRTC2_CUR_EN(x)                     (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_CUR_EN                        0xFFFEFFFF</span>
<span class="cp">#define   S_0003F8_CRTC2_CUR_MODE(x)                   (((x) &amp; 0x7) &lt;&lt; 20)</span>
<span class="cp">#define   G_0003F8_CRTC2_CUR_MODE(x)                   (((x) &gt;&gt; 20) &amp; 0x7)</span>
<span class="cp">#define   C_0003F8_CRTC2_CUR_MODE                      0xFF8FFFFF</span>
<span class="cp">#define   S_0003F8_CRTC2_DISPLAY_DIS(x)                (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_0003F8_CRTC2_DISPLAY_DIS(x)                (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_DISPLAY_DIS                   0xFF7FFFFF</span>
<span class="cp">#define   S_0003F8_CRTC2_EN(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_0003F8_CRTC2_EN(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_EN                            0xFDFFFFFF</span>
<span class="cp">#define   S_0003F8_CRTC2_DISP_REQ_EN_B(x)              (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_0003F8_CRTC2_DISP_REQ_EN_B(x)              (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_DISP_REQ_EN_B                 0xFBFFFFFF</span>
<span class="cp">#define   S_0003F8_CRTC2_C_SYNC_EN(x)                  (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_0003F8_CRTC2_C_SYNC_EN(x)                  (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_C_SYNC_EN                     0xF7FFFFFF</span>
<span class="cp">#define   S_0003F8_CRTC2_HSYNC_DIS(x)                  (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_0003F8_CRTC2_HSYNC_DIS(x)                  (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_HSYNC_DIS                     0xEFFFFFFF</span>
<span class="cp">#define   S_0003F8_CRTC2_VSYNC_DIS(x)                  (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_0003F8_CRTC2_VSYNC_DIS(x)                  (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_0003F8_CRTC2_VSYNC_DIS                     0xDFFFFFFF</span>
<span class="cp">#define R_000420_OV0_SCALE_CNTL                      0x000420</span>
<span class="cp">#define   S_000420_OV0_NO_READ_BEHIND_SCAN(x)          (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_000420_OV0_NO_READ_BEHIND_SCAN(x)          (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_NO_READ_BEHIND_SCAN             0xFFFFFFFD</span>
<span class="cp">#define   S_000420_OV0_HORZ_PICK_NEAREST(x)            (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_000420_OV0_HORZ_PICK_NEAREST(x)            (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_HORZ_PICK_NEAREST               0xFFFFFFFB</span>
<span class="cp">#define   S_000420_OV0_VERT_PICK_NEAREST(x)            (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_000420_OV0_VERT_PICK_NEAREST(x)            (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_VERT_PICK_NEAREST               0xFFFFFFF7</span>
<span class="cp">#define   S_000420_OV0_SIGNED_UV(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_000420_OV0_SIGNED_UV(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_SIGNED_UV                       0xFFFFFFEF</span>
<span class="cp">#define   S_000420_OV0_GAMMA_SEL(x)                    (((x) &amp; 0x7) &lt;&lt; 5)</span>
<span class="cp">#define   G_000420_OV0_GAMMA_SEL(x)                    (((x) &gt;&gt; 5) &amp; 0x7)</span>
<span class="cp">#define   C_000420_OV0_GAMMA_SEL                       0xFFFFFF1F</span>
<span class="cp">#define   S_000420_OV0_SURFACE_FORMAT(x)               (((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define   G_000420_OV0_SURFACE_FORMAT(x)               (((x) &gt;&gt; 8) &amp; 0xF)</span>
<span class="cp">#define   C_000420_OV0_SURFACE_FORMAT                  0xFFFFF0FF</span>
<span class="cp">#define   S_000420_OV0_ADAPTIVE_DEINT(x)               (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000420_OV0_ADAPTIVE_DEINT(x)               (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_ADAPTIVE_DEINT                  0xFFFFEFFF</span>
<span class="cp">#define   S_000420_OV0_CRTC_SEL(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000420_OV0_CRTC_SEL(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_CRTC_SEL                        0xFFFFBFFF</span>
<span class="cp">#define   S_000420_OV0_BURST_PER_PLANE(x)              (((x) &amp; 0x7F) &lt;&lt; 16)</span>
<span class="cp">#define   G_000420_OV0_BURST_PER_PLANE(x)              (((x) &gt;&gt; 16) &amp; 0x7F)</span>
<span class="cp">#define   C_000420_OV0_BURST_PER_PLANE                 0xFF80FFFF</span>
<span class="cp">#define   S_000420_OV0_DOUBLE_BUFFER_REGS(x)           (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000420_OV0_DOUBLE_BUFFER_REGS(x)           (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_DOUBLE_BUFFER_REGS              0xFEFFFFFF</span>
<span class="cp">#define   S_000420_OV0_BANDWIDTH(x)                    (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_000420_OV0_BANDWIDTH(x)                    (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_BANDWIDTH                       0xFBFFFFFF</span>
<span class="cp">#define   S_000420_OV0_LIN_TRANS_BYPASS(x)             (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_000420_OV0_LIN_TRANS_BYPASS(x)             (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_LIN_TRANS_BYPASS                0xEFFFFFFF</span>
<span class="cp">#define   S_000420_OV0_INT_EMU(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_000420_OV0_INT_EMU(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_INT_EMU                         0xDFFFFFFF</span>
<span class="cp">#define   S_000420_OV0_OVERLAY_EN(x)                   (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_000420_OV0_OVERLAY_EN(x)                   (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_OVERLAY_EN                      0xBFFFFFFF</span>
<span class="cp">#define   S_000420_OV0_SOFT_RESET(x)                   (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000420_OV0_SOFT_RESET(x)                   (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000420_OV0_SOFT_RESET                      0x7FFFFFFF</span>
<span class="cp">#define R_00070C_CP_RB_RPTR_ADDR                     0x00070C</span>
<span class="cp">#define   S_00070C_RB_RPTR_SWAP(x)                     (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_00070C_RB_RPTR_SWAP(x)                     (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_00070C_RB_RPTR_SWAP                        0xFFFFFFFC</span>
<span class="cp">#define   S_00070C_RB_RPTR_ADDR(x)                     (((x) &amp; 0x3FFFFFFF) &lt;&lt; 2)</span>
<span class="cp">#define   G_00070C_RB_RPTR_ADDR(x)                     (((x) &gt;&gt; 2) &amp; 0x3FFFFFFF)</span>
<span class="cp">#define   C_00070C_RB_RPTR_ADDR                        0x00000003</span>
<span class="cp">#define R_000740_CP_CSQ_CNTL                         0x000740</span>
<span class="cp">#define   S_000740_CSQ_CNT_PRIMARY(x)                  (((x) &amp; 0xFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_000740_CSQ_CNT_PRIMARY(x)                  (((x) &gt;&gt; 0) &amp; 0xFF)</span>
<span class="cp">#define   C_000740_CSQ_CNT_PRIMARY                     0xFFFFFF00</span>
<span class="cp">#define   S_000740_CSQ_CNT_INDIRECT(x)                 (((x) &amp; 0xFF) &lt;&lt; 8)</span>
<span class="cp">#define   G_000740_CSQ_CNT_INDIRECT(x)                 (((x) &gt;&gt; 8) &amp; 0xFF)</span>
<span class="cp">#define   C_000740_CSQ_CNT_INDIRECT                    0xFFFF00FF</span>
<span class="cp">#define   S_000740_CSQ_MODE(x)                         (((x) &amp; 0xF) &lt;&lt; 28)</span>
<span class="cp">#define   G_000740_CSQ_MODE(x)                         (((x) &gt;&gt; 28) &amp; 0xF)</span>
<span class="cp">#define   C_000740_CSQ_MODE                            0x0FFFFFFF</span>
<span class="cp">#define R_000770_SCRATCH_UMSK                        0x000770</span>
<span class="cp">#define   S_000770_SCRATCH_UMSK(x)                     (((x) &amp; 0x3F) &lt;&lt; 0)</span>
<span class="cp">#define   G_000770_SCRATCH_UMSK(x)                     (((x) &gt;&gt; 0) &amp; 0x3F)</span>
<span class="cp">#define   C_000770_SCRATCH_UMSK                        0xFFFFFFC0</span>
<span class="cp">#define   S_000770_SCRATCH_SWAP(x)                     (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_000770_SCRATCH_SWAP(x)                     (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   C_000770_SCRATCH_SWAP                        0xFFFCFFFF</span>
<span class="cp">#define R_000774_SCRATCH_ADDR                        0x000774</span>
<span class="cp">#define   S_000774_SCRATCH_ADDR(x)                     (((x) &amp; 0x7FFFFFF) &lt;&lt; 5)</span>
<span class="cp">#define   G_000774_SCRATCH_ADDR(x)                     (((x) &gt;&gt; 5) &amp; 0x7FFFFFF)</span>
<span class="cp">#define   C_000774_SCRATCH_ADDR                        0x0000001F</span>
<span class="cp">#define R_0007C0_CP_STAT                             0x0007C0</span>
<span class="cp">#define   S_0007C0_MRU_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_0007C0_MRU_BUSY(x)                         (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_MRU_BUSY                            0xFFFFFFFE</span>
<span class="cp">#define   S_0007C0_MWU_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_0007C0_MWU_BUSY(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_MWU_BUSY                            0xFFFFFFFD</span>
<span class="cp">#define   S_0007C0_RSIU_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_0007C0_RSIU_BUSY(x)                        (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_RSIU_BUSY                           0xFFFFFFFB</span>
<span class="cp">#define   S_0007C0_RCIU_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_0007C0_RCIU_BUSY(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_RCIU_BUSY                           0xFFFFFFF7</span>
<span class="cp">#define   S_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_PRIMARY_BUSY                    0xFFFFFDFF</span>
<span class="cp">#define   S_0007C0_CSF_INDIRECT_BUSY(x)                (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_0007C0_CSF_INDIRECT_BUSY(x)                (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSF_INDIRECT_BUSY                   0xFFFFFBFF</span>
<span class="cp">#define   S_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_PRIMARY_BUSY                    0xFFFFF7FF</span>
<span class="cp">#define   S_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSQ_INDIRECT_BUSY                   0xFFFFEFFF</span>
<span class="cp">#define   S_0007C0_CSI_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_0007C0_CSI_BUSY(x)                         (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CSI_BUSY                            0xFFFFDFFF</span>
<span class="cp">#define   S_0007C0_GUIDMA_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_0007C0_GUIDMA_BUSY(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_GUIDMA_BUSY                         0xEFFFFFFF</span>
<span class="cp">#define   S_0007C0_VIDDMA_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</span>
<span class="cp">#define   G_0007C0_VIDDMA_BUSY(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_VIDDMA_BUSY                         0xDFFFFFFF</span>
<span class="cp">#define   S_0007C0_CMDSTRM_BUSY(x)                     (((x) &amp; 0x1) &lt;&lt; 30)</span>
<span class="cp">#define   G_0007C0_CMDSTRM_BUSY(x)                     (((x) &gt;&gt; 30) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CMDSTRM_BUSY                        0xBFFFFFFF</span>
<span class="cp">#define   S_0007C0_CP_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_0007C0_CP_BUSY(x)                          (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_0007C0_CP_BUSY                             0x7FFFFFFF</span>
<span class="cp">#define R_000E40_RBBM_STATUS                         0x000E40</span>
<span class="cp">#define   S_000E40_CMDFIFO_AVAIL(x)                    (((x) &amp; 0x7F) &lt;&lt; 0)</span>
<span class="cp">#define   G_000E40_CMDFIFO_AVAIL(x)                    (((x) &gt;&gt; 0) &amp; 0x7F)</span>
<span class="cp">#define   C_000E40_CMDFIFO_AVAIL                       0xFFFFFF80</span>
<span class="cp">#define   S_000E40_HIRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 8)</span>
<span class="cp">#define   G_000E40_HIRQ_ON_RBB(x)                      (((x) &gt;&gt; 8) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_HIRQ_ON_RBB                         0xFFFFFEFF</span>
<span class="cp">#define   S_000E40_CPRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 9)</span>
<span class="cp">#define   G_000E40_CPRQ_ON_RBB(x)                      (((x) &gt;&gt; 9) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CPRQ_ON_RBB                         0xFFFFFDFF</span>
<span class="cp">#define   S_000E40_CFRQ_ON_RBB(x)                      (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_000E40_CFRQ_ON_RBB(x)                      (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CFRQ_ON_RBB                         0xFFFFFBFF</span>
<span class="cp">#define   S_000E40_HIRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_000E40_HIRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_HIRQ_IN_RTBUF                       0xFFFFF7FF</span>
<span class="cp">#define   S_000E40_CPRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</span>
<span class="cp">#define   G_000E40_CPRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CPRQ_IN_RTBUF                       0xFFFFEFFF</span>
<span class="cp">#define   S_000E40_CFRQ_IN_RTBUF(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</span>
<span class="cp">#define   G_000E40_CFRQ_IN_RTBUF(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CFRQ_IN_RTBUF                       0xFFFFDFFF</span>
<span class="cp">#define   S_000E40_CF_PIPE_BUSY(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</span>
<span class="cp">#define   G_000E40_CF_PIPE_BUSY(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CF_PIPE_BUSY                        0xFFFFBFFF</span>
<span class="cp">#define   S_000E40_ENG_EV_BUSY(x)                      (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_000E40_ENG_EV_BUSY(x)                      (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_ENG_EV_BUSY                         0xFFFF7FFF</span>
<span class="cp">#define   S_000E40_CP_CMDSTRM_BUSY(x)                  (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_000E40_CP_CMDSTRM_BUSY(x)                  (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_CP_CMDSTRM_BUSY                     0xFFFEFFFF</span>
<span class="cp">#define   S_000E40_E2_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_000E40_E2_BUSY(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_E2_BUSY                             0xFFFDFFFF</span>
<span class="cp">#define   S_000E40_RB2D_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_000E40_RB2D_BUSY(x)                        (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RB2D_BUSY                           0xFFFBFFFF</span>
<span class="cp">#define   S_000E40_RB3D_BUSY(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_000E40_RB3D_BUSY(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RB3D_BUSY                           0xFFF7FFFF</span>
<span class="cp">#define   S_000E40_SE_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_000E40_SE_BUSY(x)                          (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_SE_BUSY                             0xFFEFFFFF</span>
<span class="cp">#define   S_000E40_RE_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_000E40_RE_BUSY(x)                          (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_RE_BUSY                             0xFFDFFFFF</span>
<span class="cp">#define   S_000E40_TAM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_000E40_TAM_BUSY(x)                         (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TAM_BUSY                            0xFFBFFFFF</span>
<span class="cp">#define   S_000E40_TDM_BUSY(x)                         (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_000E40_TDM_BUSY(x)                         (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_TDM_BUSY                            0xFF7FFFFF</span>
<span class="cp">#define   S_000E40_PB_BUSY(x)                          (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_000E40_PB_BUSY(x)                          (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_PB_BUSY                             0xFEFFFFFF</span>
<span class="cp">#define   S_000E40_GUI_ACTIVE(x)                       (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_000E40_GUI_ACTIVE(x)                       (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_000E40_GUI_ACTIVE                          0x7FFFFFFF</span>


<span class="cp">#define R_00000D_SCLK_CNTL                           0x00000D</span>
<span class="cp">#define   S_00000D_SCLK_SRC_SEL(x)                     (((x) &amp; 0x7) &lt;&lt; 0)</span>
<span class="cp">#define   G_00000D_SCLK_SRC_SEL(x)                     (((x) &gt;&gt; 0) &amp; 0x7)</span>
<span class="cp">#define   C_00000D_SCLK_SRC_SEL                        0xFFFFFFF8</span>
<span class="cp">#define   S_00000D_TCLK_SRC_SEL(x)                     (((x) &amp; 0x7) &lt;&lt; 8)</span>
<span class="cp">#define   G_00000D_TCLK_SRC_SEL(x)                     (((x) &gt;&gt; 8) &amp; 0x7)</span>
<span class="cp">#define   C_00000D_TCLK_SRC_SEL                        0xFFFFF8FF</span>
<span class="cp">#define   S_00000D_FORCE_CP(x)                         (((x) &amp; 0x1) &lt;&lt; 16)</span>
<span class="cp">#define   G_00000D_FORCE_CP(x)                         (((x) &gt;&gt; 16) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_CP                            0xFFFEFFFF</span>
<span class="cp">#define   S_00000D_FORCE_HDP(x)                        (((x) &amp; 0x1) &lt;&lt; 17)</span>
<span class="cp">#define   G_00000D_FORCE_HDP(x)                        (((x) &gt;&gt; 17) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_HDP                           0xFFFDFFFF</span>
<span class="cp">#define   S_00000D_FORCE_DISP(x)                       (((x) &amp; 0x1) &lt;&lt; 18)</span>
<span class="cp">#define   G_00000D_FORCE_DISP(x)                       (((x) &gt;&gt; 18) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_DISP                          0xFFFBFFFF</span>
<span class="cp">#define   S_00000D_FORCE_TOP(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</span>
<span class="cp">#define   G_00000D_FORCE_TOP(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_TOP                           0xFFF7FFFF</span>
<span class="cp">#define   S_00000D_FORCE_E2(x)                         (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_00000D_FORCE_E2(x)                         (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_E2                            0xFFEFFFFF</span>
<span class="cp">#define   S_00000D_FORCE_SE(x)                         (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_00000D_FORCE_SE(x)                         (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_SE                            0xFFDFFFFF</span>
<span class="cp">#define   S_00000D_FORCE_IDCT(x)                       (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_00000D_FORCE_IDCT(x)                       (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_IDCT                          0xFFBFFFFF</span>
<span class="cp">#define   S_00000D_FORCE_VIP(x)                        (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_00000D_FORCE_VIP(x)                        (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_VIP                           0xFF7FFFFF</span>
<span class="cp">#define   S_00000D_FORCE_RE(x)                         (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_00000D_FORCE_RE(x)                         (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_RE                            0xFEFFFFFF</span>
<span class="cp">#define   S_00000D_FORCE_PB(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_00000D_FORCE_PB(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_PB                            0xFDFFFFFF</span>
<span class="cp">#define   S_00000D_FORCE_TAM(x)                        (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_00000D_FORCE_TAM(x)                        (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_TAM                           0xFBFFFFFF</span>
<span class="cp">#define   S_00000D_FORCE_TDM(x)                        (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_00000D_FORCE_TDM(x)                        (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_TDM                           0xF7FFFFFF</span>
<span class="cp">#define   S_00000D_FORCE_RB(x)                         (((x) &amp; 0x1) &lt;&lt; 28)</span>
<span class="cp">#define   G_00000D_FORCE_RB(x)                         (((x) &gt;&gt; 28) &amp; 0x1)</span>
<span class="cp">#define   C_00000D_FORCE_RB                            0xEFFFFFFF</span>

<span class="cm">/* PLL regs */</span>
<span class="cp">#define SCLK_CNTL                                      0xd</span>
<span class="cp">#define   FORCE_HDP                                    (1 &lt;&lt; 17)</span>
<span class="cp">#define CLK_PWRMGT_CNTL                                0x14</span>
<span class="cp">#define   GLOBAL_PMAN_EN                               (1 &lt;&lt; 10)</span>
<span class="cp">#define   DISP_PM                                      (1 &lt;&lt; 20)</span>
<span class="cp">#define PLL_PWRMGT_CNTL                                0x15</span>
<span class="cp">#define   MPLL_TURNOFF                                 (1 &lt;&lt; 0)</span>
<span class="cp">#define   SPLL_TURNOFF                                 (1 &lt;&lt; 1)</span>
<span class="cp">#define   PPLL_TURNOFF                                 (1 &lt;&lt; 2)</span>
<span class="cp">#define   P2PLL_TURNOFF                                (1 &lt;&lt; 3)</span>
<span class="cp">#define   TVPLL_TURNOFF                                (1 &lt;&lt; 4)</span>
<span class="cp">#define   MOBILE_SU                                    (1 &lt;&lt; 16)</span>
<span class="cp">#define   SU_SCLK_USE_BCLK                             (1 &lt;&lt; 17)</span>
<span class="cp">#define SCLK_CNTL2                                     0x1e</span>
<span class="cp">#define   REDUCED_SPEED_SCLK_MODE                      (1 &lt;&lt; 16)</span>
<span class="cp">#define   REDUCED_SPEED_SCLK_SEL(x)                    ((x) &lt;&lt; 17)</span>
<span class="cp">#define MCLK_MISC                                      0x1f</span>
<span class="cp">#define   EN_MCLK_TRISTATE_IN_SUSPEND                  (1 &lt;&lt; 18)</span>
<span class="cp">#define SCLK_MORE_CNTL                                 0x35</span>
<span class="cp">#define   REDUCED_SPEED_SCLK_EN                        (1 &lt;&lt; 16)</span>
<span class="cp">#define   IO_CG_VOLTAGE_DROP                           (1 &lt;&lt; 17)</span>
<span class="cp">#define   VOLTAGE_DELAY_SEL(x)                         ((x) &lt;&lt; 20)</span>
<span class="cp">#define   VOLTAGE_DROP_SYNC                            (1 &lt;&lt; 19)</span>

<span class="cm">/* mmreg */</span>
<span class="cp">#define DISP_PWR_MAN                                   0xd08</span>
<span class="cp">#define   DISP_D3_GRPH_RST                             (1 &lt;&lt; 18)</span>
<span class="cp">#define   DISP_D3_SUBPIC_RST                           (1 &lt;&lt; 19)</span>
<span class="cp">#define   DISP_D3_OV0_RST                              (1 &lt;&lt; 20)</span>
<span class="cp">#define   DISP_D1D2_GRPH_RST                           (1 &lt;&lt; 21)</span>
<span class="cp">#define   DISP_D1D2_SUBPIC_RST                         (1 &lt;&lt; 22)</span>
<span class="cp">#define   DISP_D1D2_OV0_RST                            (1 &lt;&lt; 23)</span>
<span class="cp">#define   DISP_DVO_ENABLE_RST                          (1 &lt;&lt; 24)</span>
<span class="cp">#define   TV_ENABLE_RST                                (1 &lt;&lt; 25)</span>
<span class="cp">#define   AUTO_PWRUP_EN                                (1 &lt;&lt; 26)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
