# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Predavanje1-2_V1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:26 on Mar 09,2018
# vcom -reportprogress 300 -93 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux
# -- Compiling architecture behv1 of Mux
# -- Compiling architecture behv2 of Mux
# -- Loading entity Mux
# End time: 05:43:26 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:36 on Mar 09,2018
# vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux
# -- Compiling architecture behv1 of Mux
# -- Compiling architecture behv2 of Mux
# -- Loading entity Mux
# End time: 05:43:36 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/tb_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:43:36 on Mar 09,2018
# vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1-2_V1/tb_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Mux_TB
# -- Compiling architecture TB of Mux_TB
# -- Compiling configuration CFG_TB
# -- Loading entity Mux_TB
# -- Loading architecture TB of Mux_TB
# -- Loading entity Mux
# End time: 05:43:36 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux_tb
# vsim work.mux_tb 
# Start time: 05:43:40 on Mar 09,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.mux_tb(tb)
# Loading work.mux(behv2)
add wave -position end  sim:/mux_tb/T_I3
add wave -position end  sim:/mux_tb/T_I2
add wave -position end  sim:/mux_tb/T_I1
add wave -position end  sim:/mux_tb/T_I0
add wave -position end  sim:/mux_tb/T_O
add wave -position end  sim:/mux_tb/T_S
run -all
# ** Note: Testbench of Mux completed sucessfully!
#    Time: 54 ns  Iteration: 0  Instance: /mux_tb
# End time: 05:45:15 on Mar 09,2018, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
