;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-24
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, <1
	SUB @600, 10
	SUB -10, 81
	SPL <200, #900
	SUB #30, 60
	SUB 121, 0
	CMP #60, <1
	CMP #60, <1
	SUB @121, 103
	ADD #60, <1
	ADD 270, 60
	CMP 1, <-1
	SLT @70, @2
	SUB #12, @241
	MOV @0, @-105
	ADD 270, 60
	SPL 0, <332
	ADD #270, <1
	SLT #60, <1
	SLT #60, <1
	SPL -205, @-128
	SPL -205, @-128
	SUB 121, 0
	MOV -1, <-24
	JMZ <121, 106
	JMZ <121, 106
	SPL <121, 106
	SPL <121, 106
	SPL <121, 106
	SUB @0, @2
	JMP <-127, 100
	ADD 270, -60
	MOV -1, <-24
	CMP 1, <-1
	ADD 270, 60
	JMP @12, #241
	JMP -207, @-120
	JMP -207, @-120
	JMP -207, @-120
	SUB -207, <-120
	JMN 1, @-1
	CMP -10, 81
	MOV -1, <-24
	SUB #30, 60
	SUB @121, 103
