Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jan 29 16:44:26 2026
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -file /home/han4n/cva6_experiments/bitstreams/reports/timing/timing_ariane_IC8k_4w_128L_DC8k_4w_128L_BTB16_BHT16_RAS2_ITLB4_DTLB4.rpt
| Design       : SoC_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.148        0.000                      0                75852        0.032        0.000                      0                75802        2.000        0.000                       0                 24820  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 10.000}       20.000          50.000          
sys_clock                   {0.000 4.000}        8.000           125.000         
  clk_25_SoC_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_50_SoC_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_SoC_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_25_SoC_clk_wiz_0_0          2.148        0.000                      0                55890        0.032        0.000                      0                55890       18.750        0.000                       0                 24078  
  clk_50_SoC_clk_wiz_0_0         10.919        0.000                      0                 1359        0.065        0.000                      0                 1359        8.750        0.000                       0                   738  
  clkfbout_SoC_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50_SoC_clk_wiz_0_0  clk_25_SoC_clk_wiz_0_0       10.440        0.000                      0                  449        0.167        0.000                      0                  415  
clk_25_SoC_clk_wiz_0_0  clk_50_SoC_clk_wiz_0_0       10.390        0.000                      0                  557        0.153        0.000                      0                  541  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_25_SoC_clk_wiz_0_0  clk_25_SoC_clk_wiz_0_0       25.847        0.000                      0                17868        0.416        0.000                      0                17868  
**async_default**       clk_50_SoC_clk_wiz_0_0  clk_50_SoC_clk_wiz_0_0       16.771        0.000                      0                   96        0.639        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.781ns  (logic 9.364ns (24.785%)  route 28.417ns (75.215%))
  Logic Levels:           48  (LUT3=11 LUT4=11 LUT5=1 LUT6=25)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       1.757    -0.959    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X11Y4          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/Q
                         net (fo=9, routed)           0.854     0.351    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_4
    SLICE_X11Y4          LUT3 (Prop_lut3_I0_O)        0.152     0.503 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.812     1.315    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.362     1.677 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.569     2.245    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.327     2.572 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.578     3.150    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     3.274 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.745     4.019    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.150     4.169 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.477     4.646    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.972 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_110/O
                         net (fo=1, routed)           0.501     5.473    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio29_in
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     5.597 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70/O
                         net (fo=1, routed)           0.458     6.055    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.179 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.832     7.011    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.124     7.135 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.588     7.723    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I3_O)        0.150     7.873 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.551     8.424    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.332     8.756 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.562     9.318    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     9.442 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.305     9.747    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     9.871 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.491    10.362    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.124    10.486 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.556    11.042    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.120    11.162 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.615    11.777    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.327    12.104 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_92/O
                         net (fo=1, routed)           0.452    12.556    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio233_in
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.680 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48/O
                         net (fo=1, routed)           0.449    13.129    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124    13.253 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.617    13.870    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    13.994 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.685    14.679    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.150    14.829 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.590    15.419    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.340    15.759 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0/O
                         net (fo=3, routed)           0.817    16.575    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.328    16.903 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.602    17.506    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y5           LUT3 (Prop_lut3_I1_O)        0.124    17.630 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.679    18.308    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.153    18.461 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.681    19.143    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.325    19.468 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_58__0/O
                         net (fo=3, routed)           0.785    20.253    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_58__0_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.326    20.579 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.689    21.268    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124    21.392 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.593    21.985    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X3Y1           LUT4 (Prop_lut4_I3_O)        0.150    22.135 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.780    22.914    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X6Y2           LUT4 (Prop_lut4_I3_O)        0.358    23.272 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0/O
                         net (fo=3, routed)           0.896    24.168    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.328    24.496 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.843    25.339    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.150    25.489 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_53/O
                         net (fo=2, routed)           0.612    26.101    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_53_n_0
    SLICE_X18Y3          LUT6 (Prop_lut6_I5_O)        0.348    26.449 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_49/O
                         net (fo=3, routed)           0.418    26.868    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_49_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I5_O)        0.124    26.992 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.151    27.143    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X19Y5          LUT6 (Prop_lut6_I2_O)        0.124    27.267 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.574    27.841    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X19Y4          LUT6 (Prop_lut6_I1_O)        0.124    27.965 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.799    28.764    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X22Y4          LUT3 (Prop_lut3_I1_O)        0.124    28.888 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_46/O
                         net (fo=2, routed)           0.466    29.354    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_46_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I5_O)        0.124    29.478 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_14/O
                         net (fo=3, routed)           0.581    30.059    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_14_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I5_O)        0.124    30.183 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15/O
                         net (fo=1, routed)           0.312    30.495    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio293_in
    SLICE_X21Y1          LUT6 (Prop_lut6_I2_O)        0.124    30.619 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8/O
                         net (fo=1, routed)           0.351    30.971    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8_n_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.095 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.766    31.861    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.985 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.599    32.584    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X19Y1          LUT4 (Prop_lut4_I3_O)        0.150    32.734 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0/O
                         net (fo=5, routed)           0.803    33.537    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0_n_0
    SLICE_X19Y2          LUT6 (Prop_lut6_I0_O)        0.332    33.869 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.474    34.343    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X17Y2          LUT6 (Prop_lut6_I2_O)        0.124    34.467 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.149    34.616    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124    34.740 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.627    35.366    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X16Y1          LUT3 (Prop_lut3_I1_O)        0.124    35.490 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.303    35.793    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X16Y2          LUT5 (Prop_lut5_I4_O)        0.124    35.917 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.780    36.697    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X16Y5          LUT6 (Prop_lut6_I3_O)        0.124    36.821 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_1/O
                         net (fo=1, routed)           0.000    36.821    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[4]
    SLICE_X16Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X16Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X16Y5          FDCE (Setup_fdce_C_D)        0.081    38.970    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -36.821    
  -------------------------------------------------------------------
                         slack                                  2.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       0.591    -0.641    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y2          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=37, routed)          0.104    -0.395    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X86Y2          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       0.859    -0.881    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X86Y2          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.253    -0.628    
    SLICE_X86Y2          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.428    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y4      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X26Y21     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X26Y21     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 1.879ns (21.387%)  route 6.907ns (78.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 f  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.941     2.322    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X8Y49          LUT3 (Prop_lut3_I0_O)        0.150     2.472 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.758     6.230    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.328     6.558 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           1.207     7.766    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.890 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.000     7.890    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0_n_0
    SLICE_X11Y32         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.573    18.405    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X11Y32         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.452    18.857    
                         clock uncertainty           -0.080    18.777    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.032    18.809    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         18.809    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 10.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.624    -0.608    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y41          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.250    -0.217    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X2Y40          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X2Y40          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.254    -0.592    
    SLICE_X2Y40          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y0      SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y40      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y40      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SoC_clk_wiz_0_0
  To Clock:  clkfbout_SoC_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   SoC_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.440ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        8.528ns  (logic 1.783ns (20.908%)  route 6.745ns (79.092%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.941    22.322    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X8Y49          LUT3 (Prop_lut3_I0_O)        0.150    22.472 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          2.017    24.490    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X24Y47         LUT4 (Prop_lut4_I1_O)        0.356    24.846 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          2.786    27.632    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X22Y35         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       1.573    38.405    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X22Y35         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/C
                         clock pessimism              0.249    38.653    
                         clock uncertainty           -0.210    38.443    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.371    38.072    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                         -27.632    
  -------------------------------------------------------------------
                         slack                                 10.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.469%)  route 0.607ns (76.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.590    -0.642    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X13Y32         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.607     0.106    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X13Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.151 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1/O
                         net (fo=1, routed)           0.000     0.151    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1_n_0
    SLICE_X13Y31         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       0.856    -0.884    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X13Y31         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.567    -0.317    
                         clock uncertainty            0.210    -0.107    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.091    -0.016    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.390ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.608ns (7.323%)  route 7.694ns (92.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       1.750    -0.966    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X24Y1          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.572     4.062    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.152     4.214 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.122     7.336    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X10Y44         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X10Y44         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 10.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.064%)  route 0.640ns (81.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X15Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[48]/Q
                         net (fo=1, routed)           0.640     0.145    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[18]
    SLICE_X18Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.865    -0.875    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.090    -0.008    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.847ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][14]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.623ns  (logic 0.580ns (4.257%)  route 13.043ns (95.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       1.750    -0.966    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X24Y1          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.567     5.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.180 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15338, routed)       7.477    12.657    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X110Y8         FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       1.701    38.533    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X110Y8         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][14]/C
                         clock pessimism              0.466    38.999    
                         clock uncertainty           -0.090    38.909    
    SLICE_X110Y8         FDCE (Recov_fdce_C_CLR)     -0.405    38.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[0][address][14]
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                 25.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.623%)  route 0.133ns (47.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       0.591    -0.641    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X20Y15         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDPE (Prop_fdpe_C_Q)         0.148    -0.493 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.359    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X21Y16         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24067, routed)       0.857    -0.883    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X21Y16         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.255    -0.628    
    SLICE_X21Y16         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.776    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.771ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.642ns (23.626%)  route 2.075ns (76.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y43          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.518    -0.360 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.878     0.518    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.124     0.642 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.197     1.839    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X1Y40          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         1.657    18.489    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y40          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.606    19.095    
                         clock uncertainty           -0.080    19.015    
    SLICE_X1Y40          FDCE (Recov_fdce_C_CLR)     -0.405    18.610    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                 16.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.711%)  route 0.401ns (68.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.284    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045    -0.239 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.221    -0.019    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y45          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=728, routed)         0.895    -0.845    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.591    
    SLICE_X2Y45          FDCE (Remov_fdce_C_CLR)     -0.067    -0.658    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.639    





