$date
	Thu Jun 22 14:44:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ nclear $end
$scope module u0 $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 % en0 $end
$var wire 1 & en1 $end
$var wire 1 ' en2 $end
$var wire 1 ( en3 $end
$var wire 1 $ nclear $end
$var wire 4 ) q [3:0] $end
$scope module u0 $end
$var wire 1 " clk $end
$var wire 1 % en $end
$var wire 1 $ nclear $end
$var reg 1 * q $end
$upscope $end
$scope module u1 $end
$var wire 1 " clk $end
$var wire 1 & en $end
$var wire 1 $ nclear $end
$var reg 1 + q $end
$upscope $end
$scope module u2 $end
$var wire 1 " clk $end
$var wire 1 ' en $end
$var wire 1 $ nclear $end
$var reg 1 , q $end
$upscope $end
$scope module u3 $end
$var wire 1 " clk $end
$var wire 1 ( en $end
$var wire 1 $ nclear $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
bx )
0(
0'
0&
0%
1$
0#
0"
bx !
$end
#10
1"
#12
0$
#20
0"
#30
0-
0,
0+
b0 !
b0 )
0*
1"
#32
1$
#40
0"
1%
1#
#50
1&
b1 !
b1 )
1*
1"
#60
0"
#70
0&
1+
b10 !
b10 )
0*
1"
#80
0"
#90
1'
1&
b11 !
b11 )
1*
1"
#100
0"
#110
0'
0&
1,
0+
b100 !
b100 )
0*
1"
#120
0"
#130
1&
b101 !
b101 )
1*
1"
#140
0"
#150
0&
1+
b110 !
b110 )
0*
1"
#160
0"
#170
1(
1'
1&
b111 !
b111 )
1*
1"
#180
0"
#190
0(
0'
0&
1-
0,
0+
b1000 !
b1000 )
0*
1"
#200
0"
