	mcs_lpddr4_basic_read
	mcs_lpddr4_single_reg_write_read_test
	mcs_lpddr4_single_reg_read_write
	mcs_lpddr4_write_into_readonly
	mcs_lpddr4_read_into_writeonly_reg_test
	mcs_lpddr4_basic_write
	mcs_lpddr4_initialization_test
	mcs_lpddr4_power_down_entry_exit
	mcs_lpddr4_read_tccd_min_static_0_5_postamble
	mcs_lpddr4_read_tccd_min_plus_1_static_0_5_postamble
	mcs_lpddr4_read_tccd_min_plus_2_static_0_5_postamble
	mcs_lpddr4_read_tccd_min_plus_3_static_0_5_postamble
	mcs_lpddr4_read_tccd_min_static_1_5_postamble
	mcs_lpddr4_read_tccd_min_plus_1_static_1_5_postamble
	mcs_lpddr4_read_tccd_min_plus_2_static_1_5_postamble
	mcs_lpddr4_read_tccd_min_plus_3_static_1_5_postamble
	mcs_lpddr4_read_tccd_min_toggle_0_5_postamble
	mcs_lpddr4_read_tccd_min_plus_1_toggle_0_5_postamble
	mcs_lpddr4_read_tccd_min_plus_2_toggle_0_5_postamble
	mcs_lpddr4_read_tccd_min_plus_3_toggle_0_5_postamble
	mcs_lpddr4_read_tccd_min_toggle_1_5_postamble
	mcs_lpddr4_read_tccd_min_plus_1_toggle_1_5_postamble
	mcs_lpddr4_read_tccd_min_plus_2_toggle_1_5_postamble
	mcs_lpddr4_read_tccd_min_plus_3_toggle_1_5_postamble
	mcs_lpddr4_write_seamless_tccd_min_0_5_postamble_16_bl
	mcs_lpddr4_write_seamless_tccd_min_1_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p1_0_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p1_1_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p2_0_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p2_1_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p3_0_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p3_1_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p4_0_5_postamble_16_bl
	mcs_lpddr4_write_consecutive_tccd_min_p4_1_5_postamble_16_bl
	mcs_lpddr4_write_operation_dmd_dbi_wr_enabled_0_5_pst_16_BL
	mcs_lpddr4_write_operation_dmd_dbi_wr_enabled_1_5_pst_16_BL
	mcs_lpddr4_write_dmd_enabled_dbi_wr_disabled_0_5_pst_16_BL
	mcs_lpddr4_write_dmd_enabled_dbi_wr_disabled_1_5_pst_16_BL
	mcs_lpddr4_write_dmd_disabled_dbi_wr_enabled_0_5_pst_16_BL
	mcs_lpddr4_write_dmd_disabled_dbi_wr_enabled_1_5_pst_16_BL
	mcs_lpddr4_write_DMD_disabled_DBI_WR_disabled_0_5_pst_BL_16
	mcs_lpddr4_write_DMD_disabled_DBI_WR_disabled_1_5_pst_BL_16
	mcs_lpddr4_mask_write_operation_dmd_dbi_wr_enabled_0_5_pst_16_BL
	mcs_lpddr4_mask_write_operation_dmd_dbi_wr_enabled_1_5_pst_16_BL
	mcs_lpddr4_mask_write_dmd_enabled_dbi_wr_disabled_0_5_pst_16_BL
	mcs_lpddr4_mask_write_dmd_enabled_dbi_wr_disabled_1_5_pst_16_BL
	mcs_lpddr4_mask_write_dmd_disabled_dbi_wr_enabled_0_5_pst_16_BL
	mcs_lpddr4_mask_write_dmd_disabled_dbi_wr_enabled_1_5_pst_16_BL
	mcs_lpddr4_mask_write_DMD_disabled_DBI_WR_disabled_0_5_pst_BL_16
	mcs_lpddr4_mask_write_DMD_disabled_DBI_WR_disabled_1_5_pst_BL_16
	mcs_lpddr4_t_faw
	mcs_lpddr4_read_1_followed_write_1
	mcs_lpddr4_read_1_followed_mask_write
	mcs_lpddr4_burst_read_followed_mrr
	mcs_lpddr4_burst_write_followed_mrr
	mcs_lpddr4_mask_write_diff_bank
	mcs_lpddr4_mask_write_same_bank
	mcs_lpddr4_write_diff_bank
	mcs_lpddr4_write_same_bank
	mcs_lpddr_read_diff_banks
	mcs_lpddr4_read_same_bank
	mcs_lpddr4_burst_read_followed_precharge
	mcs_lpddr4_burst_write_followed_precharge
	mcs_lpddr4_mask_write_followed_precharge
	mcs_lpddr4_write_read_seamless_tccd_min_static_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_1_static_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_2_static_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_3_static_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_4_static_0_5_postamble_16_bl
	mcs_lpddr4_write_read_seamless_tccd_min_static_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_1_static_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_2_static_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_3_static_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_4_static_1_5_postamble_16_bl
	mcs_lpddr4_write_read_seamless_tccd_min_toggle_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_1_toggle_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_2_toggle_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_3_toggle_0_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_4_toggle_0_5_postamble_16_bl
	mcs_lpddr4_write_read_seamless_tccd_min_toggle_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_1_toggle_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_2_toggle_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_3_toggle_1_5_postamble_16_bl
	mcs_lpddr4_write_read_consecutive_tccd_min_plus_4_toggle_1_5_postamble_16_bl





