// +build l476xx

// Peripheral: FMC_Bank1E_Periph  Flexible Memory Controller Bank1E.
// Instances:
//  FMC_Bank1E_R  mmap.FMC_Bank1E_R_BASE
// Registers:
//  0x00 32  BWTR[7] NOR/PSRAM write timing registers.
// Import:
//  stm32/o/l476xx/mmap
package fmc

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.
