\doxysection{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a_m_u_x___channel___type_def}\index{DMAMUX\_Channel\_TypeDef@{DMAMUX\_Channel\_TypeDef}}


DMA Multiplexer.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Multiplexer. 

Definition at line \textbf{ 408} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{DMAMUX\_Channel\_TypeDef@{DMAMUX\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMAMUX\_Channel\_TypeDef@{DMAMUX\_Channel\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

DMA Multiplexer Channel x Control Register Address offset\+: 0x0004 $\ast$ (channel x) 

Definition at line \textbf{ 410} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
