[2025-09-16 22:17:01] START suite=cs trace=cassandra_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5722090 heartbeat IPC: 1.748 cumulative IPC: 1.748 (Simulation time: 00 hr 00 min 56 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 9435569 cumulative IPC: 2.12 (Simulation time: 00 hr 01 min 37 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 9435569 cumulative IPC: 2.12 (Simulation time: 00 hr 01 min 37 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 9435570 heartbeat IPC: 2.693 cumulative IPC: 5 (Simulation time: 00 hr 01 min 37 sec)
Heartbeat CPU 0 instructions: 30000012 cycles: 22273856 heartbeat IPC: 0.7789 cumulative IPC: 0.7789 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 40000015 cycles: 36359075 heartbeat IPC: 0.71 cumulative IPC: 0.7428 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 50156634 heartbeat IPC: 0.7248 cumulative IPC: 0.7367 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 63830925 heartbeat IPC: 0.7313 cumulative IPC: 0.7354 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 79619600 heartbeat IPC: 0.6334 cumulative IPC: 0.7124 (Simulation time: 00 hr 08 min 59 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 94681357 heartbeat IPC: 0.6639 cumulative IPC: 0.7038 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 107276684 heartbeat IPC: 0.7939 cumulative IPC: 0.7154 (Simulation time: 00 hr 11 min 56 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 123019865 heartbeat IPC: 0.6352 cumulative IPC: 0.7043 (Simulation time: 00 hr 13 min 31 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 139120417 heartbeat IPC: 0.6211 cumulative IPC: 0.694 (Simulation time: 00 hr 15 min 05 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 145905874 cumulative IPC: 0.6854 (Simulation time: 00 hr 16 min 30 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 145905874 cumulative IPC: 0.6854 (Simulation time: 00 hr 16 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6854 instructions: 100000004 cycles: 145905874
CPU 0 Branch Prediction Accuracy: 98.81% MPKI: 0.03714 Average ROB Occupancy at Mispredict: 1.136e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00384
BRANCH_INDIRECT: 0.03186
BRANCH_CONDITIONAL: 0.00144
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5981402
LQ_STALL: 297577
SQ_STALL: 295087


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 155.52512
REPLAY_LOAD: 79.93843
NON_REPLAY_LOAD: 33.36864

== Total ==
ADDR_TRANS: 1864124
REPLAY_LOAD: 2117729
NON_REPLAY_LOAD: 1999549

== Counts ==
ADDR_TRANS: 11986
REPLAY_LOAD: 26492
NON_REPLAY_LOAD: 59923

cpu0->cpu0_STLB TOTAL        ACCESS:     712285 HIT:     477164 MISS:     235121 MSHR_MERGE:         10
cpu0->cpu0_STLB LOAD         ACCESS:     712285 HIT:     477164 MISS:     235121 MSHR_MERGE:         10
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 221.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2246446 HIT:     900368 MISS:    1346078 MSHR_MERGE:          5
cpu0->cpu0_L2C LOAD         ACCESS:    1384603 HIT:     508237 MISS:     876366 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:     107745 HIT:      41339 MISS:      66406 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     288788 HIT:     288309 MISS:        479 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     465310 HIT:      62483 MISS:     402827 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3550286 HIT:    2789122 MISS:     761164 MSHR_MERGE:     252213
cpu0->cpu0_L1I LOAD         ACCESS:    3550286 HIT:    2789122 MISS:     761164 MSHR_MERGE:     252213
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 37.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14016758 HIT:   11311821 MISS:    2704937 MSHR_MERGE:    1256221
cpu0->cpu0_L1D LOAD         ACCESS:    9620589 HIT:    7810847 MISS:    1809742 MSHR_MERGE:     934089
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3855168 HIT:    3436990 MISS:     418178 MSHR_MERGE:     310425
cpu0->cpu0_L1D TRANSLATION  ACCESS:     541001 HIT:      63984 MISS:     477017 MSHR_MERGE:      11707
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2891993 HIT:    2717240 MISS:     174753 MSHR_MERGE:      94201
cpu0->cpu0_ITLB LOAD         ACCESS:    2891993 HIT:    2717240 MISS:     174753 MSHR_MERGE:      94201
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 46.22 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13235204 HIT:   12453222 MISS:     781982 MSHR_MERGE:     150249
cpu0->cpu0_DTLB LOAD         ACCESS:   13235204 HIT:   12453222 MISS:     781982 MSHR_MERGE:     150249
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 81.16 cycles
cpu0->LLC TOTAL        ACCESS:    1570149 HIT:     505429 MISS:    1064720 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     876361 HIT:     179761 MISS:     696600 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      66406 HIT:      23153 MISS:      43253 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     224555 HIT:     224184 MISS:        371 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     402827 HIT:      78331 MISS:     324496 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.42 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28039
  ROW_BUFFER_MISS:    1036283
  AVG DBUS CONGESTED CYCLE: 7.876
Channel 0 WQ ROW_BUFFER_HIT:      60059
  ROW_BUFFER_MISS:     130878
  FULL:          0
Channel 0 REFRESHES ISSUED:      12159

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       223182        82929        34247        79248
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1567        10565        10450       107804
  STLB miss resolved @ L2C                0         1628         8799        17693        79488
  STLB miss resolved @ LLC                0         1085        13600        29549        48878
  STLB miss resolved @ MEM                0         1689        23832        32486       289964

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              18719         3204        74281        14021         9888
---------------------------------------------------------------
  STLB miss resolved @ L1D              167           91          778         2942         2872
  STLB miss resolved @ L2C              309          115         1262         2305         1386
  STLB miss resolved @ LLC              550          130         1902        10121         2804
  STLB miss resolved @ MEM              310          124         1459         7896        13614
[2025-09-16 22:33:31] END   suite=cs trace=cassandra_phase1_core3 (rc=0)
