#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan  7 01:17:42 2024
# Process ID: 31248
# Current directory: C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1
# Command line: vivado.exe -log top_layer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_layer.tcl
# Log file: C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/top_layer.vds
# Journal file: C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1\vivado.jou
# Running On: DESKTOP-H9C91L2, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 34141 MB
#-----------------------------------------------------------
source top_layer.tcl -notrace
Command: synth_design -top top_layer -part xc7a100tcsg324-1 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30472
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1266.898 ; gain = 410.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_layer' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/top_layer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vga_frame_counter' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/vga_frame_counter.sv:4]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 527 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_frame_counter' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/vga_frame_counter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'draw_vga_from_video_memory' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/draw_vga.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'draw_vga_from_video_memory' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/draw_vga.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ray_march' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ray_march.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_mult' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_mult' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mandelbulb_sdf' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mandelbulb_sdf.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_sdf_iteration' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_sdf_iteration.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_to_polar' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_polar' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_to_polar.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_arctan2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_arctan2.sv:4]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint.sv:56]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_arctan2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_arctan2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_polar' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_to_polar.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_to_polar' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_dr_zr' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dr_zr' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_pow8' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/mult_35_35_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_35_core' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/mult_35_35_core_stub.v:5]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:11]
WARNING: [Synth 8-689] width (65) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:11]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:12]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:12]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:13]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_pow8' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_pow8.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_mult_s' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_MSB_index' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_MSB_index.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_MSB_index' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_MSB_index.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_mult_s' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dr_zr' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_dr_zr' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_to_cartesian' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_cartesian.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_cartesian' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_to_cartesian.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_sin_cos' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/mult_35_24_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_24_core' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/mult_35_24_core_stub.v:5]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:72]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_sin_cos' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_cartesian' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_to_cartesian.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_to_cartesian' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_cartesian.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_sdf_iteration' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_sdf_iteration.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_log_dist' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_log_dist.sv:4]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint.sv:56]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_inverse_number' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'distlinnn' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/distlinnn_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'distlinnn' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/distlinnn_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_inverse_number' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_log2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ln.sv:4]
INFO: [Synth 8-6157] synthesizing module 'log2_data' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/log2_data_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'log2_data' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/.Xil/Vivado-31248-DESKTOP-H9C91L2/realtime/log2_data_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_log2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ln.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_log_dist' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_log_dist.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mandelbulb_sdf' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mandelbulb_sdf.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ray_march' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ray_march.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_layer' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/top_layer.sv:6]
WARNING: [Synth 8-6014] Unused sequential element y_reg[8] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_arctan2.sv:62]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 30072 registers
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_polar.sv:19]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[11] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[12] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[13] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[14] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[15] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[16] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[17] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[18] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-6014] Unused sequential element zr_out_reg[19] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/dr_zr.sv:14]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 31146 registers
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[28][zr] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-6014] Unused sequential element z_reg[9] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:132]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 51552 registers
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][x_iter] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_cartesian.sv:16]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][y_iter] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_cartesian.sv:16]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][z_iter] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_cartesian.sv:16]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][x_iter] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_to_cartesian.sv:16]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  res_reg with 30072 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_out_reg with 9666 registers
WARNING: [Synth 8-7129] Port data_in[x_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][31] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][30] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][29] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][28] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][27] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][26] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][25] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][24] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][23] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][22] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][21] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][20] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][19] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][18] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][17] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][16] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][15] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][14] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][13] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][12] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][11] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][10] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][9] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][8] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][7] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][6] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][5] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][4] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][3] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][2] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][1] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][0] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][31] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][30] in module mb_to_cartesian is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.367 ; gain = 639.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.367 ; gain = 639.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.367 ; gain = 639.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.152 ; gain = 60.621
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/distlinnn/distlinnn/distlinnn_in_context.xdc] for cell 'rm/ss/ld/invn/div_vals'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/distlinnn/distlinnn/distlinnn_in_context.xdc] for cell 'rm/ss/ld/invn/div_vals'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/log2_data/log2_data/log2_data_in_context.xdc] for cell 'rm/ss/ld/lg2/logg2_vals'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/log2_data/log2_data/log2_data_in_context.xdc] for cell 'rm/ss/ld/lg2/logg2_vals'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/mm/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/mm/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/mm/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/mm/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/mm/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/mm/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/mm/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/mm/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/mm/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/mm/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/ld/m1/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/ld/m1/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/ld/m2/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/ld/m2/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/ld/m3/your_instance_name'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'rm/ss/ld/m3/your_instance_name'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_1/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_2/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_3/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_4/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'rm/ss/msdi_5/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'video_memory'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'video_memory'
Parsing XDC File [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_layer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_layer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 3304.625 ; gain = 2.734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3304.633 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'video_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rm/ss/ld/invn/div_vals' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rm/ss/ld/lg2/logg2_vals' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/ld/m1/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/ld/m2/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/ld/m3/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/dr_zr/drzr/mm/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_1/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/dr_zr/drzr/mm/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_2/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/dr_zr/drzr/mm/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_3/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/dr_zr/drzr/mm/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_4/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/dr_zr/drzr/mm/your_instance_name' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rm/ss/msdi_5/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/ld/invn/div_vals. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/ld/lg2/logg2_vals. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/dr_zr/drzr/mm/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/dr_zr/drzr/mm/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/dr_zr/drzr/mm/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/dr_zr/drzr/mm/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/dr_zr/drzr/mm/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/ld/m1/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/ld/m2/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/ld/m3/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_1/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_2/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_3/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_4/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rm/ss/msdi_5/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_memory. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 320   
	   3 Input   65 Bit       Adders := 351   
	   2 Input   33 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 20    
	   2 Input   19 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 10    
	   2 Input   11 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 8     
+---Registers : 
	              130 Bit    Registers := 24    
	               65 Bit    Registers := 9415  
	               36 Bit    Registers := 10    
	               34 Bit    Registers := 8     
	               24 Bit    Registers := 20    
	               19 Bit    Registers := 585   
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 626   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 602   
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 592   
+---Multipliers : 
	              65x65  Multipliers := 3     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 919   
	   4 Input   65 Bit        Muxes := 20    
	   2 Input   36 Bit        Muxes := 10    
	   2 Input   35 Bit        Muxes := 10    
	   2 Input   34 Bit        Muxes := 10    
	   2 Input   33 Bit        Muxes := 20    
	   2 Input   32 Bit        Muxes := 20    
	   2 Input   31 Bit        Muxes := 20    
	   2 Input   30 Bit        Muxes := 20    
	   2 Input   29 Bit        Muxes := 20    
	   2 Input   28 Bit        Muxes := 20    
	   2 Input   27 Bit        Muxes := 20    
	   2 Input   26 Bit        Muxes := 20    
	   2 Input   19 Bit        Muxes := 22    
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 21    
	   2 Input    6 Bit        Muxes := 69    
	   2 Input    1 Bit        Muxes := 68    
	  63 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 10    
	  64 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc2/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[60] )
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[0][6]' (FDE) to 'drzr/mm/back_shift_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[1][6]' (FDE) to 'drzr/mm/back_shift_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[2][6]' (FDE) to 'drzr/mm/back_shift_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[3][6]' (FDE) to 'drzr/mm/back_shift_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[4][6]' (FDE) to 'drzr/mm/back_shift_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[5][6]' (FDE) to 'drzr/mm/back_shift_reg[5][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (valid2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][64] )
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][63]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][62]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][61]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][60]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][59]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][58]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][57]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][56]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][55]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][54]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][53]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][52]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][51]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/mm /\n1_reg[0][50] )
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[63]' (FDE) to 'drzr/mm/msa/n2_reg[62]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[62]' (FDE) to 'drzr/mm/msa/n2_reg[61]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[61]' (FDE) to 'drzr/mm/msa/n2_reg[60]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[60]' (FDE) to 'drzr/mm/msa/n2_reg[59]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[59]' (FDE) to 'drzr/mm/msa/n2_reg[58]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[58]' (FDE) to 'drzr/mm/msa/n2_reg[57]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[57]' (FDE) to 'drzr/mm/msa/n2_reg[56]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[56]' (FDE) to 'drzr/mm/msa/n2_reg[55]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[55]' (FDE) to 'drzr/mm/msa/n2_reg[54]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[54]' (FDE) to 'drzr/mm/msa/n2_reg[53]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[53]' (FDE) to 'drzr/mm/msa/n2_reg[52]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[52]' (FDE) to 'drzr/mm/msa/n2_reg[51]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[51]' (FDE) to 'drzr/mm/msa/n2_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/mm /msa/\n2_reg[50] )
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][63]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][62]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][61]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][60]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][59]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][58]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][57]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][56]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][55]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][54]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][53]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][52]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][51]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][50]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/mm /\n1_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[5][46] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'res_reg[zr][46]' (FDE) to 'res_reg[zr][47]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][47]' (FDE) to 'res_reg[zr][48]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][48]' (FDE) to 'res_reg[zr][49]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][49]' (FDE) to 'res_reg[zr][50]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][50]' (FDE) to 'res_reg[zr][51]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][51]' (FDE) to 'res_reg[zr][52]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][52]' (FDE) to 'res_reg[zr][53]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][53]' (FDE) to 'res_reg[zr][54]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][54]' (FDE) to 'res_reg[zr][55]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][55]' (FDE) to 'res_reg[zr][56]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][56]' (FDE) to 'res_reg[zr][57]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][57]' (FDE) to 'res_reg[zr][58]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][58]' (FDE) to 'res_reg[zr][59]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][59]' (FDE) to 'res_reg[zr][60]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][60]' (FDE) to 'res_reg[zr][61]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][61]' (FDE) to 'res_reg[zr][62]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][62]' (FDE) to 'res_reg[zr][63]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][63]' (FDE) to 'res_reg[zr][64]'
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc2/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[0][6]' (FDE) to 'drzr/mm/back_shift_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[1][6]' (FDE) to 'drzr/mm/back_shift_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[2][6]' (FDE) to 'drzr/mm/back_shift_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[3][6]' (FDE) to 'drzr/mm/back_shift_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[4][6]' (FDE) to 'drzr/mm/back_shift_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/back_shift_reg[5][6]' (FDE) to 'drzr/mm/back_shift_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][63]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][62]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][61]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][60]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][59]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][58]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][57]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][56]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][55]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][54]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][53]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][52]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[0][51]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[63]' (FDE) to 'drzr/mm/msa/n2_reg[62]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[62]' (FDE) to 'drzr/mm/msa/n2_reg[61]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[61]' (FDE) to 'drzr/mm/msa/n2_reg[60]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[60]' (FDE) to 'drzr/mm/msa/n2_reg[59]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[59]' (FDE) to 'drzr/mm/msa/n2_reg[58]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[58]' (FDE) to 'drzr/mm/msa/n2_reg[57]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[57]' (FDE) to 'drzr/mm/msa/n2_reg[56]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[56]' (FDE) to 'drzr/mm/msa/n2_reg[55]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[55]' (FDE) to 'drzr/mm/msa/n2_reg[54]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[54]' (FDE) to 'drzr/mm/msa/n2_reg[53]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[53]' (FDE) to 'drzr/mm/msa/n2_reg[52]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[52]' (FDE) to 'drzr/mm/msa/n2_reg[51]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/msa/n2_reg[51]' (FDE) to 'drzr/mm/msa/n2_reg[50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][63]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][62]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][61]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'drzr/mm/n1_reg[1][60]' (FDE) to 'drzr/mm/n1_reg[0][50]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc2/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc2/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/mb_dr_zr.sv:15]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc1/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'sc2/res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_sin_cos.sv:63]
INFO: [Synth 8-5544] ROM "sc2/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'shifted_num_reg' and it is trimmed from '65' to '31' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_inverse_number.sv:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'shifted_num_reg' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ln.sv:95]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[2]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[1]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'n1_reg[0]' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult_s.sv:44]
INFO: [Synth 8-4471] merging register 'fm2/reg_num2_reg[64:0]' into 'fm1/reg_num2_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:17]
INFO: [Synth 8-4471] merging register 'fm3/reg_num2_reg[64:0]' into 'fm1/reg_num2_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:17]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][march_depth][64:0]' into 'fm1/reg_num2_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ray_march.sv:119]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_x][64:0]' into 'fm1/reg_num1_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ray_march.sv:119]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_y][64:0]' into 'fm2/reg_num1_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/ray_march.sv:119]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm2/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm2/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.srcs/sources_1/new/fixedpoint_mult.sv:18]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP fm1/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: Generating DSP fm1/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: Generating DSP fm1/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: Generating DSP fm1/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: Generating DSP fm1/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: Generating DSP fm1/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: Generating DSP fm1/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: Generating DSP fm1/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[6] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: Generating DSP fm1/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: Generating DSP fm1/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: Generating DSP fm1/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: Generating DSP fm1/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: Generating DSP fm1/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: Generating DSP fm1/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: Generating DSP fm1/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: Generating DSP fm1/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[6] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: Generating DSP fm2/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: Generating DSP fm2/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: Generating DSP fm2/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: Generating DSP fm2/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: Generating DSP fm2/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: Generating DSP fm2/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: Generating DSP fm2/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: Generating DSP fm2/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[6] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: Generating DSP fm2/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: Generating DSP fm2/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: Generating DSP fm2/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: Generating DSP fm2/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: Generating DSP fm2/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: Generating DSP fm2/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: Generating DSP fm2/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: Generating DSP fm2/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[6] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: Generating DSP fm3/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: Generating DSP fm3/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: Generating DSP fm3/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: Generating DSP fm3/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: Generating DSP fm3/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: Generating DSP fm3/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: Generating DSP fm3/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: Generating DSP fm3/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[6] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: Generating DSP fm3/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: Generating DSP fm3/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: Generating DSP fm3/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: Generating DSP fm3/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: Generating DSP fm3/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: Generating DSP fm3/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: Generating DSP fm3/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: Generating DSP fm3/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[6] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:02:06 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ray_march   | clr_array  | 32x12         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ray_march__GC0 | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:02:20 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:04:29 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:05:15 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[pos_z][1] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[pos_z][0] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][12] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][11] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][10] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][9] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][8] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][7] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][6] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][5] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][4] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][3] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][2] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][1] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_y][0] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][14] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][13] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][12] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][11] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][10] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][9] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][8] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][7] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][6] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][5] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][4] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][3] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][2] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][1] for SRL
INFO: [Synth 8-7046] Forward retiming register rm/msg_reg[rayd_z][0] for SRL
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:05:55 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:05:56 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:13 ; elapsed = 00:06:15 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:13 ; elapsed = 00:06:15 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:06:18 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:06:18 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_layer   | rm/ss/msdi_1/tp/tp/act1/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_1/tp/tp/act1/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_1/tp/tp/act1/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_1/tp/tp/act2/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_1/tp/tp/act2/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_1/tp/tp/act2/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_1/tp/tp/phi_reg_reg[14][61]            | 14     | 36    | NO           | NO                 | YES               | 36     | 0       | 
|top_layer   | rm/ss/msdi_1/tp/msg_reg_reg[27][mem_addr][18]     | 29     | 186   | NO           | NO                 | NO                | 0      | 186     | 
|top_layer   | rm/ss/msdi_1/tp/msg_reg_reg[27][march_iter][7]    | 28     | 201   | NO           | NO                 | NO                | 0      | 201     | 
|top_layer   | rm/ss/msdi_1/tp/msg_reg_reg[26][rayd_y][12]       | 34     | 28    | NO           | NO                 | NO                | 0      | 56      | 
|top_layer   | rm/ss/msdi_1/tp/msg_reg_reg[27][pos_z][0]         | 14     | 65    | NO           | NO                 | NO                | 65     | 0       | 
|top_layer   | rm/ss/msdi_1/tp/msg_reg_reg[27][pos_y][64]        | 27     | 2     | NO           | NO                 | NO                | 0      | 2       | 
|top_layer   | rm/ss/msdi_1/tp/tp/z_reg_reg[12][0]               | 19     | 2     | NO           | NO                 | NO                | 0      | 2       | 
|top_layer   | rm/ss/msdi_1/tp/tp/z_reg_reg[13][2]               | 14     | 63    | NO           | NO                 | YES               | 63     | 0       | 
|top_layer   | rm/ss/msdi_1/dr_zr/drzr/mm/out_valid_reg_reg[9]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_1/dr_zr/drzr/mm/back_shift_reg[5][7]   | 6      | 7     | NO           | YES                | YES               | 7      | 0       | 
|top_layer   | rm/ss/msdi_1/dr_zr/drzr/p8/out_valid_reg_reg[18]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_1/dr_zr/msg_reg_reg[28][rayd_y][64]    | 29     | 619   | NO           | NO                 | NO                | 0      | 619     | 
|top_layer   | rm/ss/msdi_1/dr_zr/drzr/zr_out_reg[10][37]        | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|top_layer   | rm/ss/msdi_1/dr_zr/msg_reg_reg[28][threshold]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc1/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc1/x_reg[0][38]               | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_layer   | rm/ss/msdi_1/tc/tc/phi_reg_reg[23][64]            | 24     | 36    | NO           | NO                 | YES               | 0      | 36      | 
|top_layer   | rm/ss/msdi_1/tc/tc/out_rcos_reg[24][64]           | 23     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc1/cos_sign_reg[15]           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc2/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc2/scale_res_reg[9][38]       | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_1/tc/tc/sc2/cos_sign_reg[15]           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_1/tc/msg_reg_reg[47][rayd_z][64]       | 48     | 418   | NO           | NO                 | NO                | 0      | 836     | 
|top_layer   | rm/ss/msdi_1/tc/msg_reg_reg[47][pos_z][64]        | 48     | 195   | NO           | NO                 | YES               | 0      | 390     | 
|top_layer   | rm/ss/msdi_2/tp/tp/act1/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/tp/tp/act1/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_2/tp/tp/act1/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/tp/tp/act2/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/tp/tp/act2/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_2/tp/tp/act2/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/tp/tp/phi_reg_reg[14][61]            | 14     | 36    | NO           | NO                 | YES               | 36     | 0       | 
|top_layer   | rm/ss/msdi_2/tp/tp/z_reg_reg[13][64]              | 14     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_2/tp/msg_reg_reg[27][pos_x][64]        | 28     | 547   | NO           | NO                 | NO                | 0      | 547     | 
|top_layer   | rm/ss/msdi_2/tp/msg_reg_reg[27][r][64]            | 28     | 66    | NO           | NO                 | YES               | 0      | 66      | 
|top_layer   | rm/ss/msdi_2/dr_zr/drzr/mm/out_valid_reg_reg[9]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/dr_zr/drzr/mm/back_shift_reg[5][7]   | 6      | 7     | NO           | YES                | YES               | 7      | 0       | 
|top_layer   | rm/ss/msdi_2/dr_zr/drzr/mm/sign_reg[8]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/dr_zr/drzr/p8/out_valid_reg_reg[18]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_2/dr_zr/drzr/dr_reg_reg[18][64]        | 19     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_2/dr_zr/drzr/zr_out_reg[10][37]        | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|top_layer   | rm/ss/msdi_2/dr_zr/msg_reg_reg[28][dr][64]        | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_2/dr_zr/msg_reg_reg[28][pos_z][64]     | 29     | 621   | NO           | NO                 | NO                | 0      | 621     | 
|top_layer   | rm/ss/msdi_2/dr_zr/msg_reg_reg[28][threshold]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc1/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc1/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc1/x_reg[0][38]               | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_layer   | rm/ss/msdi_2/tc/tc/phi_reg_reg[23][64]            | 24     | 36    | NO           | NO                 | YES               | 0      | 36      | 
|top_layer   | rm/ss/msdi_2/tc/tc/out_rcos_reg[24][64]           | 23     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc1/cos_sign_reg[15]           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc2/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc2/scale_res_reg[9][38]       | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc2/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_2/tc/tc/sc2/cos_sign_reg[15]           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_2/tc/msg_reg_reg[47][rayd_z][64]       | 48     | 420   | NO           | NO                 | NO                | 0      | 840     | 
|top_layer   | rm/ss/msdi_2/tc/msg_reg_reg[47][pos_y][64]        | 48     | 195   | NO           | NO                 | YES               | 0      | 390     | 
|top_layer   | rm/ss/msdi_3/tp/tp/act1/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/tp/tp/act1/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_3/tp/tp/act1/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/tp/tp/act2/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/tp/tp/act2/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_3/tp/tp/act2/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/tp/tp/phi_reg_reg[14][61]            | 14     | 36    | NO           | NO                 | YES               | 36     | 0       | 
|top_layer   | rm/ss/msdi_3/tp/tp/z_reg_reg[13][64]              | 14     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_3/tp/msg_reg_reg[27][pos_x][64]        | 28     | 547   | NO           | NO                 | NO                | 0      | 547     | 
|top_layer   | rm/ss/msdi_3/tp/msg_reg_reg[27][steps][1]         | 28     | 68    | NO           | NO                 | YES               | 0      | 68      | 
|top_layer   | rm/ss/msdi_3/dr_zr/drzr/mm/out_valid_reg_reg[9]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/dr_zr/drzr/mm/back_shift_reg[5][7]   | 6      | 7     | NO           | YES                | YES               | 7      | 0       | 
|top_layer   | rm/ss/msdi_3/dr_zr/drzr/mm/sign_reg[8]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/dr_zr/drzr/p8/out_valid_reg_reg[18]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_3/dr_zr/drzr/zr_out_reg[10][37]        | 9      | 35    | NO           | NO                 | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_3/dr_zr/drzr/dr_reg_reg[18][64]        | 19     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_3/dr_zr/msg_reg_reg[28][pos_y][64]     | 29     | 622   | NO           | NO                 | NO                | 0      | 622     | 
|top_layer   | rm/ss/msdi_3/dr_zr/msg_reg_reg[28][dr][64]        | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_3/dr_zr/msg_reg_reg[28][threshold]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc1/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc1/x_reg[0][38]               | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_layer   | rm/ss/msdi_3/tc/tc/phi_reg_reg[23][64]            | 24     | 36    | NO           | NO                 | YES               | 0      | 36      | 
|top_layer   | rm/ss/msdi_3/tc/tc/out_rcos_reg[24][64]           | 23     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc1/cos_sign_reg[15]           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc2/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc2/scale_res_reg[9][38]       | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_3/tc/tc/sc2/cos_sign_reg[15]           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_3/tc/msg_reg_reg[47][pos_x][64]        | 48     | 195   | NO           | NO                 | YES               | 0      | 390     | 
|top_layer   | rm/ss/msdi_3/tc/msg_reg_reg[47][rayd_z][64]       | 48     | 421   | NO           | NO                 | NO                | 0      | 842     | 
|top_layer   | rm/ss/msdi_4/tp/tp/act1/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/tp/tp/act1/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_4/tp/tp/act1/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/tp/tp/act2/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/tp/tp/act2/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_4/tp/tp/act2/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/tp/tp/phi_reg_reg[14][61]            | 14     | 36    | NO           | NO                 | YES               | 36     | 0       | 
|top_layer   | rm/ss/msdi_4/tp/tp/z_reg_reg[13][64]              | 14     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_4/tp/msg_reg_reg[27][pos_x][64]        | 28     | 547   | NO           | NO                 | NO                | 0      | 547     | 
|top_layer   | rm/ss/msdi_4/tp/msg_reg_reg[27][steps][2]         | 28     | 69    | NO           | NO                 | YES               | 0      | 69      | 
|top_layer   | rm/ss/msdi_4/dr_zr/drzr/mm/out_valid_reg_reg[9]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/dr_zr/drzr/mm/back_shift_reg[5][7]   | 6      | 7     | NO           | YES                | YES               | 7      | 0       | 
|top_layer   | rm/ss/msdi_4/dr_zr/drzr/mm/sign_reg[8]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/dr_zr/drzr/p8/out_valid_reg_reg[18]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_4/dr_zr/drzr/dr_reg_reg[18][64]        | 19     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_4/dr_zr/msg_reg_reg[28][march_iter][7] | 29     | 623   | NO           | NO                 | NO                | 0      | 623     | 
|top_layer   | rm/ss/msdi_4/dr_zr/drzr/zr_out_reg[10][37]        | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|top_layer   | rm/ss/msdi_4/dr_zr/msg_reg_reg[28][dr][64]        | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_4/dr_zr/msg_reg_reg[28][threshold]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc1/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc1/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc1/x_reg[0][38]               | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_layer   | rm/ss/msdi_4/tc/tc/phi_reg_reg[23][64]            | 24     | 36    | NO           | NO                 | YES               | 0      | 36      | 
|top_layer   | rm/ss/msdi_4/tc/tc/out_rcos_reg[24][64]           | 23     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc1/cos_sign_reg[15]           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc2/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc2/scale_res_reg[9][38]       | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc2/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_4/tc/tc/sc2/cos_sign_reg[15]           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_4/tc/msg_reg_reg[47][rayd_z][64]       | 48     | 422   | NO           | NO                 | NO                | 0      | 844     | 
|top_layer   | rm/ss/msdi_4/tc/msg_reg_reg[47][pos_x][64]        | 48     | 195   | NO           | NO                 | YES               | 0      | 390     | 
|top_layer   | rm/ss/msdi_5/tp/tp/act1/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_5/tp/tp/act1/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_5/tp/tp/act1/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_5/tp/tp/act2/out_valid_reg_reg[13]     | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_5/tp/tp/act2/z_delayed_reg[4][64]      | 6      | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_5/tp/tp/act2/z_delayed_reg[4][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_5/tp/tp/phi_reg_reg[14][61]            | 14     | 36    | NO           | NO                 | YES               | 36     | 0       | 
|top_layer   | rm/ss/msdi_5/tp/tp/z_reg_reg[13][64]              | 14     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_5/tp/msg_reg_reg[27][steps][3]         | 28     | 70    | NO           | NO                 | YES               | 0      | 70      | 
|top_layer   | rm/ss/msdi_5/tp/msg_reg_reg[27][dr][64]           | 28     | 352   | NO           | NO                 | NO                | 0      | 352     | 
|top_layer   | rm/ss/msdi_5/dr_zr/drzr/mm/out_valid_reg_reg[9]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_5/dr_zr/drzr/mm/back_shift_reg[5][7]   | 6      | 7     | NO           | YES                | YES               | 7      | 0       | 
|top_layer   | rm/ss/msdi_5/dr_zr/drzr/mm/sign_reg[8]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/msdi_5/dr_zr/drzr/p8/out_valid_reg_reg[18]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_5/dr_zr/drzr/zr_out_reg[10][37]        | 9      | 35    | NO           | NO                 | YES               | 35     | 0       | 
|top_layer   | rm/ss/msdi_5/dr_zr/drzr/dr_reg_reg[18][64]        | 19     | 65    | NO           | NO                 | YES               | 0      | 65      | 
|top_layer   | rm/ss/msdi_5/dr_zr/msg_reg_reg[28][dr][64]        | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/msdi_5/dr_zr/msg_reg_reg[28][r][64]         | 29     | 429   | NO           | NO                 | NO                | 0      | 429     | 
|top_layer   | rm/ss/msdi_5/dr_zr/msg_reg_reg[28][threshold]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_5/tc/tc/sc1/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_5/tc/tc/sc1/sin_sign_reg[23]           | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_5/tc/tc/sc1/x_reg[0][38]               | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_layer   | rm/ss/msdi_5/tc/tc/phi_reg_reg[23][64]            | 24     | 36    | NO           | NO                 | YES               | 0      | 36      | 
|top_layer   | rm/ss/msdi_5/tc/tc/sc2/out_valid_reg_reg[23]      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_layer   | rm/ss/msdi_5/tc/msg_reg_reg[47][rayd_z][64]       | 48     | 422   | NO           | NO                 | NO                | 0      | 844     | 
|top_layer   | rm/ss/ld/invn/out_valid_reg_reg[6]                | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/invn/sign_reg[6]                         | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/invn/msb_reg_reg[2][4]                   | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|top_layer   | rm/ss/ld/invn/back_shift_reg[5]                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/lg2/out_valid_reg_reg[6]                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/lg2/msb_reg_reg[2][5]                    | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top_layer   | rm/ss/ld/m1/out_valid_reg_reg[9]                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/m1/back_shift_reg[5][7]                  | 6      | 7     | NO           | YES                | YES               | 7      | 0       | 
|top_layer   | rm/ss/ld/m1/sign_reg[8]                           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/scaled_r_reg[7][64]                      | 6      | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_layer   | rm/ss/ld/m2/out_valid_reg_reg[9]                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/m2/back_shift_reg[5][7]                  | 6      | 6     | NO           | YES                | YES               | 6      | 0       | 
|top_layer   | rm/ss/ld/m2/back_shift_reg[5][0]                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/m2/sign_reg[8]                           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/m3/out_valid_reg_reg[9]                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/ld/m3/back_shift_reg[5][7]                  | 6      | 7     | NO           | YES                | YES               | 7      | 0       | 
|top_layer   | rm/ss/ld/m3/sign_reg[8]                           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/ss/res_reg[26][steps][4]                       | 27     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|top_layer   | rm/ss/res_reg[26][mem_addr][18]                   | 27     | 287   | NO           | NO                 | NO                | 0      | 287     | 
|top_layer   | rm/is_max_dist_reg[8]                             | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|top_layer   | rm/is_epsilon_reg[8]                              | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|top_layer   | rm/is_max_iter_reg[8]                             | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_layer   | rm/msg_out_reg[9][mem_addr][18]                   | 9      | 98    | NO           | NO                 | YES               | 98     | 0       | 
|top_layer   | rm/fm1/M_reg[6][16]                               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_layer   | rm/fm1/M_reg[6][16]__0                            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_layer   | rm/fm2/M_reg[6][16]                               | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_layer   | rm/fm2/M_reg[6][16]__0                            | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_layer   | rm/fm2/M_reg[7][49]                               | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_layer   | rm/fm2/M_reg[7][33]                               | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_layer   | rm/fm3/M_reg[6][16]                               | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_layer   | rm/fm3/M_reg[6][16]__0                            | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_layer   | rm/fm3/M_reg[7][49]                               | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_layer   | rm/msg_reg[pos_z][1]_fwrd__13                     | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_layer   | rm/msg_out_reg[9][march_depth][64]                | 6      | 79    | NO           | NO                 | YES               | 79     | 0       | 
|top_layer   | rm/msg_out_reg[9][march_depth][50]                | 5      | 68    | NO           | NO                 | YES               | 68     | 0       | 
|top_layer   | rm/msg_out_reg[9][march_depth][33]                | 7      | 85    | NO           | NO                 | YES               | 85     | 0       | 
|top_layer   | rm/fm1/reg_out_valid_reg[8]                       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ray_march__GC0 | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_0   |         1|
|2     |distlinnn       |         1|
|3     |log2_data       |         1|
|4     |mult_gen_0      |         8|
|5     |mult_35_35_core |        15|
|6     |mult_35_24_core |        30|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |blk_mem_gen     |     1|
|2     |distlinnn       |     1|
|3     |log2_data       |     1|
|4     |mult_35_24_core |    30|
|34    |mult_35_35_core |    15|
|49    |mult_gen        |     1|
|50    |mult_gen_0      |     7|
|57    |BUFG            |     1|
|58    |CARRY4          |  9348|
|59    |DSP48E1         |    45|
|62    |LUT1            |  4204|
|63    |LUT2            | 14065|
|64    |LUT3            | 21568|
|65    |LUT4            |  2421|
|66    |LUT5            |  1180|
|67    |LUT6            |  4914|
|68    |MUXF7           |   253|
|69    |MUXF8           |     6|
|70    |SRL16E          |  2364|
|71    |SRLC32E         | 12414|
|72    |FDCE            |    22|
|73    |FDRE            | 55015|
|74    |FDSE            |    63|
|75    |IBUF            |     7|
|76    |OBUF            |    14|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:06:18 . Memory (MB): peak = 3322.988 ; gain = 2466.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 226 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:46 ; elapsed = 00:05:31 . Memory (MB): peak = 3322.988 ; gain = 639.633
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:06:19 . Memory (MB): peak = 3322.988 ; gain = 2466.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3322.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9652 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3322.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33d38041
INFO: [Common 17-83] Releasing license: Synthesis
426 Infos, 373 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:06:48 . Memory (MB): peak = 3322.988 ; gain = 2860.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb1/bsc_mandelbulb1.runs/synth_1/top_layer.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3322.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_layer_utilization_synth.rpt -pb top_layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 01:24:45 2024...
