vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_fft_convolve_0_2/src/xfft_8192/sim/xfft_8192.vhd" \
"../../../bd/design_1/ip/design_1_fft_convolve_0_2/src/cmpy_0/sim/cmpy_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_5/sim/design_1_axi_dma_0_5.vhd" \
"../../../bd/design_1/ip/design_1_dma_prn_data_0/sim/design_1_dma_prn_data_0.vhd" \
"../../../bd/design_1/ip/design_1_dma_prn_data_1/sim/design_1_dma_prn_data_1.vhd" \
"../../../bd/design_1/ip/design_1_dma_prn_data_2/sim/design_1_dma_prn_data_2.vhd" \
"../../../bd/design_1/ip/design_1_dma_prn_data_3/sim/design_1_dma_prn_data_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_6/sim/design_1_axi_dma_0_6.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_7/bd_0/ip/ip_1/sim/bd_6d82_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_6/sim/design_1_rst_ps8_0_99M_6.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_7/bd_0/ip/ip_1/sim/bd_6a39_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
