import torch

import triton.language as tl
from triton.experimental import gluon
import triton.experimental.gluon.language as gl
from aiter.ops.triton.utils._triton.pid_preprocessing import remap_xcd, pid_grid
from aiter.ops.triton._triton_kernels.moe.activations import _swiglu


def matmul_launch_metadata(grid, kernel, args):
    ret = dict()
    M, N, K = None, args["N"], args["K"]
    Y, X, W = args["Y"], args["X"], args["W"]
    hist = args["ExptHist"]
    if hist is not None:
        n_rows = int(hist.float().mean())
        n_tokens = float(hist.sum())
        n_w_bytes = (W.numel() * W.element_size() // hist.numel()) * (hist > 0).sum()
    else:
        n_tokens = None
        n_w_bytes = W.numel() * W.element_size()

    def repr(s, x):
        return f"{s}={x}" if x is not None else f"E_{len(hist)}({s})={n_rows}"

    nbits = X.dtype.itemsize * 8
    ret["name"] = f"{kernel.name} [{repr('M', M)}, {repr('N', N)}, {repr('K', K)}]"
    gindx = args.get("GatherIndx", None)
    if gindx is not None:
        ret["name"] += "_layer1"
    else:
        ret["name"] += "_layer2"
    if args["B"] is not None:
        ret["name"] += "_bias"
    if args["APPLY_SWIGLU"]:
        ret["name"] += "_swiglu"

    fM = n_tokens
    fK = K if K is not None else n_tokens
    ret[f"flops{nbits}"] = 2.0 * fM * N * fK

    gindx = args.get("GatherIndx", None)
    n_x_bytes = X.numel() * X.element_size()
    n_y_bytes = Y.numel() * Y.element_size()
    if hist is not None:
        assert n_tokens is not None
        n_expts_act = args["N_EXPTS_ACT"]

        if gindx is not None:
            # recreate inverse GatherIndx.
            dst = torch.full_like(gindx, -1)
            idx = torch.arange(len(gindx), device=gindx.device, dtype=torch.int32)
            mask = gindx != -1
            dst[gindx[mask]] = idx[mask]
            n_read_rows = (dst.view((-1, n_expts_act)) != -1).any(dim=1).sum()
        else:
            n_read_rows = n_tokens
        n_x_bytes = n_read_rows * X.shape[-1] * X.element_size()
        n_y_bytes = n_tokens * Y.shape[-1] * Y.element_size()
    ret["bytes"] = int(n_x_bytes + n_y_bytes + n_w_bytes)

    return ret


# TODO: using aiter swizzle instead can lead to perf degradation in rare cases
@gluon.jit
def xcd_swizzle(pid, domain_size, XCD_SWIZZLE: gl.constexpr):
    """
    Swizzle the program id based on integer XCD_SWIZZLE.
    """
    pids_per_group = domain_size // XCD_SWIZZLE
    extra_pid_groups = domain_size % XCD_SWIZZLE
    group = pid % XCD_SWIZZLE
    local_pid = pid // XCD_SWIZZLE
    new_pid = group * pids_per_group + min(group, extra_pid_groups) + local_pid
    return new_pid


@gluon.jit
def unswizzle_mx_scale_gfx1250(
    scale, BLOCK_N, MX_SCALE_BLOCK_K, PRESHUFFLE_FACTOR, SCALE_KWIDTH, MX_PACK_DIVISOR
):
    # Step 1: invert the host-side preshuffle. The loaded compact tile is
    # (BLOCK_N // PRESHUFFLE_FACTOR, MX_SCALE_BLOCK_K * PRESHUFFLE_FACTOR); the
    # contiguous dim packs (k0, n1, k1), so reshape + permute reassembles the
    # logical compact scale (BLOCK_N, MX_SCALE_BLOCK_K) (one byte per 32-elem group).
    scale = (
        scale.reshape(
            (
                BLOCK_N // PRESHUFFLE_FACTOR,
                MX_SCALE_BLOCK_K // SCALE_KWIDTH,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
        )
        .permute((0, 2, 1, 3))
        .reshape((BLOCK_N, MX_SCALE_BLOCK_K))
    )

    return scale


@gluon.jit
def _expand_mx_scale_k(scale, BLOCK_N: gl.constexpr, MX_SCALE_BLOCK_K: gl.constexpr):
    # Local Triton's fp4 scaled_upcast wants one e8m0 scale per *unpacked* element
    # (shape (BLOCK_N, BLOCK_K)), not the compact per-32-group scale
    # (BLOCK_N, MX_SCALE_BLOCK_K). Repeat each group scale MX_PACK_DIVISOR (=32)
    # times contiguously along K as a single stride-0 broadcast:
    #   (BLOCK_N, MX_SCALE_BLOCK_K, 1) -> (BLOCK_N, MX_SCALE_BLOCK_K, 32) -> (BLOCK_N, BLOCK_K)
    # so out[n, g*32 + r] == scale[n, g].
    MX_PACK_DIVISOR: gl.constexpr = 32
    s = scale.reshape(BLOCK_N, MX_SCALE_BLOCK_K, 1)
    tgt = gl.full(
        (BLOCK_N, MX_SCALE_BLOCK_K, MX_PACK_DIVISOR), 0, gl.uint8, layout=s.type.layout
    )
    s, _ = gl.broadcast(s, tgt)
    return s.reshape(BLOCK_N, MX_SCALE_BLOCK_K * MX_PACK_DIVISOR)


@gluon.jit
def _tdm_load_tile(
    x_desc,
    w_desc,
    ws_desc,
    x_slot,
    w_slot,
    ws_slot,
    ki,
    GatherIndx,
    offs_x_m,
    offs_x_m_scalar,
    off_w_n,
    off_w_n_scale,
    BLOCK_K: gl.constexpr,
    PACKED_BLOCK_K_W: gl.constexpr,
    PACKED_MX_BLOCK: gl.constexpr,
):
    # Issue the 3 TDM async loads (X, packed-fp4 W, e8m0 scale) for K-tile `ki`
    # into the given LDS slots.
    if GatherIndx is None:
        gl.amd.gfx1250.tdm.async_load(x_desc, [offs_x_m_scalar, ki * BLOCK_K], x_slot)
    else:
        gl.amd.gfx1250.tdm.async_gather(x_desc, offs_x_m, ki * BLOCK_K, x_slot)
    gl.amd.gfx1250.tdm.async_load(w_desc, [off_w_n, ki * PACKED_BLOCK_K_W], w_slot)
    gl.amd.gfx1250.tdm.async_load(ws_desc, [off_w_n_scale, ki * PACKED_MX_BLOCK], ws_slot)


@gluon.jit
def _preload_tile(
    x_slot,
    w_slot,
    ws_slot,
    DOT_LAYOUT_X: gl.constexpr,
    L_IN_W: gl.constexpr,
    L_SCALE_W: gl.constexpr,
    COMPACT_SCALE_LAYOUT: gl.constexpr,
    SWIZZLE_MX_SCALE: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    MX_SCALE_BLOCK_K: gl.constexpr,
    MX_PACK_DIVISOR: gl.constexpr,
    PRESHUFFLE_FACTOR: gl.constexpr,
    SCALE_KWIDTH: gl.constexpr,
):
    # LDS -> register operands for one K-tile.
    x_tile = x_slot.load(layout=DOT_LAYOUT_X)
    w_packed = w_slot.permute([1, 0]).load(layout=L_IN_W)
    if SWIZZLE_MX_SCALE == "GFX1250_SCALE":
        ws_buffer_slice = unswizzle_mx_scale_gfx1250(
            ws_slot,
            BLOCK_N,
            MX_SCALE_BLOCK_K,
            PRESHUFFLE_FACTOR,
            SCALE_KWIDTH,
            MX_PACK_DIVISOR,
        )
        w_scale = ws_buffer_slice.load(layout=COMPACT_SCALE_LAYOUT)
        w_scale = _expand_mx_scale_k(w_scale, BLOCK_N, MX_SCALE_BLOCK_K)
        w_scale = gl.convert_layout(w_scale.trans(1, 0), layout=L_SCALE_W)
    else:
        _dummy = gl.full((BLOCK_K, BLOCK_N), 0, gl.uint8, layout=L_SCALE_W)
        _d3 = _dummy.reshape(MX_SCALE_BLOCK_K, MX_PACK_DIVISOR, BLOCK_N)
        L_SCALE_3D: gl.constexpr = _d3.type.layout
        w_scale = ws_slot.permute([1, 0]).load(layout=gl.SliceLayout(1, L_SCALE_3D))
        w_scale = gl.expand_dims(w_scale, 1)
        w_scale, _ = gl.broadcast(w_scale, _d3)
        w_scale = w_scale.reshape(BLOCK_K, BLOCK_N)
    return x_tile, w_packed, w_scale


@gluon.jit(launch_metadata=matmul_launch_metadata)
def _moe_gemm_a16w4(
    Y,
    stride_y_k,
    stride_y_m,
    stride_y_n,
    X,
    stride_x_m,
    stride_x_k,
    W,
    stride_w_e,
    stride_w_k,
    stride_w_n,
    WMxScale,  # E8M0 compact scale (one byte per 32 values along K)
    stride_w_mx_e,
    stride_w_mx_n,
    stride_w_mx_k,
    B,
    stride_b_e,  # Bias
    Gammas,
    num_tokens,
    N,
    K,  # shapes
    # expt data
    GatherIndx,
    ExptHist,
    ExptOffs,
    ExptOffsSum,
    ExptData,
    # true grid size
    grid_m,
    grid_n,
    # fused activation function
    APPLY_SWIGLU: gl.constexpr,
    alpha,
    limit,
    ACTIVATION_REDUCTION_N: gl.constexpr,
    ADD_RESIDUAL: gl.constexpr,
    # MoE config
    N_EXPTS_ACT: gl.constexpr,
    # optimization config
    BLOCK_M: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    GROUP_M: gl.constexpr,
    XCD_SWIZZLE: gl.constexpr,
    NUM_BUFFERS: gl.constexpr,
    # Must be None: the kernel takes pre-expanded e8m0 scales (one byte per fp4 element).
    SWIZZLE_MX_SCALE: gl.constexpr,
    EVEN_K: gl.constexpr,
    SPLIT_K: gl.constexpr,
    W_CACHE_MODIFIER: gl.constexpr,
    num_warps: gl.constexpr,
    UPCAST_INDICES: gl.constexpr = False,
):
    MX_PACK_DIVISOR: gl.constexpr = 32
    NUM_TDM_OPS: gl.constexpr = 3  # X, W (fp4 packed), W_scale (e8m0 expanded)
    w_type: gl.constexpr = W.dtype.element_ty
    gl.static_assert(w_type == gl.uint8, "mx_weight_ptr must be uint8")
    gl.static_assert(
        WMxScale.dtype.element_ty == gl.uint8, "mx_scale_ptr must be uint8"
    )
    gl.static_assert(
        BLOCK_K % MX_PACK_DIVISOR == 0, "BLOCK_K must be a multiple of MX_PACK_DIVISOR"
    )
    gl.static_assert(num_warps == 4 or num_warps == 8, "num_warps must be 4 or 8")

    OUT_BLOCK_N: gl.constexpr = BLOCK_N // ACTIVATION_REDUCTION_N
    yN = N // ACTIVATION_REDUCTION_N
    CLAMP_BOUNDS: gl.constexpr = False if EVEN_K else True

    pid = gl.program_id(0)

    index_type: gl.constexpr = gl.int64 if UPCAST_INDICES else gl.int32

    if XCD_SWIZZLE != 1:
        padding_m = grid_m - gl.load(ExptOffsSum)
        unpadded_m = grid_m - padding_m
        total_actual_tiles = unpadded_m * grid_n
        if padding_m > 0 and pid >= total_actual_tiles:
            return
        pid = remap_xcd(pid, total_actual_tiles, XCD_SWIZZLE)
    else:
        unpadded_m = grid_m

    pid_m, pid_n = pid_grid(pid, unpadded_m, grid_n, 1)

    # unpack expert data
    expt_data = gl.load(ExptData + pid_m)
    if XCD_SWIZZLE == 1 and expt_data == -1:
        return
    expt_id = expt_data & 0x0000FFFF
    block_id = expt_data >> 16
    M = gl.load(ExptHist + expt_id)
    start_m = gl.load(ExptOffs + expt_id)
    # Keep block/expert/pid indices int32 so TDM descriptor tile offsets stay
    # 32-bit; apply .to(index_type) only at the int64 base-pointer arithmetic
    # sites below (mirrors the local a8w4 gluon kernel).

    # X / gather offsets
    offs_x_m_scalar = BLOCK_M * block_id
    if GatherIndx is None:
        X += start_m.to(index_type) * stride_x_m
        offs_x_m = offs_x_m_scalar  # unused in non-gather path
    else:
        if GatherIndx.dtype.element_ty == gl.uint16:
            IDX_LAYOUT: gl.constexpr = gl.SliceLayout(
                0, gl.BlockedLayout([1, 16], [32, 1], [1, num_warps], [0, 1])
            )
            # num_tokens is passed as a Python scalar; keep it scalar here and
            # let the later gl.where cast it to the uint16 gather-index value.
            oob_idx = num_tokens
        else:
            gl.static_assert(
                GatherIndx.dtype.element_ty == gl.int32,
                "Gather index datatype should be uint16 or int32",
            )
            IDX_LAYOUT: gl.constexpr = gl.SliceLayout(
                0, gl.BlockedLayout([1, 8], [32, 1], [1, num_warps], [0, 1])
            )
            oob_idx = num_tokens

        offs_x_m = BLOCK_M * block_id + gl.arange(0, BLOCK_M, layout=IDX_LAYOUT)
        mask_idx = offs_x_m < M
        offs_x_m = offs_x_m % M
        GatherIndx += start_m
        offs_x_m = gl.load(GatherIndx + offs_x_m) // N_EXPTS_ACT
        offs_x_m = gl.where(mask_idx, offs_x_m, oob_idx)

    W_K_DIVISOR: gl.constexpr = 2  # fp4: two values packed per uint8 along K
    W_N_DIVISOR: gl.constexpr = 1
    PACKED_BLOCK_K_W: gl.constexpr = BLOCK_K // W_K_DIVISOR
    PACKED_BLOCK_N_W: gl.constexpr = BLOCK_N // W_N_DIVISOR
    MX_SCALE_BLOCK_K: gl.constexpr = BLOCK_K // MX_PACK_DIVISOR

    off_w_n = pid_n * PACKED_BLOCK_N_W

    W += expt_id.to(index_type) * stride_w_e
    WMxScale += expt_id.to(index_type) * stride_w_mx_e
    if SWIZZLE_MX_SCALE == "GFX1250_SCALE":
        gl.static_assert(stride_w_mx_k is not None)
        gl.static_assert(stride_w_mx_n is not None)
        PRESHUFFLE_FACTOR: gl.constexpr = 32
        PACKED_MX_BLOCK: gl.constexpr = MX_SCALE_BLOCK_K * PRESHUFFLE_FACTOR
        SCALE_BLOCK_N: gl.constexpr = BLOCK_N // PRESHUFFLE_FACTOR
        SCALE_KWIDTH: gl.constexpr = 8
    else:
        PRESHUFFLE_FACTOR: gl.constexpr = 1
        PACKED_MX_BLOCK: gl.constexpr = MX_SCALE_BLOCK_K
        SCALE_BLOCK_N: gl.constexpr = BLOCK_N
        # Unused on the compact path (only unswizzle_mx_scale_gfx1250 reads it),
        # but _preload_tile takes it as an arg unconditionally.
        SCALE_KWIDTH: gl.constexpr = 8

    # Scale tile offsets are in units of the scale descriptor's own blocking
    # (N block = SCALE_BLOCK_N, K block = PACKED_MX_BLOCK) -- NOT the weight's
    # BLOCK_N / BLOCK_K. For the compact (non-swizzle) scale the K dimension is
    # cdiv(K, 32), so the per-tile K step is PACKED_MX_BLOCK (= MX_SCALE_BLOCK_K),
    # not BLOCK_K.
    off_w_n_scale = pid_n * SCALE_BLOCK_N

    # WMMA layout for plain bf16 x bf16: instr_shape [16, 16, 32], k_width=8.
    # (Gluon wmma_scaled has no bf16 lhs, so a16w4 must upcast fp4->bf16 via
    # scaled_upcast and use a plain bf16 x bf16 WMMA.)
    if num_warps == 4:
        WARP_BASES: gl.constexpr = [[0, 1], [1, 0]]
    else:
        WARP_BASES: gl.constexpr = [[0, 1], [1, 0], [2, 0]]

    WMMA_LAYOUT: gl.constexpr = gl.amd.AMDWMMALayout(
        version=3,
        transposed=True,
        warp_bases=WARP_BASES,
        reg_bases=[],
        instr_shape=[16, 16, 32],
    )
    DOT_LAYOUT_X: gl.constexpr = gl.DotOperandLayout(
        operand_index=0, parent=WMMA_LAYOUT, k_width=8
    )
    DOT_LAYOUT_W: gl.constexpr = gl.DotOperandLayout(
        operand_index=1, parent=WMMA_LAYOUT, k_width=8
    )
    # scaled_upcast operand-aligned layouts (fp4 B in K-major (K/2,N), axis=0):
    #   fp4 input  -> DotOperandLayout(op=1, k_width=4)  [packed]
    #   scale      -> DotOperandLayout(op=1, k_width=8)  [op output layout]
    # k_width doubles on unpack, so the bf16 output is k_width=8 == DOT_LAYOUT_W
    # directly -> the WMMA B operand needs NO convert_layout (a k_width 16->8
    # convert was 128 cross-lane v_permlanes/tile). The scale sits on the exact
    # WMMA-fragment lanes the HW scale broadcast reads (BlockedLayout aliases them).
    L_IN_W: gl.constexpr = gl.DotOperandLayout(
        operand_index=1, parent=WMMA_LAYOUT, k_width=4
    )
    L_SCALE_W: gl.constexpr = gl.DotOperandLayout(
        operand_index=1, parent=WMMA_LAYOUT, k_width=8
    )

    # Blocked layouts for fp4-packed W (BLOCK_N, BLOCK_K // 2) and its expanded e8m0
    # scale (BLOCK_N, BLOCK_K). size_per_thread along K doubles for the scale layout
    # so the unpack along K lines up element-for-element with the scale.
    # threads_per_warp = [8, 4] = 32 (wave32 on gfx1250).

    PACKED_LOAD_LAYOUT: gl.constexpr = gl.DistributedLinearLayout(
        reg_bases=[
            [0, 1],
            [0, 2],
            [0, 4],
            [0, 8],
            [0, 32],
            [0, 64],
            [0, 128],
            [64, 0],
        ],
        lane_bases=[[1, 0], [2, 0], [4, 0], [8, 0], [0, 16]],
        warp_bases=[[16, 0], [32, 0]],
        block_bases=[],
        shape=[128, 256],
    )
    PACKED_DOT_LAYOUT: gl.constexpr = gl.DistributedLinearLayout(
        reg_bases=[
            [0, 1],
            [0, 2],
            [0, 8],
            [0, 16],
            [0, 32],
            [0, 64],
            [0, 128],
            [64, 0],
        ],
        lane_bases=[[1, 0], [2, 0], [4, 0], [8, 0], [0, 4]],
        warp_bases=[[16, 0], [32, 0]],
        block_bases=[],
        shape=[128, 256],
    )
    # Parametric blocked layout for the compact (BLOCK_N, MX_SCALE_BLOCK_K) scale
    # tile (shape-agnostic, so BLOCK_K is tunable). _expand_mx_scale_k operates
    # on the logical values and the result is convert_layout'd to the upcast
    # output layout, so the exact blocked layout here only needs to tile the shape.
    COMPACT_SCALE_LAYOUT: gl.constexpr = gl.BlockedLayout(
        [1, 1], [8, 4], [num_warps, 1], [1, 0]
    )
    # Local Triton's fp4 scaled_upcast requires the (expanded) scale to be in the
    # op's *output* layout: the packed input's blocked layout with sizePerThread
    # doubled along the unpack axis (see triton test_amd_scaled_upcast_fp4_cdna).
    # Route the upcast through matched blocked layouts, then convert_layout the
    # bf16 result to the WMMA dot-operand layout.
    W_PACKED_BLOCKED: gl.constexpr = gl.BlockedLayout(
        [1, 4], [8, 4], [num_warps, 1], [1, 0]
    )
    W_UNPACKED_BLOCKED: gl.constexpr = gl.BlockedLayout(
        [1, 8], [8, 4], [num_warps, 1], [1, 0]
    )

    SHARED_LAYOUT_X: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[BLOCK_K, 8]], [BLOCK_M, BLOCK_K], [1, 0]
    )
    SHARED_LAYOUT_W: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[PACKED_BLOCK_K_W, 16]], [BLOCK_N, PACKED_BLOCK_K_W], [1, 0]
    )
    SHARED_LAYOUT_W_SCALES: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[BLOCK_K, 16]],
        [SCALE_BLOCK_N, PACKED_MX_BLOCK],
        [1, 0],
    )
    SHARED_LAYOUT_Y: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[OUT_BLOCK_N, 8]], [BLOCK_M, OUT_BLOCK_N], [1, 0]
    )

    if GatherIndx is None:
        x_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
            base=X,
            shape=(M, K),
            strides=(stride_x_m, stride_x_k),
            block_shape=(BLOCK_M, BLOCK_K),
            layout=SHARED_LAYOUT_X,
        )
    else:
        x_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
            base=X,
            shape=(num_tokens, K),
            strides=(stride_x_m, stride_x_k),
            block_shape=(BLOCK_M, BLOCK_K),
            layout=SHARED_LAYOUT_X,
        )

    w_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
        base=W,
        shape=(N, K // W_K_DIVISOR),
        strides=(stride_w_n, stride_w_k),
        block_shape=(BLOCK_N, PACKED_BLOCK_K_W),
        layout=SHARED_LAYOUT_W,
    )

    ws_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
        base=WMxScale,
        shape=(N // PRESHUFFLE_FACTOR, tl.cdiv(K, MX_PACK_DIVISOR) * PRESHUFFLE_FACTOR),
        strides=(stride_w_mx_n, stride_w_mx_k),
        block_shape=(SCALE_BLOCK_N, PACKED_MX_BLOCK),
        layout=SHARED_LAYOUT_W_SCALES,
    )

    x_buffer = gl.allocate_shared_memory(
        x_desc.dtype, shape=[NUM_BUFFERS] + x_desc.block_shape, layout=x_desc.layout
    )
    w_buffer = gl.allocate_shared_memory(
        w_desc.dtype, shape=[NUM_BUFFERS] + w_desc.block_shape, layout=w_desc.layout
    )
    ws_buffer = gl.allocate_shared_memory(
        ws_desc.dtype,
        shape=[NUM_BUFFERS] + ws_desc.block_shape,
        layout=ws_desc.layout,
    )

    num_k_iter = tl.cdiv(K, BLOCK_K)
    acc = gl.zeros((BLOCK_M, BLOCK_N), dtype=gl.float32, layout=WMMA_LAYOUT)

    if NUM_BUFFERS == 1:
        # Non-pipelined baseline: load one K tile, wait for ALL outstanding TDM
        # ops, consume. Two Membar barriers/iter (RAW after wait + WAR back-edge).
        for ki in range(num_k_iter):
            _tdm_load_tile(
                x_desc,
                w_desc,
                ws_desc,
                x_buffer.index(0),
                w_buffer.index(0),
                ws_buffer.index(0),
                ki,
                GatherIndx,
                offs_x_m,
                offs_x_m_scalar,
                off_w_n,
                off_w_n_scale,
                BLOCK_K,
                PACKED_BLOCK_K_W,
                PACKED_MX_BLOCK,
            )
            gl.amd.gfx1250.tdm.async_wait(0)
            x_tile, w_packed, w_scale = _preload_tile(
                x_buffer.index(0),
                w_buffer.index(0),
                ws_buffer.index(0),
                DOT_LAYOUT_X,
                L_IN_W,
                L_SCALE_W,
                COMPACT_SCALE_LAYOUT,
                SWIZZLE_MX_SCALE,
                BLOCK_N,
                BLOCK_K,
                MX_SCALE_BLOCK_K,
                MX_PACK_DIVISOR,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
            w_kn = gl.amd.gfx1250.scaled_upcast(w_packed, w_scale, gl.bfloat16, axis=0)
            acc = gl.amd.gfx1250.wmma(x_tile, w_kn, acc)
    else:
        # ============================ STAGE 2 ============================
        # LDS-prefetch pipeline (NUM_BUFFERS>=2, requires num_k_iter >= NUM_BUFFERS).
        # Prefetch the tile (NUM_BUFFERS-1) ahead into a *different* LDS slot so its
        # TDM latency overlaps the current tile's compute. Operands are loaded from
        # LDS *within* each iteration and consumed immediately by the WMMA -- they
        # are NOT carried in registers across iterations (the expanded bf16 weight +
        # scale are large; a register pipeline spills).
        #
        # NOTE(perf): this is the tuned stage-2 experiment. It does NOT beat the
        # stage-1 (NUM_BUFFERS=1) kernel for the minimax-m3 prefill shapes: the X
        # activation tile is ~78% of the 87 KB LDS footprint, so double-buffering it
        # at the efficient BLOCK_K=256 collapses occupancy (14.9 ms vs stage-1's
        # 7.56 ms). Smaller BLOCK_K fits the double-buffer but loses BLOCK_K=256's
        # efficiency (best pipelined = ~8.96 ms at BLOCK_K=128). Kept for reference.
        #
        # NOTE(correctness): verified against the test suite at the default
        # BLOCK_K=256. The two explicit barriers below guard the cross-wave RAW
        # (post-wait) and WAR (pre-prefetch) hazards on the shared slots that
        # Membar does not cover for TDM async ops. A residual failure was observed
        # at BLOCK_K=128 (short compute-per-tile) -- do not use BLOCK_K<256 here.
        for j in gl.static_range(NUM_BUFFERS - 1):
            _tdm_load_tile(
                x_desc,
                w_desc,
                ws_desc,
                x_buffer.index(j),
                w_buffer.index(j),
                ws_buffer.index(j),
                j,
                GatherIndx,
                offs_x_m,
                offs_x_m_scalar,
                off_w_n,
                off_w_n_scale,
                BLOCK_K,
                PACKED_BLOCK_K_W,
                PACKED_MX_BLOCK,
            )

        main_iters = num_k_iter - (NUM_BUFFERS - 1)
        for ki in range(main_iters):
            prefetch_ki = ki + NUM_BUFFERS - 1
            # WAR guard: the prefetch overwrites the LDS slot a prior iteration read.
            gl.barrier()
            _tdm_load_tile(
                x_desc,
                w_desc,
                ws_desc,
                x_buffer.index(prefetch_ki % NUM_BUFFERS),
                w_buffer.index(prefetch_ki % NUM_BUFFERS),
                ws_buffer.index(prefetch_ki % NUM_BUFFERS),
                prefetch_ki,
                GatherIndx,
                offs_x_m,
                offs_x_m_scalar,
                off_w_n,
                off_w_n_scale,
                BLOCK_K,
                PACKED_BLOCK_K_W,
                PACKED_MX_BLOCK,
            )
            # Leave the NUM_BUFFERS-1 prefetched-ahead tiles outstanding; tile ki done.
            gl.amd.gfx1250.tdm.async_wait((NUM_BUFFERS - 1) * NUM_TDM_OPS)
            # RAW guard: TDM writes visible CTA-wide before the LDS read.
            gl.barrier()

            cur_slot = ki % NUM_BUFFERS
            x_tile, w_packed, w_scale = _preload_tile(
                x_buffer.index(cur_slot),
                w_buffer.index(cur_slot),
                ws_buffer.index(cur_slot),
                DOT_LAYOUT_X,
                L_IN_W,
                L_SCALE_W,
                COMPACT_SCALE_LAYOUT,
                SWIZZLE_MX_SCALE,
                BLOCK_N,
                BLOCK_K,
                MX_SCALE_BLOCK_K,
                MX_PACK_DIVISOR,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
            w_kn = gl.amd.gfx1250.scaled_upcast(w_packed, w_scale, gl.bfloat16, axis=0)
            acc = gl.amd.gfx1250.wmma(x_tile, w_kn, acc)

        # Epilogue: drain the last NUM_BUFFERS-1 already-prefetched tiles.
        for i in gl.static_range(NUM_BUFFERS - 1):
            gl.amd.gfx1250.tdm.async_wait((NUM_BUFFERS - 2 - i) * NUM_TDM_OPS)
            gl.barrier()
            cur_slot = (main_iters + i) % NUM_BUFFERS
            x_tile, w_packed, w_scale = _preload_tile(
                x_buffer.index(cur_slot),
                w_buffer.index(cur_slot),
                ws_buffer.index(cur_slot),
                DOT_LAYOUT_X,
                L_IN_W,
                L_SCALE_W,
                COMPACT_SCALE_LAYOUT,
                SWIZZLE_MX_SCALE,
                BLOCK_N,
                BLOCK_K,
                MX_SCALE_BLOCK_K,
                MX_PACK_DIVISOR,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
            w_kn = gl.amd.gfx1250.scaled_upcast(w_packed, w_scale, gl.bfloat16, axis=0)
            acc = gl.amd.gfx1250.wmma(x_tile, w_kn, acc)

    # bias / activation / write-back
    if B is not None:
        BPtrs = B + expt_id.to(index_type) * stride_b_e
        SHARED_LAYOUT_BIAS: gl.constexpr = gl.SwizzledSharedLayout(1, 1, 1, [1, 0])
        bias_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
            base=BPtrs,
            shape=(1, N),
            strides=(N, 1),
            block_shape=(1, BLOCK_N),
            layout=SHARED_LAYOUT_BIAS,
        )
        bias_buffer = gl.allocate_shared_memory(
            bias_desc.dtype, shape=[1, BLOCK_N], layout=bias_desc.layout
        )
        gl.amd.gfx1250.tdm.async_load(bias_desc, [0, pid_n * BLOCK_N], bias_buffer)
        gl.amd.gfx1250.tdm.async_wait(0)
        bias = bias_buffer.reshape((BLOCK_N,)).load(
            layout=gl.SliceLayout(0, WMMA_LAYOUT)
        )
        acc = acc + bias[None, :]

    if APPLY_SWIGLU:
        out = _swiglu(acc, alpha, limit, ADD_RESIDUAL=ADD_RESIDUAL)
        tl.static_assert(
            out.shape[1] == OUT_BLOCK_N,
            f"Activation fn out.shape[1] ({out.shape[1]}) doesn't match computed OUT_BLOCK_N ({OUT_BLOCK_N})",
        )
    else:
        tl.static_assert(
            ACTIVATION_REDUCTION_N == 1,
            "Activation reduction must be 1 if no activation fn is provided",
        )
        out = acc

    if Gammas is not None:
        offs_m = BLOCK_M * block_id + gl.arange(0, BLOCK_M)
        mask_m = offs_m < M
        gammas = gl.load(Gammas + start_m + offs_m, mask=mask_m, other=0.0)
        out *= gammas[:, None]

    out = out.to(gl.bfloat16)

    # TDM Store: accumulator -> shared memory -> global memory
    Y += start_m.to(index_type) * stride_y_m
    y_buffer = gl.allocate_shared_memory(
        Y.type.element_ty,
        shape=[BLOCK_M, OUT_BLOCK_N],
        layout=SHARED_LAYOUT_Y,
    )
    y_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
        base=Y,
        shape=(M, yN),
        strides=(stride_y_m, stride_y_n),
        block_shape=(BLOCK_M, OUT_BLOCK_N),
        layout=SHARED_LAYOUT_Y,
    )
    y_buffer.store(out)
    gl.amd.gfx1250.tdm.async_store(
        y_desc, [block_id * BLOCK_M, pid_n * OUT_BLOCK_N], y_buffer
    )
    gl.amd.gfx1250.tdm.async_wait(0)
