m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/SOFTWARE/Modelsim/examples
T_opt
!s110 1665915725
VWK]>6]TW:8zKS9Yd8Lh_L0
04 23 4 work vitual_logic_decoder_tb fast 0
=1-a036bc090d49-634bdb4d-6b-f54
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.4;61
vvitual_logic_decoder_tb
!s110 1665915719
!i10b 1
!s100 XRH0lHYTG>jfPfe8h4N3<0
IS28GiKlkDdAOdDdf7L6bN2
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/TANG/Desktop/verilog_decoder_pulseview/examples/modelsim/vitual_logic_decoder
w1665847583
8C:/Users/TANG/Desktop/verilog_decoder_pulseview/examples/modelsim/vitual_logic_decoder/tb/vitual_logic_decoder_tb.v
FC:/Users/TANG/Desktop/verilog_decoder_pulseview/examples/modelsim/vitual_logic_decoder/tb/vitual_logic_decoder_tb.v
L0 19
OL;L;10.4;61
r1
!s85 0
31
!s108 1665915719.196000
!s107 C:/Users/TANG/Desktop/verilog_decoder_pulseview/examples/modelsim/vitual_logic_decoder/tb/vitual_logic_decoder_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/TANG/Desktop/verilog_decoder_pulseview/examples/modelsim/vitual_logic_decoder/tb/vitual_logic_decoder_tb.v|
!i113 0
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
