package lsq

import chisel3._
import chisel3.util._
import lsq.GA._
import lsq.config.LsqConfigs
import lsq.port._
import lsq.queues._

import scala.math.{max, min}

class LSQBRAM(lsqConfig: LsqConfigs) extends Module {
  override def desiredName: String = lsqConfig.name

  val io = IO(new Bundle {
    //store queue related
    val storeDataOut = Output(UInt(lsqConfig.dataWidth.W)) //storeDataToMem
    val storeAddrOut = Output(UInt(lsqConfig.addrWidth.W)) // storeAddressToMem
    val storeEnable = Output(Bool()) //storeEnableToMem
    val memIsReadyForStores = Input(Bool()) // memIsReadyForStores
    // load queue related
    val loadDataIn = Input(UInt(lsqConfig.dataWidth.W)) //loadDataFromMem
    val loadAddrOut = Output(UInt(lsqConfig.addrWidth.W)) //loadAddressToMem
    val loadEnable = Output(Bool()) //loadEnableToMem
    val memIsReadyForLoads = Input(Bool()) //memIsReadyForLoads

    // previous interface related
    val bbpValids = Input(Vec(lsqConfig.numBBs, Bool())) //bbStartSignals
    val bbReadyToPrevs = Output(Vec(lsqConfig.numBBs, Bool())) //bbReadyToPrevious
    // load ports related
    val rdPortsPrev = Vec(lsqConfig.numLoadPorts, Flipped(Decoupled(UInt(lsqConfig.addrWidth.W)))) //previousAndLoadPorts
    val rdPortsNext = Vec(lsqConfig.numLoadPorts, Decoupled(UInt(lsqConfig.dataWidth.W)))  //nextAndLoadPorts
    // store ports related
    val wrAddrPorts = Vec(lsqConfig.numStorePorts, Flipped(Decoupled(UInt(lsqConfig.addrWidth.W)))) //previousAndStoreAddressPorts
    val wrDataPorts = Vec(lsqConfig.numStorePorts, Flipped(Decoupled(UInt(lsqConfig.dataWidth.W)))) //previousAndStoreDataPorts
    val Empty_Valid = Output(Bool())  //queueIsEmpty

  })

  require(lsqConfig.fifoDepth > 1)
  val bbStoreOffsets = Wire(Vec(lsqConfig.fifoDepth, UInt(log2Ceil(lsqConfig.fifoDepth).W)))
  val bbStorePorts = Wire(Vec(lsqConfig.fifoDepth, UInt(max(1, log2Ceil(lsqConfig.numStorePorts)).W)))
  val bbNumStores = Wire(UInt(max(1 ,log2Ceil(min(lsqConfig.numStorePorts, lsqConfig.fifoDepth) + 1)).W))
  val storeTail = Wire(UInt(lsqConfig.fifoDepth.W))
  val storeHead = Wire(UInt(lsqConfig.fifoDepth.W))
  val storeEmpty = Wire(Bool())
  val bbLoadOffsets = Wire(Vec(lsqConfig.fifoDepth, UInt(log2Ceil(lsqConfig.fifoDepth).W)))
  val bbLoadPorts = Wire(Vec(lsqConfig.fifoDepth, UInt(max(1, log2Ceil(lsqConfig.numLoadPorts)).W)))
  val bbNumLoads = Wire(UInt(max(1 ,log2Ceil(min(lsqConfig.numLoadPorts, lsqConfig.fifoDepth) + 1)).W))
  val loadTail = Wire(UInt(lsqConfig.fifoDepth.W))
  val loadHead = Wire(UInt(lsqConfig.fifoDepth.W))
  val loadEmpty = Wire(Bool())
  val loadPortsEnable = Wire(Vec(lsqConfig.numLoadPorts, Bool()))
  val storePortsEnable = Wire(Vec(lsqConfig.numStorePorts, Bool()))
  val bbStart = Wire(Bool())
  val storeAddressDone = Wire(Vec(lsqConfig.fifoDepth, Bool()))
  val storeDataDone = Wire(Vec(lsqConfig.fifoDepth, Bool()))
  val storeAddressQueue = Wire(Vec(lsqConfig.fifoDepth, UInt(lsqConfig.addrWidth.W)))
  val storeDataQueue = Wire(Vec(lsqConfig.fifoDepth, UInt(lsqConfig.dataWidth.W)))
  val loadAddressDone = Wire(Vec(lsqConfig.fifoDepth, Bool()))
  val loadDataDone = Wire(Vec(lsqConfig.fifoDepth, Bool()))
  val loadAddressQueue = Wire(Vec(lsqConfig.fifoDepth, UInt(lsqConfig.addrWidth.W)))
  val dataFromLoadQueue = Wire(Vec(lsqConfig.numLoadPorts, Decoupled(UInt(lsqConfig.dataWidth.W))))
  val loadAddressEnable = Wire(Vec(lsqConfig.numLoadPorts, Bool()))
  val addressToLoadQueue = Wire(Vec(lsqConfig.numLoadPorts, UInt(lsqConfig.addrWidth.W)))
  val dataToStoreQueue = Wire(Vec(lsqConfig.numStorePorts, UInt(lsqConfig.dataWidth.W)))
  val storeDataEnable = Wire(Vec(lsqConfig.numStorePorts, Bool()))
  val addressToStoreQueue = Wire(Vec(lsqConfig.numStorePorts, UInt(lsqConfig.addrWidth.W)))
  val storeAddressEnable = Wire(Vec(lsqConfig.numStorePorts, Bool()))

  // component instantiation
  val storeQ = Module(new StoreQueue(lsqConfig))
  val loadQ = Module(new LoadQueue(lsqConfig))
  val GA = Module(new GroupAllocator(lsqConfig))

  val readPorts = VecInit(Seq.fill(lsqConfig.numLoadPorts) {
    Module(new LoadPort(lsqConfig)).io
  })
  val writeDataPorts = VecInit(Seq.fill(lsqConfig.numStorePorts) {
    Module(new StoreDataPort(lsqConfig)).io
  })
  val writeAddressPorts = VecInit(Seq.fill(lsqConfig.numStorePorts) {
    Module(new StoreAddrPort(lsqConfig)).io
  })

  io.Empty_Valid := storeEmpty && loadEmpty
  // Group Allocator assignments
  bbLoadOffsets := GA.io.bbLoadOffsets
  bbLoadPorts := GA.io.bbLoadPorts
  bbNumLoads := GA.io.bbNumLoads
  GA.io.loadTail := loadTail
  GA.io.loadHead := loadHead
  GA.io.loadEmpty := loadEmpty
  bbStoreOffsets := GA.io.bbStoreOffsets
  bbStorePorts := GA.io.bbStorePorts
  bbNumStores := GA.io.bbNumStores
  GA.io.storeTail := storeTail
  GA.io.storeHead := storeHead
  GA.io.storeEmpty := storeEmpty
  bbStart := GA.io.bbStart
  GA.io.bbStartSignals := io.bbpValids
  io.bbReadyToPrevs := GA.io.readyToPrevious
  loadPortsEnable := GA.io.loadPortsEnable
  storePortsEnable := GA.io.storePortsEnable
  // load queue assignments
  loadQ.io.storeTail := storeTail
  loadQ.io.storeHead := storeHead
  loadQ.io.storeEmpty := storeEmpty
  loadQ.io.storeAddrDone := storeAddressDone
  loadQ.io.storeDataDone := storeDataDone
  loadQ.io.storeAddrQueue := storeAddressQueue
  loadQ.io.storeDataQueue := storeDataQueue
  loadQ.io.bbStart := bbStart
  loadQ.io.bbLoadOffsets := bbLoadOffsets
  loadQ.io.bbLoadPorts := bbLoadPorts
  loadQ.io.bbNumLoads := bbNumLoads
  loadTail := loadQ.io.loadTail
  loadHead := loadQ.io.loadHead
  loadEmpty := loadQ.io.loadEmpty
  loadAddressDone := loadQ.io.loadAddrDone
  loadDataDone := loadQ.io.loadDataDone
  loadAddressQueue := loadQ.io.loadAddrQueue

  for (i <- 0 until lsqConfig.numLoadPorts) {
    dataFromLoadQueue(i).valid :=  loadQ.io.loadPorts(i).valid
    dataFromLoadQueue(i).bits := loadQ.io.loadPorts(i).bits
    loadQ.io.loadPorts(i).ready := dataFromLoadQueue(i).ready

    loadQ.io.addrFromLoadPorts(i) := addressToLoadQueue(i)
    loadQ.io.loadAddrEnable(i) := loadAddressEnable(i)
  }

  loadQ.io.loadDataFromMem := io.loadDataIn
  loadQ.io.memIsReadyForLoads := io.memIsReadyForLoads
  io.loadAddrOut := loadQ.io.loadAddrToMem
  io.loadEnable := loadQ.io.loadEnableToMem

  // store queue assignments
  storeQ.io.loadTail := loadTail
  storeQ.io.loadHead := loadHead
  storeQ.io.loadEmpty := loadEmpty
  storeQ.io.loadAddressDone := loadAddressDone
  storeQ.io.loadDataDone := loadDataDone
  storeQ.io.loadAddressQueue := loadAddressQueue
  storeQ.io.bbStart := bbStart
  storeQ.io.bbStoreOffsets := bbStoreOffsets
  storeQ.io.bbStorePorts := bbStorePorts
  storeQ.io.bbNumStores := bbNumStores
  storeTail := storeQ.io.storeTail
  storeHead := storeQ.io.storeHead
  storeEmpty := storeQ.io.storeEmpty
  storeAddressDone := storeQ.io.storeAddrDone
  storeDataDone := storeQ.io.storeDataDone
  storeAddressQueue := storeQ.io.storeAddrQueue
  storeDataQueue := storeQ.io.storeDataQueue
  storeQ.io.storeDataEnable := storeDataEnable
  storeQ.io.dataFromStorePorts := dataToStoreQueue
  storeQ.io.storeAddrEnable := storeAddressEnable
  storeQ.io.addressFromStorePorts := addressToStoreQueue
  io.storeAddrOut := storeQ.io.storeAddrToMem
  io.storeDataOut := storeQ.io.storeDataToMem
  io.storeEnable := storeQ.io.storeEnableToMem
  storeQ.io.memIsReadyForStores := io.memIsReadyForStores

  for (i <- 0 until lsqConfig.numLoadPorts) {
    readPorts(i).addrFromPrev <> io.rdPortsPrev(i)
    readPorts(i).portEnable := loadPortsEnable(i)
    io.rdPortsNext(i) <> readPorts(i).dataToNext
    loadAddressEnable(i) := readPorts(i).loadAddrEnable
    addressToLoadQueue(i) := readPorts(i).addrToLoadQueue
    dataFromLoadQueue(i).ready := readPorts(i).dataFromLoadQueue.ready
    readPorts(i).dataFromLoadQueue.valid := dataFromLoadQueue(i).valid
    readPorts(i).dataFromLoadQueue.bits := dataFromLoadQueue(i).bits
  }

  for (i <- 0 until lsqConfig.numStorePorts) {
    writeDataPorts(i).dataFromPrev <> io.wrDataPorts(i)
    writeDataPorts(i).portEnable := storePortsEnable(i)
    storeDataEnable(i) := writeDataPorts(i).storeDataEnable
    dataToStoreQueue(i) := writeDataPorts(i).dataToStoreQueue

    writeAddressPorts(i).addrFromPrev <> io.wrAddrPorts(i)
    writeAddressPorts(i).portEnable := storePortsEnable(i)
    storeAddressEnable(i) := writeAddressPorts(i).storeAddrEnable
    addressToStoreQueue(i) := writeAddressPorts(i).addrToStoreQueue
  }

}
