#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12d6a92e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12d69be60 .scope module, "tb_e2e_multi_gemm" "tb_e2e_multi_gemm" 3 6;
 .timescale -9 -12;
P_0x12d6a8ce0 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x12d6a8d20 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x12d6a8d60 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x12d6a8da0 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x12d6a8de0 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x600002dbec70_0 .net "axi_araddr", 39 0, L_0x6000034e24c0;  1 drivers
v0x600002dbed00_0 .net "axi_arlen", 7 0, L_0x6000034e2530;  1 drivers
v0x600002dbed90_0 .var "axi_arready", 0 0;
v0x600002dbee20_0 .net "axi_arvalid", 0 0, L_0x6000034e2610;  1 drivers
v0x600002dbeeb0_0 .net "axi_awaddr", 39 0, L_0x6000034e2220;  1 drivers
v0x600002dbef40_0 .net "axi_awlen", 7 0, L_0x6000034e2290;  1 drivers
v0x600002dbefd0_0 .var "axi_awready", 0 0;
v0x600002dbf060_0 .net "axi_awvalid", 0 0, L_0x6000034e2300;  1 drivers
L_0x13009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002dbf0f0_0 .net "axi_bready", 0 0, L_0x13009a968;  1 drivers
v0x600002dbf180_0 .var "axi_bresp", 1 0;
v0x600002dbf210_0 .var "axi_bvalid", 0 0;
v0x600002dbf2a0_0 .var "axi_rdata", 255 0;
v0x600002dbf330_0 .var "axi_rlast", 0 0;
v0x600002dbf3c0_0 .net "axi_rready", 0 0, L_0x6000034e2680;  1 drivers
v0x600002dbf450_0 .var "axi_rvalid", 0 0;
v0x600002dbf4e0_0 .net "axi_wdata", 255 0, L_0x6000034e2370;  1 drivers
v0x600002dbf570_0 .net "axi_wlast", 0 0, L_0x6000034e23e0;  1 drivers
v0x600002dbf600_0 .var "axi_wready", 0 0;
v0x600002dbf690_0 .net "axi_wvalid", 0 0, L_0x6000034e2450;  1 drivers
v0x600002dbf720_0 .var "clk", 0 0;
v0x600002dbf7b0_0 .var/i "errors", 31 0;
v0x600002dbf840_0 .var "global_sync_in", 0 0;
v0x600002dbf8d0_0 .var/i "i", 31 0;
v0x600002dbf960_0 .var "noc_rx_addr", 19 0;
v0x600002dbf9f0_0 .var "noc_rx_data", 255 0;
v0x600002dbfa80_0 .var "noc_rx_is_instr", 0 0;
v0x600002dbfb10_0 .net "noc_rx_ready", 0 0, L_0x600002ef6e40;  1 drivers
v0x600002dbfba0_0 .var "noc_rx_valid", 0 0;
L_0x13009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dbfc30_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  1 drivers
L_0x13009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dbfcc0_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  1 drivers
v0x600002dbfd50_0 .var "noc_tx_ready", 0 0;
L_0x13009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dbfde0_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  1 drivers
v0x600002dbfe70_0 .var "row0", 255 0;
v0x600002dbff00_0 .var "row1", 255 0;
v0x600002db0000_0 .var "row2", 255 0;
v0x600002db0090_0 .var "row3", 255 0;
v0x600002db0120_0 .var "rst_n", 0 0;
v0x600002db01b0_0 .var "sync_grant", 0 0;
v0x600002db0240_0 .net "sync_request", 0 0, L_0x6000034ee3e0;  1 drivers
v0x600002db02d0_0 .net "tpc_busy", 0 0, L_0x6000034ee5a0;  1 drivers
v0x600002db0360_0 .net "tpc_done", 0 0, L_0x6000034ee450;  1 drivers
v0x600002db03f0_0 .net "tpc_error", 0 0, L_0x6000034ee370;  1 drivers
v0x600002db0480_0 .var "tpc_start", 0 0;
v0x600002db0510_0 .var "tpc_start_pc", 19 0;
E_0x600000aa59c0 .event negedge, v0x600002dd8090_0;
S_0x12d66ce10 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x12d69be60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12d810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12d810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12d810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12d810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12d810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12d810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12d810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12d810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12d810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12d810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12d810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12d810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12d810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12d810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12d810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12d810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12d811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000034ef330 .functor BUFZ 1, v0x600002dbc3f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e1b20 .functor OR 1, L_0x600002ef3ca0, L_0x600002ef3e80, C4<0>, C4<0>;
L_0x6000034e1b90 .functor AND 1, L_0x6000034e1ab0, L_0x6000034e1b20, C4<1>, C4<1>;
L_0x6000034e1c00 .functor BUFZ 1, v0x600002dbd440_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e1c70 .functor BUFZ 1, v0x600002dbcf30_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e2840 .functor AND 1, v0x600002dbfba0_0, L_0x600002ef6e40, C4<1>, C4<1>;
L_0x6000034e28b0 .functor AND 1, L_0x6000034e2840, L_0x600002ef6ee0, C4<1>, C4<1>;
v0x600002dba370_0 .net *"_ivl_24", 19 0, L_0x600002ef35c0;  1 drivers
L_0x13009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002dba400_0 .net *"_ivl_27", 3 0, L_0x13009a530;  1 drivers
v0x600002dba490_0 .net *"_ivl_28", 19 0, L_0x600002ef3660;  1 drivers
L_0x13009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dba520_0 .net *"_ivl_31", 14 0, L_0x13009a578;  1 drivers
L_0x13009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002dba5b0_0 .net/2u *"_ivl_34", 2 0, L_0x13009a5c0;  1 drivers
v0x600002dba640_0 .net *"_ivl_38", 19 0, L_0x600002ef3840;  1 drivers
L_0x13009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002dba6d0_0 .net *"_ivl_41", 3 0, L_0x13009a608;  1 drivers
v0x600002dba760_0 .net *"_ivl_42", 19 0, L_0x600002ef38e0;  1 drivers
L_0x13009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002dba7f0_0 .net *"_ivl_45", 3 0, L_0x13009a650;  1 drivers
L_0x13009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dba880_0 .net/2u *"_ivl_48", 2 0, L_0x13009a698;  1 drivers
v0x600002dba910_0 .net *"_ivl_52", 19 0, L_0x600002ef3ac0;  1 drivers
L_0x13009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002dba9a0_0 .net *"_ivl_55", 3 0, L_0x13009a6e0;  1 drivers
v0x600002dbaa30_0 .net *"_ivl_56", 19 0, L_0x600002ef3b60;  1 drivers
L_0x13009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002dbaac0_0 .net *"_ivl_59", 3 0, L_0x13009a728;  1 drivers
L_0x13009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002dbab50_0 .net *"_ivl_63", 127 0, L_0x13009a770;  1 drivers
v0x600002dbabe0_0 .net *"_ivl_65", 127 0, L_0x600002ef3d40;  1 drivers
L_0x13009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dbac70_0 .net/2u *"_ivl_68", 2 0, L_0x13009a7b8;  1 drivers
v0x600002dbad00_0 .net *"_ivl_70", 0 0, L_0x600002ef3ca0;  1 drivers
L_0x13009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002dbad90_0 .net/2u *"_ivl_72", 2 0, L_0x13009a800;  1 drivers
v0x600002dbae20_0 .net *"_ivl_74", 0 0, L_0x600002ef3e80;  1 drivers
v0x600002dbaeb0_0 .net *"_ivl_77", 0 0, L_0x6000034e1b20;  1 drivers
v0x600002dbaf40_0 .net *"_ivl_87", 0 0, L_0x6000034e2840;  1 drivers
v0x600002dbafd0_0 .net *"_ivl_89", 0 0, L_0x600002ef6ee0;  1 drivers
v0x600002dbb060_0 .var "act_data_d", 31 0;
v0x600002dbb0f0_0 .var "act_valid_d", 0 0;
v0x600002dbb180_0 .var "act_valid_d2", 0 0;
v0x600002dbb210_0 .net "axi_araddr", 39 0, L_0x6000034e24c0;  alias, 1 drivers
v0x600002dbb2a0_0 .net "axi_arlen", 7 0, L_0x6000034e2530;  alias, 1 drivers
v0x600002dbb330_0 .net "axi_arready", 0 0, v0x600002dbed90_0;  1 drivers
v0x600002dbb3c0_0 .net "axi_arvalid", 0 0, L_0x6000034e2610;  alias, 1 drivers
v0x600002dbb450_0 .net "axi_awaddr", 39 0, L_0x6000034e2220;  alias, 1 drivers
v0x600002dbb4e0_0 .net "axi_awlen", 7 0, L_0x6000034e2290;  alias, 1 drivers
v0x600002dbb570_0 .net "axi_awready", 0 0, v0x600002dbefd0_0;  1 drivers
v0x600002dbb600_0 .net "axi_awvalid", 0 0, L_0x6000034e2300;  alias, 1 drivers
v0x600002dbb690_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x600002dbb720_0 .net "axi_bresp", 1 0, v0x600002dbf180_0;  1 drivers
v0x600002dbb7b0_0 .net "axi_bvalid", 0 0, v0x600002dbf210_0;  1 drivers
v0x600002dbb840_0 .net "axi_rdata", 255 0, v0x600002dbf2a0_0;  1 drivers
v0x600002dbb8d0_0 .net "axi_rlast", 0 0, v0x600002dbf330_0;  1 drivers
v0x600002dbb960_0 .net "axi_rready", 0 0, L_0x6000034e2680;  alias, 1 drivers
v0x600002dbb9f0_0 .net "axi_rvalid", 0 0, v0x600002dbf450_0;  1 drivers
v0x600002dbba80_0 .net "axi_wdata", 255 0, L_0x6000034e2370;  alias, 1 drivers
v0x600002dbbb10_0 .net "axi_wlast", 0 0, L_0x6000034e23e0;  alias, 1 drivers
v0x600002dbbba0_0 .net "axi_wready", 0 0, v0x600002dbf600_0;  1 drivers
v0x600002dbbc30_0 .net "axi_wvalid", 0 0, L_0x6000034e2450;  alias, 1 drivers
v0x600002dbbcc0_0 .net "clk", 0 0, v0x600002dbf720_0;  1 drivers
v0x600002dbbd50_0 .net "dma_lcp_done", 0 0, L_0x6000034e1ff0;  1 drivers
v0x600002dbbde0_0 .net "dma_lcp_ready", 0 0, L_0x600002ef5f40;  1 drivers
v0x600002dbbe70_0 .net "dma_sram_addr", 19 0, v0x600002dd8e10_0;  1 drivers
v0x600002dbbf00_0 .net "dma_sram_rdata", 255 0, L_0x6000034e27d0;  1 drivers
v0x600002dbc000_0 .net "dma_sram_re", 0 0, L_0x6000034e21b0;  1 drivers
v0x600002dbc090_0 .net "dma_sram_ready", 0 0, L_0x600002ef6da0;  1 drivers
v0x600002dbc120_0 .net "dma_sram_wdata", 255 0, L_0x6000034e20d0;  1 drivers
v0x600002dbc1b0_0 .net "dma_sram_we", 0 0, L_0x6000034e2140;  1 drivers
v0x600002dbc240_0 .net "global_sync_in", 0 0, v0x600002dbf840_0;  1 drivers
v0x600002dbc2d0 .array "instr_mem", 4095 0, 127 0;
v0x600002dbc360_0 .var "instr_rdata_reg", 127 0;
v0x600002dbc3f0_0 .var "instr_valid_reg", 0 0;
v0x600002dbc480_0 .net "lcp_dma_cmd", 127 0, v0x600002dda910_0;  1 drivers
v0x600002dbc510_0 .net "lcp_dma_valid", 0 0, L_0x6000034ee680;  1 drivers
v0x600002dbc5a0_0 .net "lcp_imem_addr", 19 0, L_0x6000034ef100;  1 drivers
v0x600002dbc630_0 .net "lcp_imem_data", 127 0, v0x600002dbc360_0;  1 drivers
v0x600002dbc6c0_0 .net "lcp_imem_re", 0 0, L_0x6000034ef170;  1 drivers
v0x600002dbc750_0 .net "lcp_imem_valid", 0 0, L_0x6000034ef330;  1 drivers
v0x600002dbc7e0_0 .net "lcp_mxu_cmd", 127 0, v0x600002ddb600_0;  1 drivers
v0x600002dbc870_0 .net "lcp_mxu_valid", 0 0, L_0x6000034ee920;  1 drivers
v0x600002dbc900_0 .net "lcp_vpu_cmd", 127 0, v0x600002ddc240_0;  1 drivers
v0x600002dbc990_0 .net "lcp_vpu_valid", 0 0, L_0x6000034ee760;  1 drivers
v0x600002dbca20_0 .net "mxu_a_addr", 19 0, L_0x600002ef3980;  1 drivers
v0x600002dbcab0_0 .net "mxu_a_rdata", 255 0, L_0x6000034e26f0;  1 drivers
v0x600002dbcb40_0 .net "mxu_a_re", 0 0, L_0x600002ef3a20;  1 drivers
v0x600002dbcbd0_0 .net "mxu_a_ready", 0 0, L_0x600002ef6c60;  1 drivers
v0x600002dbcc60_0 .net "mxu_cfg_k", 15 0, L_0x600002efd900;  1 drivers
v0x600002dbccf0_0 .net "mxu_cfg_m", 15 0, L_0x600002efd7c0;  1 drivers
v0x600002dbcd80_0 .net "mxu_cfg_n", 15 0, L_0x600002efd860;  1 drivers
v0x600002dbce10_0 .var "mxu_col_cnt", 4 0;
v0x600002dbcea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002dbcf30_0 .var "mxu_done_reg", 0 0;
v0x600002dbcfc0_0 .net "mxu_dst_addr", 15 0, L_0x600002efd5e0;  1 drivers
v0x600002dbd050_0 .net "mxu_lcp_done", 0 0, L_0x6000034e1c70;  1 drivers
v0x600002dbd0e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000034e1c00;  1 drivers
v0x600002dbd170_0 .net "mxu_o_addr", 19 0, L_0x600002ef3c00;  1 drivers
v0x600002dbd200_0 .net "mxu_o_ready", 0 0, L_0x600002ef6d00;  1 drivers
v0x600002dbd290_0 .net "mxu_o_wdata", 255 0, L_0x600002ef3de0;  1 drivers
v0x600002dbd320_0 .net "mxu_o_we", 0 0, L_0x6000034e1b90;  1 drivers
v0x600002dbd3b0_0 .var "mxu_out_cnt", 15 0;
v0x600002dbd440_0 .var "mxu_ready_reg", 0 0;
v0x600002dbd4d0_0 .net "mxu_src0_addr", 15 0, L_0x600002efd680;  1 drivers
v0x600002dbd560_0 .net "mxu_src1_addr", 15 0, L_0x600002efd720;  1 drivers
v0x600002dbd5f0_0 .var "mxu_start_array", 0 0;
v0x600002dbd680_0 .var "mxu_start_array_d", 0 0;
v0x600002dbd710_0 .var "mxu_state", 2 0;
v0x600002dbd7a0_0 .net "mxu_subop", 7 0, L_0x600002efd540;  1 drivers
v0x600002dbd830_0 .net "mxu_w_addr", 19 0, L_0x600002ef3700;  1 drivers
v0x600002dbd8c0_0 .net "mxu_w_rdata", 255 0, v0x600002dc78d0_0;  1 drivers
v0x600002dbd950_0 .net "mxu_w_re", 0 0, L_0x600002ef37a0;  1 drivers
v0x600002dbd9e0_0 .net "mxu_w_ready", 0 0, L_0x600002ef6b20;  1 drivers
v0x600002dbda70_0 .net "noc_data_write", 0 0, L_0x6000034e28b0;  1 drivers
v0x600002dbdb00_0 .net "noc_rx_addr", 19 0, v0x600002dbf960_0;  1 drivers
v0x600002dbdb90_0 .net "noc_rx_data", 255 0, v0x600002dbf9f0_0;  1 drivers
v0x600002dbdc20_0 .net "noc_rx_is_instr", 0 0, v0x600002dbfa80_0;  1 drivers
v0x600002dbdcb0_0 .net "noc_rx_ready", 0 0, L_0x600002ef6e40;  alias, 1 drivers
v0x600002dbdd40_0 .net "noc_rx_valid", 0 0, v0x600002dbfba0_0;  1 drivers
v0x600002dbddd0_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  alias, 1 drivers
v0x600002dbde60_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  alias, 1 drivers
v0x600002dbdef0_0 .net "noc_tx_ready", 0 0, v0x600002dbfd50_0;  1 drivers
v0x600002dbdf80_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  alias, 1 drivers
v0x600002dbe010_0 .net "rst_n", 0 0, v0x600002db0120_0;  1 drivers
v0x600002dbe0a0_0 .net "sync_grant", 0 0, v0x600002db01b0_0;  1 drivers
v0x600002dbe130_0 .net "sync_request", 0 0, L_0x6000034ee3e0;  alias, 1 drivers
v0x600002dbe1c0_0 .net "systolic_busy", 0 0, L_0x6000034e19d0;  1 drivers
v0x600002dbe250_0 .net "systolic_done", 0 0, L_0x600002ef30c0;  1 drivers
v0x600002dbe2e0_0 .net "systolic_result", 127 0, L_0x600002ef2c60;  1 drivers
v0x600002dbe370_0 .net "systolic_result_valid", 0 0, L_0x6000034e1ab0;  1 drivers
v0x600002dbe400_0 .net "tpc_busy", 0 0, L_0x6000034ee5a0;  alias, 1 drivers
v0x600002dbe490_0 .net "tpc_done", 0 0, L_0x6000034ee450;  alias, 1 drivers
v0x600002dbe520_0 .net "tpc_error", 0 0, L_0x6000034ee370;  alias, 1 drivers
v0x600002dbe5b0_0 .net "tpc_start", 0 0, v0x600002db0480_0;  1 drivers
v0x600002dbe640_0 .net "tpc_start_pc", 19 0, v0x600002db0510_0;  1 drivers
v0x600002dbe6d0_0 .net "vpu_lcp_done", 0 0, L_0x6000034e1dc0;  1 drivers
v0x600002dbe760_0 .net "vpu_lcp_ready", 0 0, L_0x600002ef5a40;  1 drivers
v0x600002dbe7f0_0 .net "vpu_sram_addr", 19 0, v0x600002db9710_0;  1 drivers
v0x600002dbe880_0 .net "vpu_sram_rdata", 255 0, L_0x6000034e2760;  1 drivers
v0x600002dbe910_0 .net "vpu_sram_re", 0 0, L_0x6000034e1f80;  1 drivers
v0x600002dbe9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002ef6bc0;  1 drivers
v0x600002dbea30_0 .net "vpu_sram_wdata", 255 0, L_0x6000034e1ea0;  1 drivers
v0x600002dbeac0_0 .net "vpu_sram_we", 0 0, L_0x6000034e1f10;  1 drivers
v0x600002dbeb50_0 .var "weight_load_col_d", 1 0;
v0x600002dbebe0_0 .var "weight_load_en_d", 0 0;
L_0x600002efd540 .part v0x600002ddb600_0, 112, 8;
L_0x600002efd5e0 .part v0x600002ddb600_0, 96, 16;
L_0x600002efd680 .part v0x600002ddb600_0, 80, 16;
L_0x600002efd720 .part v0x600002ddb600_0, 64, 16;
L_0x600002efd7c0 .part v0x600002ddb600_0, 48, 16;
L_0x600002efd860 .part v0x600002ddb600_0, 32, 16;
L_0x600002efd900 .part v0x600002ddb600_0, 16, 16;
L_0x600002ef3520 .part v0x600002dc78d0_0, 0, 32;
L_0x600002ef35c0 .concat [ 16 4 0 0], L_0x600002efd720, L_0x13009a530;
L_0x600002ef3660 .concat [ 5 15 0 0], v0x600002dbce10_0, L_0x13009a578;
L_0x600002ef3700 .arith/sum 20, L_0x600002ef35c0, L_0x600002ef3660;
L_0x600002ef37a0 .cmp/eq 3, v0x600002dbd710_0, L_0x13009a5c0;
L_0x600002ef3840 .concat [ 16 4 0 0], L_0x600002efd680, L_0x13009a608;
L_0x600002ef38e0 .concat [ 16 4 0 0], v0x600002dbcea0_0, L_0x13009a650;
L_0x600002ef3980 .arith/sum 20, L_0x600002ef3840, L_0x600002ef38e0;
L_0x600002ef3a20 .cmp/eq 3, v0x600002dbd710_0, L_0x13009a698;
L_0x600002ef3ac0 .concat [ 16 4 0 0], L_0x600002efd5e0, L_0x13009a6e0;
L_0x600002ef3b60 .concat [ 16 4 0 0], v0x600002dbd3b0_0, L_0x13009a728;
L_0x600002ef3c00 .arith/sum 20, L_0x600002ef3ac0, L_0x600002ef3b60;
L_0x600002ef3d40 .part L_0x600002ef2c60, 0, 128;
L_0x600002ef3de0 .concat [ 128 128 0 0], L_0x600002ef3d40, L_0x13009a770;
L_0x600002ef3ca0 .cmp/eq 3, v0x600002dbd710_0, L_0x13009a7b8;
L_0x600002ef3e80 .cmp/eq 3, v0x600002dbd710_0, L_0x13009a800;
L_0x600002ef6e40 .reduce/nor L_0x6000034ee5a0;
L_0x600002ef6ee0 .reduce/nor v0x600002dbfa80_0;
S_0x12d696c70 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x12d66ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12d81ea00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12d81ea40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12d81ea80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12d81eac0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12d81eb00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12d81eb40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12d81eb80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12d81ebc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12d81ec00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12d81ec40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12d81ec80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12d81ecc0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12d81ed00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12d81ed40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12d81ed80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12d81edc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12d81ee00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12d81ee40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12d81ee80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12d81eec0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12d81ef00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000034e1ff0 .functor BUFZ 1, v0x600002dd8510_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e20d0 .functor BUFZ 256, v0x600002dd9170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034e2140 .functor BUFZ 1, v0x600002dd9290_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e21b0 .functor BUFZ 1, v0x600002dd8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e2220 .functor BUFZ 40, v0x600002de7450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000034e2290 .functor BUFZ 8, v0x600002de7570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000034e2300 .functor BUFZ 1, v0x600002de7720_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e2370 .functor BUFZ 256, v0x600002de7cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034e23e0 .functor BUFZ 1, v0x600002de7de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e2450 .functor BUFZ 1, v0x600002de06c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e24c0 .functor BUFZ 40, v0x600002de7060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000034e2530 .functor BUFZ 8, v0x600002de7180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000034e2610 .functor BUFZ 1, v0x600002de7330_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e2680 .functor BUFZ 1, v0x600002de7b10_0, C4<0>, C4<0>, C4<0>;
L_0x13009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002de6f40_0 .net/2u *"_ivl_14", 3 0, L_0x13009a920;  1 drivers
v0x600002de6fd0_0 .net "axi_araddr", 39 0, L_0x6000034e24c0;  alias, 1 drivers
v0x600002de7060_0 .var "axi_araddr_reg", 39 0;
v0x600002de70f0_0 .net "axi_arlen", 7 0, L_0x6000034e2530;  alias, 1 drivers
v0x600002de7180_0 .var "axi_arlen_reg", 7 0;
v0x600002de7210_0 .net "axi_arready", 0 0, v0x600002dbed90_0;  alias, 1 drivers
v0x600002de72a0_0 .net "axi_arvalid", 0 0, L_0x6000034e2610;  alias, 1 drivers
v0x600002de7330_0 .var "axi_arvalid_reg", 0 0;
v0x600002de73c0_0 .net "axi_awaddr", 39 0, L_0x6000034e2220;  alias, 1 drivers
v0x600002de7450_0 .var "axi_awaddr_reg", 39 0;
v0x600002de74e0_0 .net "axi_awlen", 7 0, L_0x6000034e2290;  alias, 1 drivers
v0x600002de7570_0 .var "axi_awlen_reg", 7 0;
v0x600002de7600_0 .net "axi_awready", 0 0, v0x600002dbefd0_0;  alias, 1 drivers
v0x600002de7690_0 .net "axi_awvalid", 0 0, L_0x6000034e2300;  alias, 1 drivers
v0x600002de7720_0 .var "axi_awvalid_reg", 0 0;
v0x600002de77b0_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x600002de7840_0 .net "axi_bresp", 1 0, v0x600002dbf180_0;  alias, 1 drivers
v0x600002de78d0_0 .net "axi_bvalid", 0 0, v0x600002dbf210_0;  alias, 1 drivers
v0x600002de7960_0 .net "axi_rdata", 255 0, v0x600002dbf2a0_0;  alias, 1 drivers
v0x600002de79f0_0 .net "axi_rlast", 0 0, v0x600002dbf330_0;  alias, 1 drivers
v0x600002de7a80_0 .net "axi_rready", 0 0, L_0x6000034e2680;  alias, 1 drivers
v0x600002de7b10_0 .var "axi_rready_reg", 0 0;
v0x600002de7ba0_0 .net "axi_rvalid", 0 0, v0x600002dbf450_0;  alias, 1 drivers
v0x600002de7c30_0 .net "axi_wdata", 255 0, L_0x6000034e2370;  alias, 1 drivers
v0x600002de7cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002de7d50_0 .net "axi_wlast", 0 0, L_0x6000034e23e0;  alias, 1 drivers
v0x600002de7de0_0 .var "axi_wlast_reg", 0 0;
v0x600002de7e70_0 .net "axi_wready", 0 0, v0x600002dbf600_0;  alias, 1 drivers
v0x600002de7f00_0 .net "axi_wvalid", 0 0, L_0x6000034e2450;  alias, 1 drivers
v0x600002de06c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002de0630_0 .net "cfg_cols", 11 0, L_0x600002ef5d60;  1 drivers
v0x600002dd8000_0 .net "cfg_rows", 11 0, L_0x600002ef5cc0;  1 drivers
v0x600002dd8090_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dd8120_0 .net "cmd", 127 0, v0x600002dda910_0;  alias, 1 drivers
v0x600002dd81b0_0 .net "cmd_done", 0 0, L_0x6000034e1ff0;  alias, 1 drivers
v0x600002dd8240_0 .net "cmd_ready", 0 0, L_0x600002ef5f40;  alias, 1 drivers
v0x600002dd82d0_0 .net "cmd_valid", 0 0, L_0x6000034ee680;  alias, 1 drivers
v0x600002dd8360_0 .var "col_count", 11 0;
v0x600002dd83f0_0 .var "cols_cfg", 11 0;
v0x600002dd8480_0 .var "data_buf", 255 0;
v0x600002dd8510_0 .var "done_reg", 0 0;
v0x600002dd85a0_0 .net "ext_addr", 39 0, L_0x600002ef5b80;  1 drivers
v0x600002dd8630_0 .var "ext_base", 39 0;
v0x600002dd86c0_0 .var "ext_ptr", 39 0;
v0x600002dd8750_0 .net "ext_stride", 11 0, L_0x600002ef5e00;  1 drivers
v0x600002dd87e0_0 .var "ext_stride_cfg", 11 0;
v0x600002dd8870_0 .net "int_addr", 19 0, L_0x600002ef5c20;  1 drivers
v0x600002dd8900_0 .var "int_base", 19 0;
v0x600002dd8990_0 .var "int_ptr", 19 0;
v0x600002dd8a20_0 .net "int_stride", 11 0, L_0x600002ef5ea0;  1 drivers
v0x600002dd8ab0_0 .var "int_stride_cfg", 11 0;
v0x600002dd8b40_0 .var "op_type", 7 0;
v0x600002dd8bd0_0 .var "row_count", 11 0;
v0x600002dd8c60_0 .var "rows_cfg", 11 0;
v0x600002dd8cf0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dd8d80_0 .net "sram_addr", 19 0, v0x600002dd8e10_0;  alias, 1 drivers
v0x600002dd8e10_0 .var "sram_addr_reg", 19 0;
v0x600002dd8ea0_0 .net "sram_rdata", 255 0, L_0x6000034e27d0;  alias, 1 drivers
v0x600002dd8f30_0 .net "sram_re", 0 0, L_0x6000034e21b0;  alias, 1 drivers
v0x600002dd8fc0_0 .var "sram_re_reg", 0 0;
v0x600002dd9050_0 .net "sram_ready", 0 0, L_0x600002ef6da0;  alias, 1 drivers
v0x600002dd90e0_0 .net "sram_wdata", 255 0, L_0x6000034e20d0;  alias, 1 drivers
v0x600002dd9170_0 .var "sram_wdata_reg", 255 0;
v0x600002dd9200_0 .net "sram_we", 0 0, L_0x6000034e2140;  alias, 1 drivers
v0x600002dd9290_0 .var "sram_we_reg", 0 0;
v0x600002dd9320_0 .var "state", 3 0;
v0x600002dd93b0_0 .net "subop", 7 0, L_0x600002ef5ae0;  1 drivers
E_0x600000aa6380/0 .event negedge, v0x600002dd8cf0_0;
E_0x600000aa6380/1 .event posedge, v0x600002dd8090_0;
E_0x600000aa6380 .event/or E_0x600000aa6380/0, E_0x600000aa6380/1;
L_0x600002ef5ae0 .part v0x600002dda910_0, 112, 8;
L_0x600002ef5b80 .part v0x600002dda910_0, 72, 40;
L_0x600002ef5c20 .part v0x600002dda910_0, 52, 20;
L_0x600002ef5cc0 .part v0x600002dda910_0, 40, 12;
L_0x600002ef5d60 .part v0x600002dda910_0, 28, 12;
L_0x600002ef5e00 .part v0x600002dda910_0, 16, 12;
L_0x600002ef5ea0 .part v0x600002dda910_0, 4, 12;
L_0x600002ef5f40 .cmp/eq 4, v0x600002dd9320_0, L_0x13009a920;
S_0x12d66c9d0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x12d66ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12d80f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12d80f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12d80f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12d80f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12d80f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12d80f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12d80f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12d80f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12d80f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12d80f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12d80f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12d80f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12d80f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12d80f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12d80f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12d80f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12d80f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12d80f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12d80f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12d80f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12d80f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12d80f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12d80f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12d80f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12d80fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12d80fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12d80fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000034ef410 .functor AND 1, L_0x600002efcb40, L_0x600002efcc80, C4<1>, C4<1>;
L_0x6000034ef090 .functor AND 1, L_0x6000034ef410, L_0x600002efc820, C4<1>, C4<1>;
L_0x6000034ef100 .functor BUFZ 20, v0x600002ddaf40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000034ef170 .functor BUFZ 1, v0x600002ddb0f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ee920 .functor BUFZ 1, v0x600002ddb840_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ee760 .functor BUFZ 1, v0x600002ddc480_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ee680 .functor BUFZ 1, v0x600002ddab50_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ee530 .functor AND 1, L_0x600002efd2c0, L_0x600002efd360, C4<1>, C4<1>;
L_0x6000034ee5a0 .functor AND 1, L_0x6000034ee530, L_0x600002efd400, C4<1>, C4<1>;
L_0x6000034ee450 .functor BUFZ 1, v0x600002ddac70_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ee370 .functor BUFZ 1, v0x600002ddad90_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ee3e0 .functor BUFZ 1, v0x600002ddc090_0, C4<0>, C4<0>, C4<0>;
L_0x130098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd94d0_0 .net *"_ivl_11", 23 0, L_0x130098010;  1 drivers
L_0x130098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9560_0 .net/2u *"_ivl_12", 31 0, L_0x130098058;  1 drivers
v0x600002dd95f0_0 .net *"_ivl_14", 0 0, L_0x600002efcb40;  1 drivers
v0x600002dd9680_0 .net *"_ivl_16", 31 0, L_0x600002efcbe0;  1 drivers
L_0x1300980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9710_0 .net *"_ivl_19", 23 0, L_0x1300980a0;  1 drivers
L_0x1300980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd97a0_0 .net/2u *"_ivl_20", 31 0, L_0x1300980e8;  1 drivers
v0x600002dd9830_0 .net *"_ivl_22", 0 0, L_0x600002efcc80;  1 drivers
v0x600002dd98c0_0 .net *"_ivl_25", 0 0, L_0x6000034ef410;  1 drivers
v0x600002dd9950_0 .net *"_ivl_26", 31 0, L_0x600002efcd20;  1 drivers
L_0x130098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd99e0_0 .net *"_ivl_29", 23 0, L_0x130098130;  1 drivers
L_0x130098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9a70_0 .net/2u *"_ivl_30", 31 0, L_0x130098178;  1 drivers
v0x600002dd9b00_0 .net *"_ivl_32", 0 0, L_0x600002efc820;  1 drivers
v0x600002dd9b90_0 .net *"_ivl_36", 31 0, L_0x600002efc640;  1 drivers
L_0x1300981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9c20_0 .net *"_ivl_39", 23 0, L_0x1300981c0;  1 drivers
L_0x130098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9cb0_0 .net/2u *"_ivl_40", 31 0, L_0x130098208;  1 drivers
v0x600002dd9d40_0 .net *"_ivl_44", 31 0, L_0x600002efc500;  1 drivers
L_0x130098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9dd0_0 .net *"_ivl_47", 23 0, L_0x130098250;  1 drivers
L_0x130098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9e60_0 .net/2u *"_ivl_48", 31 0, L_0x130098298;  1 drivers
v0x600002dd9ef0_0 .net *"_ivl_52", 31 0, L_0x600002efd180;  1 drivers
L_0x1300982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd9f80_0 .net *"_ivl_55", 23 0, L_0x1300982e0;  1 drivers
L_0x130098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dda010_0 .net/2u *"_ivl_56", 31 0, L_0x130098328;  1 drivers
L_0x130098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002dda0a0_0 .net/2u *"_ivl_76", 3 0, L_0x130098370;  1 drivers
v0x600002dda130_0 .net *"_ivl_78", 0 0, L_0x600002efd2c0;  1 drivers
v0x600002dda1c0_0 .net *"_ivl_8", 31 0, L_0x600002efcaa0;  1 drivers
L_0x1300983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002dda250_0 .net/2u *"_ivl_80", 3 0, L_0x1300983b8;  1 drivers
v0x600002dda2e0_0 .net *"_ivl_82", 0 0, L_0x600002efd360;  1 drivers
v0x600002dda370_0 .net *"_ivl_85", 0 0, L_0x6000034ee530;  1 drivers
L_0x130098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002dda400_0 .net/2u *"_ivl_86", 3 0, L_0x130098400;  1 drivers
v0x600002dda490_0 .net *"_ivl_88", 0 0, L_0x600002efd400;  1 drivers
v0x600002dda520_0 .net "all_done", 0 0, L_0x6000034ef090;  1 drivers
v0x600002dda5b0_0 .net "busy", 0 0, L_0x6000034ee5a0;  alias, 1 drivers
v0x600002dda640_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dda6d0_0 .var "decoded_opcode", 7 0;
v0x600002dda760_0 .var "decoded_subop", 7 0;
v0x600002dda7f0_0 .net "dma_clear", 0 0, L_0x600002efd220;  1 drivers
v0x600002dda880_0 .net "dma_cmd", 127 0, v0x600002dda910_0;  alias, 1 drivers
v0x600002dda910_0 .var "dma_cmd_reg", 127 0;
v0x600002dda9a0_0 .net "dma_done", 0 0, L_0x6000034e1ff0;  alias, 1 drivers
v0x600002ddaa30_0 .net "dma_ready", 0 0, L_0x600002ef5f40;  alias, 1 drivers
v0x600002ddaac0_0 .net "dma_valid", 0 0, L_0x6000034ee680;  alias, 1 drivers
v0x600002ddab50_0 .var "dma_valid_reg", 0 0;
v0x600002ddabe0_0 .net "done", 0 0, L_0x6000034ee450;  alias, 1 drivers
v0x600002ddac70_0 .var "done_reg", 0 0;
v0x600002ddad00_0 .net "error", 0 0, L_0x6000034ee370;  alias, 1 drivers
v0x600002ddad90_0 .var "error_reg", 0 0;
v0x600002ddae20_0 .net "global_sync_in", 0 0, v0x600002dbf840_0;  alias, 1 drivers
v0x600002ddaeb0_0 .net "imem_addr", 19 0, L_0x6000034ef100;  alias, 1 drivers
v0x600002ddaf40_0 .var "imem_addr_reg", 19 0;
v0x600002ddafd0_0 .net "imem_data", 127 0, v0x600002dbc360_0;  alias, 1 drivers
v0x600002ddb060_0 .net "imem_re", 0 0, L_0x6000034ef170;  alias, 1 drivers
v0x600002ddb0f0_0 .var "imem_re_reg", 0 0;
v0x600002ddb180_0 .net "imem_valid", 0 0, L_0x6000034ef330;  alias, 1 drivers
v0x600002ddb210_0 .var "instr_reg", 127 0;
v0x600002ddb2a0_0 .net "loop_count", 15 0, L_0x600002efc960;  1 drivers
v0x600002ddb330 .array "loop_counter", 3 0, 15 0;
v0x600002ddb3c0_0 .var "loop_sp", 1 0;
v0x600002ddb450 .array "loop_start_addr", 3 0, 19 0;
v0x600002ddb4e0_0 .net "mxu_clear", 0 0, L_0x600002efc5a0;  1 drivers
v0x600002ddb570_0 .net "mxu_cmd", 127 0, v0x600002ddb600_0;  alias, 1 drivers
v0x600002ddb600_0 .var "mxu_cmd_reg", 127 0;
v0x600002ddb690_0 .net "mxu_done", 0 0, L_0x6000034e1c70;  alias, 1 drivers
v0x600002ddb720_0 .net "mxu_ready", 0 0, L_0x6000034e1c00;  alias, 1 drivers
v0x600002ddb7b0_0 .net "mxu_valid", 0 0, L_0x6000034ee920;  alias, 1 drivers
v0x600002ddb840_0 .var "mxu_valid_reg", 0 0;
v0x600002ddb8d0_0 .net "opcode", 7 0, L_0x600002efcf00;  1 drivers
v0x600002ddb960_0 .var "pc", 19 0;
v0x600002ddb9f0_0 .var "pending_dma", 7 0;
v0x600002ddba80_0 .var "pending_mxu", 7 0;
v0x600002ddbb10_0 .var "pending_vpu", 7 0;
v0x600002ddbba0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002ddbc30_0 .net "start", 0 0, v0x600002db0480_0;  alias, 1 drivers
v0x600002ddbcc0_0 .net "start_pc", 19 0, v0x600002db0510_0;  alias, 1 drivers
v0x600002ddbd50_0 .var "state", 3 0;
v0x600002ddbde0_0 .net "subop", 7 0, L_0x600002efd040;  1 drivers
v0x600002ddbe70_0 .net "sync_grant", 0 0, v0x600002db01b0_0;  alias, 1 drivers
v0x600002ddbf00_0 .net "sync_mask", 7 0, L_0x600002efca00;  1 drivers
v0x600002ddc000_0 .net "sync_request", 0 0, L_0x6000034ee3e0;  alias, 1 drivers
v0x600002ddc090_0 .var "sync_request_reg", 0 0;
v0x600002ddc120_0 .net "vpu_clear", 0 0, L_0x600002efd0e0;  1 drivers
v0x600002ddc1b0_0 .net "vpu_cmd", 127 0, v0x600002ddc240_0;  alias, 1 drivers
v0x600002ddc240_0 .var "vpu_cmd_reg", 127 0;
v0x600002ddc2d0_0 .net "vpu_done", 0 0, L_0x6000034e1dc0;  alias, 1 drivers
v0x600002ddc360_0 .net "vpu_ready", 0 0, L_0x600002ef5a40;  alias, 1 drivers
v0x600002ddc3f0_0 .net "vpu_valid", 0 0, L_0x6000034ee760;  alias, 1 drivers
v0x600002ddc480_0 .var "vpu_valid_reg", 0 0;
L_0x600002efcf00 .part v0x600002dbc360_0, 120, 8;
L_0x600002efd040 .part v0x600002dbc360_0, 112, 8;
L_0x600002efc960 .part v0x600002dbc360_0, 32, 16;
L_0x600002efca00 .part v0x600002dbc360_0, 104, 8;
L_0x600002efcaa0 .concat [ 8 24 0 0], v0x600002ddba80_0, L_0x130098010;
L_0x600002efcb40 .cmp/eq 32, L_0x600002efcaa0, L_0x130098058;
L_0x600002efcbe0 .concat [ 8 24 0 0], v0x600002ddbb10_0, L_0x1300980a0;
L_0x600002efcc80 .cmp/eq 32, L_0x600002efcbe0, L_0x1300980e8;
L_0x600002efcd20 .concat [ 8 24 0 0], v0x600002ddb9f0_0, L_0x130098130;
L_0x600002efc820 .cmp/eq 32, L_0x600002efcd20, L_0x130098178;
L_0x600002efc640 .concat [ 8 24 0 0], v0x600002ddba80_0, L_0x1300981c0;
L_0x600002efc5a0 .cmp/eq 32, L_0x600002efc640, L_0x130098208;
L_0x600002efc500 .concat [ 8 24 0 0], v0x600002ddbb10_0, L_0x130098250;
L_0x600002efd0e0 .cmp/eq 32, L_0x600002efc500, L_0x130098298;
L_0x600002efd180 .concat [ 8 24 0 0], v0x600002ddb9f0_0, L_0x1300982e0;
L_0x600002efd220 .cmp/eq 32, L_0x600002efd180, L_0x130098328;
L_0x600002efd2c0 .cmp/ne 4, v0x600002ddbd50_0, L_0x130098370;
L_0x600002efd360 .cmp/ne 4, v0x600002ddbd50_0, L_0x1300983b8;
L_0x600002efd400 .cmp/ne 4, v0x600002ddbd50_0, L_0x130098400;
S_0x12d66c590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12d66c9d0;
 .timescale 0 0;
v0x600002dd9440_0 .var/i "i", 31 0;
S_0x12d692420 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x12d66ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12d68fdd0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12d68fe10 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12d68fe50 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12d68fe90 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12d68fed0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12d68ff10 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12d68ff50 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12d68ff90 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000034e17a0 .functor OR 1, L_0x600002ef2d00, L_0x600002ef2da0, C4<0>, C4<0>;
L_0x6000034e1810 .functor AND 1, L_0x600002ef2e40, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e1880 .functor AND 1, L_0x6000034e1810, L_0x600002ef2ee0, C4<1>, C4<1>;
L_0x6000034e18f0 .functor OR 1, L_0x6000034e17a0, L_0x6000034e1880, C4<0>, C4<0>;
L_0x6000034e1960 .functor BUFZ 1, L_0x6000034e18f0, C4<0>, C4<0>, C4<0>;
L_0x6000034e19d0 .functor AND 1, L_0x600002ef2f80, L_0x600002ef3020, C4<1>, C4<1>;
L_0x6000034e1a40 .functor AND 1, L_0x600002ef3200, L_0x600002ef32a0, C4<1>, C4<1>;
L_0x6000034e1ab0 .functor AND 1, L_0x6000034e1a40, L_0x600002ef3480, C4<1>, C4<1>;
v0x600002dc2d00_0 .net *"_ivl_101", 0 0, L_0x600002ef3480;  1 drivers
L_0x13009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dc2d90_0 .net/2u *"_ivl_37", 2 0, L_0x13009a188;  1 drivers
v0x600002dc2e20_0 .net *"_ivl_39", 0 0, L_0x600002ef2d00;  1 drivers
L_0x13009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002dc2eb0_0 .net/2u *"_ivl_41", 2 0, L_0x13009a1d0;  1 drivers
v0x600002dc2f40_0 .net *"_ivl_43", 0 0, L_0x600002ef2da0;  1 drivers
v0x600002dc2fd0_0 .net *"_ivl_46", 0 0, L_0x6000034e17a0;  1 drivers
L_0x13009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dc3060_0 .net/2u *"_ivl_47", 2 0, L_0x13009a218;  1 drivers
v0x600002dc30f0_0 .net *"_ivl_49", 0 0, L_0x600002ef2e40;  1 drivers
v0x600002dc3180_0 .net *"_ivl_52", 0 0, L_0x6000034e1810;  1 drivers
v0x600002dc3210_0 .net *"_ivl_54", 0 0, L_0x600002ef2ee0;  1 drivers
v0x600002dc32a0_0 .net *"_ivl_56", 0 0, L_0x6000034e1880;  1 drivers
L_0x13009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dc3330_0 .net/2u *"_ivl_61", 2 0, L_0x13009a260;  1 drivers
v0x600002dc33c0_0 .net *"_ivl_63", 0 0, L_0x600002ef2f80;  1 drivers
L_0x13009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002dc3450_0 .net/2u *"_ivl_65", 2 0, L_0x13009a2a8;  1 drivers
v0x600002dc34e0_0 .net *"_ivl_67", 0 0, L_0x600002ef3020;  1 drivers
L_0x13009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002dc3570_0 .net/2u *"_ivl_71", 2 0, L_0x13009a2f0;  1 drivers
L_0x13009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dc3600_0 .net/2u *"_ivl_75", 2 0, L_0x13009a338;  1 drivers
L_0x13009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002dc3690_0 .net/2u *"_ivl_81", 2 0, L_0x13009a3c8;  1 drivers
v0x600002dc3720_0 .net *"_ivl_83", 0 0, L_0x600002ef3200;  1 drivers
v0x600002dc37b0_0 .net *"_ivl_85", 0 0, L_0x600002ef32a0;  1 drivers
v0x600002dc3840_0 .net *"_ivl_88", 0 0, L_0x6000034e1a40;  1 drivers
v0x600002dc38d0_0 .net *"_ivl_89", 31 0, L_0x600002ef3340;  1 drivers
L_0x13009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc3960_0 .net *"_ivl_92", 15 0, L_0x13009a410;  1 drivers
L_0x13009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002dc39f0_0 .net *"_ivl_93", 31 0, L_0x13009aa88;  1 drivers
L_0x13009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002dc3a80_0 .net/2u *"_ivl_97", 31 0, L_0x13009a458;  1 drivers
v0x600002dc3b10_0 .net *"_ivl_99", 31 0, L_0x600002ef33e0;  1 drivers
v0x600002dc3ba0_0 .net "act_data", 31 0, v0x600002dbb060_0;  1 drivers
v0x600002dc3c30 .array "act_h", 19 0;
v0x600002dc3c30_0 .net v0x600002dc3c30 0, 7 0, L_0x6000034ee220; 1 drivers
v0x600002dc3c30_1 .net v0x600002dc3c30 1, 7 0, v0x600002ddd5f0_0; 1 drivers
v0x600002dc3c30_2 .net v0x600002dc3c30 2, 7 0, v0x600002ddeb50_0; 1 drivers
v0x600002dc3c30_3 .net v0x600002dc3c30 3, 7 0, v0x600002dd0120_0; 1 drivers
v0x600002dc3c30_4 .net v0x600002dc3c30 4, 7 0, v0x600002dd1680_0; 1 drivers
v0x600002dc3c30_5 .net v0x600002dc3c30 5, 7 0, L_0x6000034ee0d0; 1 drivers
v0x600002dc3c30_6 .net v0x600002dc3c30 6, 7 0, v0x600002dd2be0_0; 1 drivers
v0x600002dc3c30_7 .net v0x600002dc3c30 7, 7 0, v0x600002dd41b0_0; 1 drivers
v0x600002dc3c30_8 .net v0x600002dc3c30 8, 7 0, v0x600002dd5710_0; 1 drivers
v0x600002dc3c30_9 .net v0x600002dc3c30 9, 7 0, v0x600002dd6c70_0; 1 drivers
v0x600002dc3c30_10 .net v0x600002dc3c30 10, 7 0, L_0x6000034ee140; 1 drivers
v0x600002dc3c30_11 .net v0x600002dc3c30 11, 7 0, v0x600002dc8240_0; 1 drivers
v0x600002dc3c30_12 .net v0x600002dc3c30 12, 7 0, v0x600002dc97a0_0; 1 drivers
v0x600002dc3c30_13 .net v0x600002dc3c30 13, 7 0, v0x600002dcad00_0; 1 drivers
v0x600002dc3c30_14 .net v0x600002dc3c30 14, 7 0, v0x600002dcc2d0_0; 1 drivers
v0x600002dc3c30_15 .net v0x600002dc3c30 15, 7 0, L_0x6000034edff0; 1 drivers
v0x600002dc3c30_16 .net v0x600002dc3c30 16, 7 0, v0x600002dcd830_0; 1 drivers
v0x600002dc3c30_17 .net v0x600002dc3c30 17, 7 0, v0x600002dced90_0; 1 drivers
v0x600002dc3c30_18 .net v0x600002dc3c30 18, 7 0, v0x600002dc0360_0; 1 drivers
v0x600002dc3c30_19 .net v0x600002dc3c30 19, 7 0, v0x600002dc18c0_0; 1 drivers
v0x600002dc3cc0_0 .net "act_ready", 0 0, L_0x600002ef3160;  1 drivers
v0x600002dc3d50_0 .net "act_valid", 0 0, v0x600002dbb180_0;  1 drivers
v0x600002dc3de0_0 .net "busy", 0 0, L_0x6000034e19d0;  alias, 1 drivers
v0x600002dc3e70_0 .net "cfg_k_tiles", 15 0, L_0x600002efd900;  alias, 1 drivers
L_0x13009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002dc3f00_0 .net "clear_acc", 0 0, L_0x13009a4a0;  1 drivers
v0x600002dc4000_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc4090_0 .var "cycle_count", 15 0;
v0x600002dc4120_0 .var "cycle_count_next", 15 0;
v0x600002ddc510_5 .array/port v0x600002ddc510, 5;
v0x600002dc41b0 .array "deskew_output", 3 0;
v0x600002dc41b0_0 .net v0x600002dc41b0 0, 31 0, v0x600002ddc510_5; 1 drivers
v0x600002ddc630_3 .array/port v0x600002ddc630, 3;
v0x600002dc41b0_1 .net v0x600002dc41b0 1, 31 0, v0x600002ddc630_3; 1 drivers
v0x600002ddc750_1 .array/port v0x600002ddc750, 1;
v0x600002dc41b0_2 .net v0x600002dc41b0 2, 31 0, v0x600002ddc750_1; 1 drivers
v0x600002dc41b0_3 .net v0x600002dc41b0 3, 31 0, L_0x6000034e1570; 1 drivers
v0x600002dc4240_0 .net "done", 0 0, L_0x600002ef30c0;  alias, 1 drivers
L_0x13009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002dc42d0_0 .net "drain_delay", 15 0, L_0x13009a380;  1 drivers
v0x600002dc4360_0 .net "pe_enable", 0 0, L_0x6000034e18f0;  1 drivers
v0x600002dc43f0 .array "psum_bottom", 3 0;
v0x600002dc43f0_0 .net v0x600002dc43f0 0, 31 0, L_0x6000034e1260; 1 drivers
v0x600002dc43f0_1 .net v0x600002dc43f0 1, 31 0, L_0x6000034e1340; 1 drivers
v0x600002dc43f0_2 .net v0x600002dc43f0 2, 31 0, L_0x6000034e1420; 1 drivers
v0x600002dc43f0_3 .net v0x600002dc43f0 3, 31 0, L_0x6000034e1500; 1 drivers
L_0x130098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc4480 .array "psum_v", 19 0;
v0x600002dc4480_0 .net v0x600002dc4480 0, 31 0, L_0x130098568; 1 drivers
L_0x1300985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc4480_1 .net v0x600002dc4480 1, 31 0, L_0x1300985b0; 1 drivers
L_0x1300985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc4480_2 .net v0x600002dc4480 2, 31 0, L_0x1300985f8; 1 drivers
L_0x130098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc4480_3 .net v0x600002dc4480 3, 31 0, L_0x130098640; 1 drivers
v0x600002dc4480_4 .net v0x600002dc4480 4, 31 0, v0x600002dddb00_0; 1 drivers
v0x600002dc4480_5 .net v0x600002dc4480 5, 31 0, v0x600002ddf060_0; 1 drivers
v0x600002dc4480_6 .net v0x600002dc4480 6, 31 0, v0x600002dd0630_0; 1 drivers
v0x600002dc4480_7 .net v0x600002dc4480 7, 31 0, v0x600002dd1b90_0; 1 drivers
v0x600002dc4480_8 .net v0x600002dc4480 8, 31 0, v0x600002dd30f0_0; 1 drivers
v0x600002dc4480_9 .net v0x600002dc4480 9, 31 0, v0x600002dd46c0_0; 1 drivers
v0x600002dc4480_10 .net v0x600002dc4480 10, 31 0, v0x600002dd5c20_0; 1 drivers
v0x600002dc4480_11 .net v0x600002dc4480 11, 31 0, v0x600002dd7180_0; 1 drivers
v0x600002dc4480_12 .net v0x600002dc4480 12, 31 0, v0x600002dc8750_0; 1 drivers
v0x600002dc4480_13 .net v0x600002dc4480 13, 31 0, v0x600002dc9cb0_0; 1 drivers
v0x600002dc4480_14 .net v0x600002dc4480 14, 31 0, v0x600002dcb210_0; 1 drivers
v0x600002dc4480_15 .net v0x600002dc4480 15, 31 0, v0x600002dcc7e0_0; 1 drivers
v0x600002dc4480_16 .net v0x600002dc4480 16, 31 0, v0x600002dcdd40_0; 1 drivers
v0x600002dc4480_17 .net v0x600002dc4480 17, 31 0, v0x600002dcf2a0_0; 1 drivers
v0x600002dc4480_18 .net v0x600002dc4480 18, 31 0, v0x600002dc0870_0; 1 drivers
v0x600002dc4480_19 .net v0x600002dc4480 19, 31 0, v0x600002dc1dd0_0; 1 drivers
v0x600002dc4510_0 .net "result_data", 127 0, L_0x600002ef2c60;  alias, 1 drivers
L_0x13009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002dc45a0_0 .net "result_ready", 0 0, L_0x13009a4e8;  1 drivers
v0x600002dc4630_0 .net "result_valid", 0 0, L_0x6000034e1ab0;  alias, 1 drivers
v0x600002dc46c0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dc4750_0 .net "skew_enable", 0 0, L_0x6000034e1960;  1 drivers
v0x600002dc47e0 .array "skew_input", 3 0;
v0x600002dc47e0_0 .net v0x600002dc47e0 0, 7 0, L_0x600002efda40; 1 drivers
v0x600002dc47e0_1 .net v0x600002dc47e0 1, 7 0, L_0x600002efdb80; 1 drivers
v0x600002dc47e0_2 .net v0x600002dc47e0 2, 7 0, L_0x600002efdcc0; 1 drivers
v0x600002dc47e0_3 .net v0x600002dc47e0 3, 7 0, L_0x600002efde00; 1 drivers
v0x600002dc4870 .array "skew_output", 3 0;
v0x600002dc4870_0 .net v0x600002dc4870 0, 7 0, v0x600002ddc870_0; 1 drivers
v0x600002dc4870_1 .net v0x600002dc4870 1, 7 0, v0x600002ddcb40_0; 1 drivers
v0x600002dc4870_2 .net v0x600002dc4870 2, 7 0, v0x600002ddce10_0; 1 drivers
v0x600002dc4870_3 .net v0x600002dc4870 3, 7 0, v0x600002ddd0e0_0; 1 drivers
v0x600002dc4900_0 .net "start", 0 0, v0x600002dbd680_0;  1 drivers
v0x600002dc4990_0 .var "state", 2 0;
v0x600002dc4a20_0 .var "state_next", 2 0;
v0x600002dc4ab0_0 .net "weight_load_col", 1 0, v0x600002dbeb50_0;  1 drivers
v0x600002dc4b40_0 .net "weight_load_data", 31 0, L_0x600002ef3520;  1 drivers
v0x600002dc4bd0_0 .net "weight_load_en", 0 0, v0x600002dbebe0_0;  1 drivers
E_0x600000aa6c80/0 .event anyedge, v0x600002dc4990_0, v0x600002dc4090_0, v0x600002dc4900_0, v0x600002dc4bd0_0;
E_0x600000aa6c80/1 .event anyedge, v0x600002dc3e70_0, v0x600002dc42d0_0;
E_0x600000aa6c80 .event/or E_0x600000aa6c80/0, E_0x600000aa6c80/1;
L_0x600002efd9a0 .part v0x600002dbb060_0, 0, 8;
L_0x130098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002efda40 .functor MUXZ 8, L_0x130098448, L_0x600002efd9a0, v0x600002dbb180_0, C4<>;
L_0x600002efdae0 .part v0x600002dbb060_0, 8, 8;
L_0x130098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002efdb80 .functor MUXZ 8, L_0x130098490, L_0x600002efdae0, v0x600002dbb180_0, C4<>;
L_0x600002efdc20 .part v0x600002dbb060_0, 16, 8;
L_0x1300984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002efdcc0 .functor MUXZ 8, L_0x1300984d8, L_0x600002efdc20, v0x600002dbb180_0, C4<>;
L_0x600002efdd60 .part v0x600002dbb060_0, 24, 8;
L_0x130098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002efde00 .functor MUXZ 8, L_0x130098520, L_0x600002efdd60, v0x600002dbb180_0, C4<>;
L_0x600002efdfe0 .part L_0x600002ef3520, 0, 8;
L_0x600002efe800 .part L_0x600002ef3520, 0, 8;
L_0x600002eff020 .part L_0x600002ef3520, 0, 8;
L_0x600002eff840 .part L_0x600002ef3520, 0, 8;
L_0x600002efba20 .part L_0x600002ef3520, 8, 8;
L_0x600002efb3e0 .part L_0x600002ef3520, 8, 8;
L_0x600002efac60 .part L_0x600002ef3520, 8, 8;
L_0x600002ef9d60 .part L_0x600002ef3520, 8, 8;
L_0x600002ef9680 .part L_0x600002ef3520, 16, 8;
L_0x600002ef8d20 .part L_0x600002ef3520, 16, 8;
L_0x600002efa300 .part L_0x600002ef3520, 16, 8;
L_0x600002ef0500 .part L_0x600002ef3520, 16, 8;
L_0x600002ef0d20 .part L_0x600002ef3520, 24, 8;
L_0x600002ef1540 .part L_0x600002ef3520, 24, 8;
L_0x600002ef1d60 .part L_0x600002ef3520, 24, 8;
L_0x600002ef2580 .part L_0x600002ef3520, 24, 8;
L_0x600002ef2c60 .concat8 [ 32 32 32 32], L_0x6000034e15e0, L_0x6000034e1650, L_0x6000034e16c0, L_0x6000034e1730;
L_0x600002ef2d00 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a188;
L_0x600002ef2da0 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a1d0;
L_0x600002ef2e40 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a218;
L_0x600002ef2ee0 .reduce/nor v0x600002dbebe0_0;
L_0x600002ef2f80 .cmp/ne 3, v0x600002dc4990_0, L_0x13009a260;
L_0x600002ef3020 .cmp/ne 3, v0x600002dc4990_0, L_0x13009a2a8;
L_0x600002ef30c0 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a2f0;
L_0x600002ef3160 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a338;
L_0x600002ef3200 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a3c8;
L_0x600002ef32a0 .cmp/ge 16, v0x600002dc4090_0, L_0x13009a380;
L_0x600002ef3340 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x13009a410;
L_0x600002ef33e0 .arith/sum 32, L_0x13009aa88, L_0x13009a458;
L_0x600002ef3480 .cmp/gt 32, L_0x600002ef33e0, L_0x600002ef3340;
S_0x12d68b130 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12d692420;
 .timescale 0 0;
P_0x6000031e3380 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000031e33c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000034e1260 .functor BUFZ 32, v0x600002dcdd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12d688ae0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12d68b130;
 .timescale 0 0;
v0x600002ddc510 .array "delay_stages", 5 0, 31 0;
v0x600002ddc5a0_0 .var/i "i", 31 0;
S_0x12d686490 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12d692420;
 .timescale 0 0;
P_0x6000031e3400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000031e3440 .param/l "col" 1 7 248, +C4<01>;
L_0x6000034e1340 .functor BUFZ 32, v0x600002dcf2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12d683e40 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12d686490;
 .timescale 0 0;
v0x600002ddc630 .array "delay_stages", 3 0, 31 0;
v0x600002ddc6c0_0 .var/i "i", 31 0;
S_0x12d6817f0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12d692420;
 .timescale 0 0;
P_0x6000031e3480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000031e34c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000034e1420 .functor BUFZ 32, v0x600002dc0870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12d67f1a0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12d6817f0;
 .timescale 0 0;
v0x600002ddc750 .array "delay_stages", 1 0, 31 0;
v0x600002ddc7e0_0 .var/i "i", 31 0;
S_0x12d67cb50 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12d692420;
 .timescale 0 0;
P_0x6000031e3500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000031e3540 .param/l "col" 1 7 248, +C4<011>;
L_0x6000034e1500 .functor BUFZ 32, v0x600002dc1dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12d67a500 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x12d67cb50;
 .timescale 0 0;
L_0x6000034e1570 .functor BUFZ 32, L_0x6000034e1500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12d677eb0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa6f00 .param/l "row" 1 7 142, +C4<00>;
v0x600002ddc900_0 .net *"_ivl_1", 7 0, L_0x600002efd9a0;  1 drivers
v0x600002ddc990_0 .net/2u *"_ivl_2", 7 0, L_0x130098448;  1 drivers
S_0x12d675860 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12d677eb0;
 .timescale 0 0;
v0x600002ddc870_0 .var "out_reg", 7 0;
S_0x12d673210 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa6f80 .param/l "row" 1 7 142, +C4<01>;
v0x600002ddcbd0_0 .net *"_ivl_1", 7 0, L_0x600002efdae0;  1 drivers
v0x600002ddcc60_0 .net/2u *"_ivl_2", 7 0, L_0x130098490;  1 drivers
S_0x12d670bc0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12d673210;
 .timescale 0 0;
v0x600002ddca20 .array "delay_stages", 0 0, 7 0;
v0x600002ddcab0_0 .var/i "i", 31 0;
v0x600002ddcb40_0 .var "out_reg", 7 0;
S_0x12d66e570 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa7000 .param/l "row" 1 7 142, +C4<010>;
v0x600002ddcea0_0 .net *"_ivl_1", 7 0, L_0x600002efdc20;  1 drivers
v0x600002ddcf30_0 .net/2u *"_ivl_2", 7 0, L_0x1300984d8;  1 drivers
S_0x12d620760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12d66e570;
 .timescale 0 0;
v0x600002ddccf0 .array "delay_stages", 1 0, 7 0;
v0x600002ddcd80_0 .var/i "i", 31 0;
v0x600002ddce10_0 .var "out_reg", 7 0;
S_0x12d6208d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa7080 .param/l "row" 1 7 142, +C4<011>;
v0x600002ddd170_0 .net *"_ivl_1", 7 0, L_0x600002efdd60;  1 drivers
v0x600002ddd200_0 .net/2u *"_ivl_2", 7 0, L_0x130098520;  1 drivers
S_0x12d60baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12d6208d0;
 .timescale 0 0;
v0x600002ddcfc0 .array "delay_stages", 2 0, 7 0;
v0x600002ddd050_0 .var/i "i", 31 0;
v0x600002ddd0e0_0 .var "out_reg", 7 0;
S_0x12d60bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa6ec0 .param/l "row" 1 7 213, +C4<00>;
S_0x12d619c40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12d60bc10;
 .timescale 0 0;
P_0x600000aa7140 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034ee060 .functor AND 1, v0x600002dbebe0_0, L_0x600002efdf40, C4<1>, C4<1>;
L_0x6000034edf10 .functor AND 1, L_0x600002efe120, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034edf80 .functor OR 1, L_0x600002efe080, L_0x6000034edf10, C4<0>, C4<0>;
L_0x6000034ede30 .functor AND 1, L_0x13009a4a0, L_0x6000034edf80, C4<1>, C4<1>;
L_0x6000034edea0 .functor AND 1, L_0x6000034ede30, L_0x600002efe260, C4<1>, C4<1>;
v0x600002ddddd0_0 .net *"_ivl_0", 2 0, L_0x600002efdea0;  1 drivers
L_0x130098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ddde60_0 .net/2u *"_ivl_11", 2 0, L_0x130098718;  1 drivers
v0x600002dddef0_0 .net *"_ivl_13", 0 0, L_0x600002efe080;  1 drivers
L_0x130098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dddf80_0 .net/2u *"_ivl_15", 2 0, L_0x130098760;  1 drivers
v0x600002dde010_0 .net *"_ivl_17", 0 0, L_0x600002efe120;  1 drivers
v0x600002dde0a0_0 .net *"_ivl_20", 0 0, L_0x6000034edf10;  1 drivers
v0x600002dde130_0 .net *"_ivl_22", 0 0, L_0x6000034edf80;  1 drivers
v0x600002dde1c0_0 .net *"_ivl_24", 0 0, L_0x6000034ede30;  1 drivers
v0x600002dde250_0 .net *"_ivl_25", 31 0, L_0x600002efe1c0;  1 drivers
L_0x1300987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dde2e0_0 .net *"_ivl_28", 15 0, L_0x1300987a8;  1 drivers
L_0x1300987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dde370_0 .net/2u *"_ivl_29", 31 0, L_0x1300987f0;  1 drivers
L_0x130098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dde400_0 .net *"_ivl_3", 0 0, L_0x130098688;  1 drivers
v0x600002dde490_0 .net *"_ivl_31", 0 0, L_0x600002efe260;  1 drivers
L_0x1300986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dde520_0 .net/2u *"_ivl_4", 2 0, L_0x1300986d0;  1 drivers
v0x600002dde5b0_0 .net *"_ivl_6", 0 0, L_0x600002efdf40;  1 drivers
v0x600002dde640_0 .net "do_clear", 0 0, L_0x6000034edea0;  1 drivers
v0x600002dde6d0_0 .net "load_weight", 0 0, L_0x6000034ee060;  1 drivers
v0x600002dde760_0 .net "weight_in", 7 0, L_0x600002efdfe0;  1 drivers
L_0x600002efdea0 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x130098688;
L_0x600002efdf40 .cmp/eq 3, L_0x600002efdea0, L_0x1300986d0;
L_0x600002efe080 .cmp/eq 3, v0x600002dc4990_0, L_0x130098718;
L_0x600002efe120 .cmp/eq 3, v0x600002dc4990_0, L_0x130098760;
L_0x600002efe1c0 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x1300987a8;
L_0x600002efe260 .cmp/eq 32, L_0x600002efe1c0, L_0x1300987f0;
S_0x12d619db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ddd290_0 .net *"_ivl_11", 0 0, L_0x600002efe4e0;  1 drivers
v0x600002ddd320_0 .net *"_ivl_12", 15 0, L_0x600002efe580;  1 drivers
v0x600002ddd3b0_0 .net/s *"_ivl_4", 15 0, L_0x600002efe300;  1 drivers
v0x600002ddd440_0 .net/s *"_ivl_6", 15 0, L_0x600002efe3a0;  1 drivers
v0x600002ddd4d0_0 .net/s "a_signed", 7 0, v0x600002ddd680_0;  1 drivers
v0x600002ddd560_0 .net "act_in", 7 0, L_0x6000034ee220;  alias, 1 drivers
v0x600002ddd5f0_0 .var "act_out", 7 0;
v0x600002ddd680_0 .var "act_reg", 7 0;
v0x600002ddd710_0 .net "clear_acc", 0 0, L_0x6000034edea0;  alias, 1 drivers
v0x600002ddd7a0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002ddd830_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002ddd8c0_0 .net "load_weight", 0 0, L_0x6000034ee060;  alias, 1 drivers
v0x600002ddd950_0 .net/s "product", 15 0, L_0x600002efe440;  1 drivers
v0x600002ddd9e0_0 .net/s "product_ext", 31 0, L_0x600002efe620;  1 drivers
v0x600002ddda70_0 .net "psum_in", 31 0, L_0x130098568;  alias, 1 drivers
v0x600002dddb00_0 .var "psum_out", 31 0;
v0x600002dddb90_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dddc20_0 .net/s "w_signed", 7 0, v0x600002dddd40_0;  1 drivers
v0x600002dddcb0_0 .net "weight_in", 7 0, L_0x600002efdfe0;  alias, 1 drivers
v0x600002dddd40_0 .var "weight_reg", 7 0;
L_0x600002efe300 .extend/s 16, v0x600002ddd680_0;
L_0x600002efe3a0 .extend/s 16, v0x600002dddd40_0;
L_0x600002efe440 .arith/mult 16, L_0x600002efe300, L_0x600002efe3a0;
L_0x600002efe4e0 .part L_0x600002efe440, 15, 1;
LS_0x600002efe580_0_0 .concat [ 1 1 1 1], L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0;
LS_0x600002efe580_0_4 .concat [ 1 1 1 1], L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0;
LS_0x600002efe580_0_8 .concat [ 1 1 1 1], L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0;
LS_0x600002efe580_0_12 .concat [ 1 1 1 1], L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0, L_0x600002efe4e0;
L_0x600002efe580 .concat [ 4 4 4 4], LS_0x600002efe580_0_0, LS_0x600002efe580_0_4, LS_0x600002efe580_0_8, LS_0x600002efe580_0_12;
L_0x600002efe620 .concat [ 16 16 0 0], L_0x600002efe440, L_0x600002efe580;
S_0x12d61c0a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12d60bc10;
 .timescale 0 0;
P_0x600000aa72c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034edc70 .functor AND 1, v0x600002dbebe0_0, L_0x600002efe760, C4<1>, C4<1>;
L_0x6000034edce0 .functor AND 1, L_0x600002efe940, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034edb90 .functor OR 1, L_0x600002efe8a0, L_0x6000034edce0, C4<0>, C4<0>;
L_0x6000034edc00 .functor AND 1, L_0x13009a4a0, L_0x6000034edb90, C4<1>, C4<1>;
L_0x6000034edab0 .functor AND 1, L_0x6000034edc00, L_0x600002efea80, C4<1>, C4<1>;
v0x600002ddf330_0 .net *"_ivl_0", 2 0, L_0x600002efe6c0;  1 drivers
L_0x1300988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002ddf3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300988c8;  1 drivers
v0x600002ddf450_0 .net *"_ivl_13", 0 0, L_0x600002efe8a0;  1 drivers
L_0x130098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ddf4e0_0 .net/2u *"_ivl_15", 2 0, L_0x130098910;  1 drivers
v0x600002ddf570_0 .net *"_ivl_17", 0 0, L_0x600002efe940;  1 drivers
v0x600002ddf600_0 .net *"_ivl_20", 0 0, L_0x6000034edce0;  1 drivers
v0x600002ddf690_0 .net *"_ivl_22", 0 0, L_0x6000034edb90;  1 drivers
v0x600002ddf720_0 .net *"_ivl_24", 0 0, L_0x6000034edc00;  1 drivers
v0x600002ddf7b0_0 .net *"_ivl_25", 31 0, L_0x600002efe9e0;  1 drivers
L_0x130098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ddf840_0 .net *"_ivl_28", 15 0, L_0x130098958;  1 drivers
L_0x1300989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ddf8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300989a0;  1 drivers
L_0x130098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ddf960_0 .net *"_ivl_3", 0 0, L_0x130098838;  1 drivers
v0x600002ddf9f0_0 .net *"_ivl_31", 0 0, L_0x600002efea80;  1 drivers
L_0x130098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002ddfa80_0 .net/2u *"_ivl_4", 2 0, L_0x130098880;  1 drivers
v0x600002ddfb10_0 .net *"_ivl_6", 0 0, L_0x600002efe760;  1 drivers
v0x600002ddfba0_0 .net "do_clear", 0 0, L_0x6000034edab0;  1 drivers
v0x600002ddfc30_0 .net "load_weight", 0 0, L_0x6000034edc70;  1 drivers
v0x600002ddfcc0_0 .net "weight_in", 7 0, L_0x600002efe800;  1 drivers
L_0x600002efe6c0 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x130098838;
L_0x600002efe760 .cmp/eq 3, L_0x600002efe6c0, L_0x130098880;
L_0x600002efe8a0 .cmp/eq 3, v0x600002dc4990_0, L_0x1300988c8;
L_0x600002efe940 .cmp/eq 3, v0x600002dc4990_0, L_0x130098910;
L_0x600002efe9e0 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130098958;
L_0x600002efea80 .cmp/eq 32, L_0x600002efe9e0, L_0x1300989a0;
S_0x12d61c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d61c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e36c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dde7f0_0 .net *"_ivl_11", 0 0, L_0x600002efed00;  1 drivers
v0x600002dde880_0 .net *"_ivl_12", 15 0, L_0x600002efeda0;  1 drivers
v0x600002dde910_0 .net/s *"_ivl_4", 15 0, L_0x600002efeb20;  1 drivers
v0x600002dde9a0_0 .net/s *"_ivl_6", 15 0, L_0x600002efebc0;  1 drivers
v0x600002ddea30_0 .net/s "a_signed", 7 0, v0x600002ddebe0_0;  1 drivers
v0x600002ddeac0_0 .net "act_in", 7 0, v0x600002ddd5f0_0;  alias, 1 drivers
v0x600002ddeb50_0 .var "act_out", 7 0;
v0x600002ddebe0_0 .var "act_reg", 7 0;
v0x600002ddec70_0 .net "clear_acc", 0 0, L_0x6000034edab0;  alias, 1 drivers
v0x600002dded00_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dded90_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002ddee20_0 .net "load_weight", 0 0, L_0x6000034edc70;  alias, 1 drivers
v0x600002ddeeb0_0 .net/s "product", 15 0, L_0x600002efec60;  1 drivers
v0x600002ddef40_0 .net/s "product_ext", 31 0, L_0x600002efee40;  1 drivers
v0x600002ddefd0_0 .net "psum_in", 31 0, L_0x1300985b0;  alias, 1 drivers
v0x600002ddf060_0 .var "psum_out", 31 0;
v0x600002ddf0f0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002ddf180_0 .net/s "w_signed", 7 0, v0x600002ddf2a0_0;  1 drivers
v0x600002ddf210_0 .net "weight_in", 7 0, L_0x600002efe800;  alias, 1 drivers
v0x600002ddf2a0_0 .var "weight_reg", 7 0;
L_0x600002efeb20 .extend/s 16, v0x600002ddebe0_0;
L_0x600002efebc0 .extend/s 16, v0x600002ddf2a0_0;
L_0x600002efec60 .arith/mult 16, L_0x600002efeb20, L_0x600002efebc0;
L_0x600002efed00 .part L_0x600002efec60, 15, 1;
LS_0x600002efeda0_0_0 .concat [ 1 1 1 1], L_0x600002efed00, L_0x600002efed00, L_0x600002efed00, L_0x600002efed00;
LS_0x600002efeda0_0_4 .concat [ 1 1 1 1], L_0x600002efed00, L_0x600002efed00, L_0x600002efed00, L_0x600002efed00;
LS_0x600002efeda0_0_8 .concat [ 1 1 1 1], L_0x600002efed00, L_0x600002efed00, L_0x600002efed00, L_0x600002efed00;
LS_0x600002efeda0_0_12 .concat [ 1 1 1 1], L_0x600002efed00, L_0x600002efed00, L_0x600002efed00, L_0x600002efed00;
L_0x600002efeda0 .concat [ 4 4 4 4], LS_0x600002efeda0_0_0, LS_0x600002efeda0_0_4, LS_0x600002efeda0_0_8, LS_0x600002efeda0_0_12;
L_0x600002efee40 .concat [ 16 16 0 0], L_0x600002efec60, L_0x600002efeda0;
S_0x12d60ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12d60bc10;
 .timescale 0 0;
P_0x600000aa73c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034eeb50 .functor AND 1, v0x600002dbebe0_0, L_0x600002efef80, C4<1>, C4<1>;
L_0x6000034eeae0 .functor AND 1, L_0x600002eff160, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034eea70 .functor OR 1, L_0x600002eff0c0, L_0x6000034eeae0, C4<0>, C4<0>;
L_0x6000034ed500 .functor AND 1, L_0x13009a4a0, L_0x6000034eea70, C4<1>, C4<1>;
L_0x6000034ecf50 .functor AND 1, L_0x6000034ed500, L_0x600002eff2a0, C4<1>, C4<1>;
v0x600002dd0900_0 .net *"_ivl_0", 3 0, L_0x600002efeee0;  1 drivers
L_0x130098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dd0990_0 .net/2u *"_ivl_11", 2 0, L_0x130098a78;  1 drivers
v0x600002dd0a20_0 .net *"_ivl_13", 0 0, L_0x600002eff0c0;  1 drivers
L_0x130098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dd0ab0_0 .net/2u *"_ivl_15", 2 0, L_0x130098ac0;  1 drivers
v0x600002dd0b40_0 .net *"_ivl_17", 0 0, L_0x600002eff160;  1 drivers
v0x600002dd0bd0_0 .net *"_ivl_20", 0 0, L_0x6000034eeae0;  1 drivers
v0x600002dd0c60_0 .net *"_ivl_22", 0 0, L_0x6000034eea70;  1 drivers
v0x600002dd0cf0_0 .net *"_ivl_24", 0 0, L_0x6000034ed500;  1 drivers
v0x600002dd0d80_0 .net *"_ivl_25", 31 0, L_0x600002eff200;  1 drivers
L_0x130098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd0e10_0 .net *"_ivl_28", 15 0, L_0x130098b08;  1 drivers
L_0x130098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd0ea0_0 .net/2u *"_ivl_29", 31 0, L_0x130098b50;  1 drivers
L_0x1300989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dd0f30_0 .net *"_ivl_3", 1 0, L_0x1300989e8;  1 drivers
v0x600002dd0fc0_0 .net *"_ivl_31", 0 0, L_0x600002eff2a0;  1 drivers
L_0x130098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002dd1050_0 .net/2u *"_ivl_4", 3 0, L_0x130098a30;  1 drivers
v0x600002dd10e0_0 .net *"_ivl_6", 0 0, L_0x600002efef80;  1 drivers
v0x600002dd1170_0 .net "do_clear", 0 0, L_0x6000034ecf50;  1 drivers
v0x600002dd1200_0 .net "load_weight", 0 0, L_0x6000034eeb50;  1 drivers
v0x600002dd1290_0 .net "weight_in", 7 0, L_0x600002eff020;  1 drivers
L_0x600002efeee0 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x1300989e8;
L_0x600002efef80 .cmp/eq 4, L_0x600002efeee0, L_0x130098a30;
L_0x600002eff0c0 .cmp/eq 3, v0x600002dc4990_0, L_0x130098a78;
L_0x600002eff160 .cmp/eq 3, v0x600002dc4990_0, L_0x130098ac0;
L_0x600002eff200 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130098b08;
L_0x600002eff2a0 .cmp/eq 32, L_0x600002eff200, L_0x130098b50;
S_0x12d6100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d60ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ddfd50_0 .net *"_ivl_11", 0 0, L_0x600002eff520;  1 drivers
v0x600002ddfde0_0 .net *"_ivl_12", 15 0, L_0x600002eff5c0;  1 drivers
v0x600002ddfe70_0 .net/s *"_ivl_4", 15 0, L_0x600002eff340;  1 drivers
v0x600002ddff00_0 .net/s *"_ivl_6", 15 0, L_0x600002eff3e0;  1 drivers
v0x600002dd0000_0 .net/s "a_signed", 7 0, v0x600002dd01b0_0;  1 drivers
v0x600002dd0090_0 .net "act_in", 7 0, v0x600002ddeb50_0;  alias, 1 drivers
v0x600002dd0120_0 .var "act_out", 7 0;
v0x600002dd01b0_0 .var "act_reg", 7 0;
v0x600002dd0240_0 .net "clear_acc", 0 0, L_0x6000034ecf50;  alias, 1 drivers
v0x600002dd02d0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dd0360_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dd03f0_0 .net "load_weight", 0 0, L_0x6000034eeb50;  alias, 1 drivers
v0x600002dd0480_0 .net/s "product", 15 0, L_0x600002eff480;  1 drivers
v0x600002dd0510_0 .net/s "product_ext", 31 0, L_0x600002eff660;  1 drivers
v0x600002dd05a0_0 .net "psum_in", 31 0, L_0x1300985f8;  alias, 1 drivers
v0x600002dd0630_0 .var "psum_out", 31 0;
v0x600002dd06c0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dd0750_0 .net/s "w_signed", 7 0, v0x600002dd0870_0;  1 drivers
v0x600002dd07e0_0 .net "weight_in", 7 0, L_0x600002eff020;  alias, 1 drivers
v0x600002dd0870_0 .var "weight_reg", 7 0;
L_0x600002eff340 .extend/s 16, v0x600002dd01b0_0;
L_0x600002eff3e0 .extend/s 16, v0x600002dd0870_0;
L_0x600002eff480 .arith/mult 16, L_0x600002eff340, L_0x600002eff3e0;
L_0x600002eff520 .part L_0x600002eff480, 15, 1;
LS_0x600002eff5c0_0_0 .concat [ 1 1 1 1], L_0x600002eff520, L_0x600002eff520, L_0x600002eff520, L_0x600002eff520;
LS_0x600002eff5c0_0_4 .concat [ 1 1 1 1], L_0x600002eff520, L_0x600002eff520, L_0x600002eff520, L_0x600002eff520;
LS_0x600002eff5c0_0_8 .concat [ 1 1 1 1], L_0x600002eff520, L_0x600002eff520, L_0x600002eff520, L_0x600002eff520;
LS_0x600002eff5c0_0_12 .concat [ 1 1 1 1], L_0x600002eff520, L_0x600002eff520, L_0x600002eff520, L_0x600002eff520;
L_0x600002eff5c0 .concat [ 4 4 4 4], LS_0x600002eff5c0_0_0, LS_0x600002eff5c0_0_4, LS_0x600002eff5c0_0_8, LS_0x600002eff5c0_0_12;
L_0x600002eff660 .concat [ 16 16 0 0], L_0x600002eff480, L_0x600002eff5c0;
S_0x12d604b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12d60bc10;
 .timescale 0 0;
P_0x600000aa7280 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034ec230 .functor AND 1, v0x600002dbebe0_0, L_0x600002eff7a0, C4<1>, C4<1>;
L_0x6000034ed0a0 .functor AND 1, L_0x600002eff980, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034ed030 .functor OR 1, L_0x600002eff8e0, L_0x6000034ed0a0, C4<0>, C4<0>;
L_0x6000034ecfc0 .functor AND 1, L_0x13009a4a0, L_0x6000034ed030, C4<1>, C4<1>;
L_0x6000034ed420 .functor AND 1, L_0x6000034ecfc0, L_0x600002effac0, C4<1>, C4<1>;
v0x600002dd1e60_0 .net *"_ivl_0", 3 0, L_0x600002eff700;  1 drivers
L_0x130098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dd1ef0_0 .net/2u *"_ivl_11", 2 0, L_0x130098c28;  1 drivers
v0x600002dd1f80_0 .net *"_ivl_13", 0 0, L_0x600002eff8e0;  1 drivers
L_0x130098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dd2010_0 .net/2u *"_ivl_15", 2 0, L_0x130098c70;  1 drivers
v0x600002dd20a0_0 .net *"_ivl_17", 0 0, L_0x600002eff980;  1 drivers
v0x600002dd2130_0 .net *"_ivl_20", 0 0, L_0x6000034ed0a0;  1 drivers
v0x600002dd21c0_0 .net *"_ivl_22", 0 0, L_0x6000034ed030;  1 drivers
v0x600002dd2250_0 .net *"_ivl_24", 0 0, L_0x6000034ecfc0;  1 drivers
v0x600002dd22e0_0 .net *"_ivl_25", 31 0, L_0x600002effa20;  1 drivers
L_0x130098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd2370_0 .net *"_ivl_28", 15 0, L_0x130098cb8;  1 drivers
L_0x130098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd2400_0 .net/2u *"_ivl_29", 31 0, L_0x130098d00;  1 drivers
L_0x130098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dd2490_0 .net *"_ivl_3", 1 0, L_0x130098b98;  1 drivers
v0x600002dd2520_0 .net *"_ivl_31", 0 0, L_0x600002effac0;  1 drivers
L_0x130098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002dd25b0_0 .net/2u *"_ivl_4", 3 0, L_0x130098be0;  1 drivers
v0x600002dd2640_0 .net *"_ivl_6", 0 0, L_0x600002eff7a0;  1 drivers
v0x600002dd26d0_0 .net "do_clear", 0 0, L_0x6000034ed420;  1 drivers
v0x600002dd2760_0 .net "load_weight", 0 0, L_0x6000034ec230;  1 drivers
v0x600002dd27f0_0 .net "weight_in", 7 0, L_0x600002eff840;  1 drivers
L_0x600002eff700 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x130098b98;
L_0x600002eff7a0 .cmp/eq 4, L_0x600002eff700, L_0x130098be0;
L_0x600002eff8e0 .cmp/eq 3, v0x600002dc4990_0, L_0x130098c28;
L_0x600002eff980 .cmp/eq 3, v0x600002dc4990_0, L_0x130098c70;
L_0x600002effa20 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130098cb8;
L_0x600002effac0 .cmp/eq 32, L_0x600002effa20, L_0x130098d00;
S_0x12d604c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d604b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e38c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dd1320_0 .net *"_ivl_11", 0 0, L_0x600002effd40;  1 drivers
v0x600002dd13b0_0 .net *"_ivl_12", 15 0, L_0x600002effde0;  1 drivers
v0x600002dd1440_0 .net/s *"_ivl_4", 15 0, L_0x600002effb60;  1 drivers
v0x600002dd14d0_0 .net/s *"_ivl_6", 15 0, L_0x600002effc00;  1 drivers
v0x600002dd1560_0 .net/s "a_signed", 7 0, v0x600002dd1710_0;  1 drivers
v0x600002dd15f0_0 .net "act_in", 7 0, v0x600002dd0120_0;  alias, 1 drivers
v0x600002dd1680_0 .var "act_out", 7 0;
v0x600002dd1710_0 .var "act_reg", 7 0;
v0x600002dd17a0_0 .net "clear_acc", 0 0, L_0x6000034ed420;  alias, 1 drivers
v0x600002dd1830_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dd18c0_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dd1950_0 .net "load_weight", 0 0, L_0x6000034ec230;  alias, 1 drivers
v0x600002dd19e0_0 .net/s "product", 15 0, L_0x600002effca0;  1 drivers
v0x600002dd1a70_0 .net/s "product_ext", 31 0, L_0x600002effe80;  1 drivers
v0x600002dd1b00_0 .net "psum_in", 31 0, L_0x130098640;  alias, 1 drivers
v0x600002dd1b90_0 .var "psum_out", 31 0;
v0x600002dd1c20_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dd1cb0_0 .net/s "w_signed", 7 0, v0x600002dd1dd0_0;  1 drivers
v0x600002dd1d40_0 .net "weight_in", 7 0, L_0x600002eff840;  alias, 1 drivers
v0x600002dd1dd0_0 .var "weight_reg", 7 0;
L_0x600002effb60 .extend/s 16, v0x600002dd1710_0;
L_0x600002effc00 .extend/s 16, v0x600002dd1dd0_0;
L_0x600002effca0 .arith/mult 16, L_0x600002effb60, L_0x600002effc00;
L_0x600002effd40 .part L_0x600002effca0, 15, 1;
LS_0x600002effde0_0_0 .concat [ 1 1 1 1], L_0x600002effd40, L_0x600002effd40, L_0x600002effd40, L_0x600002effd40;
LS_0x600002effde0_0_4 .concat [ 1 1 1 1], L_0x600002effd40, L_0x600002effd40, L_0x600002effd40, L_0x600002effd40;
LS_0x600002effde0_0_8 .concat [ 1 1 1 1], L_0x600002effd40, L_0x600002effd40, L_0x600002effd40, L_0x600002effd40;
LS_0x600002effde0_0_12 .concat [ 1 1 1 1], L_0x600002effd40, L_0x600002effd40, L_0x600002effd40, L_0x600002effd40;
L_0x600002effde0 .concat [ 4 4 4 4], LS_0x600002effde0_0_0, LS_0x600002effde0_0_4, LS_0x600002effde0_0_8, LS_0x600002effde0_0_12;
L_0x600002effe80 .concat [ 16 16 0 0], L_0x600002effca0, L_0x600002effde0;
S_0x12d616100 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa7580 .param/l "row" 1 7 213, +C4<01>;
S_0x12d616270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12d616100;
 .timescale 0 0;
P_0x600000aa7600 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034ef560 .functor AND 1, v0x600002dbebe0_0, L_0x600002efbb60, C4<1>, C4<1>;
L_0x6000034ef640 .functor AND 1, L_0x600002efbe80, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034ef6b0 .functor OR 1, L_0x600002efb7a0, L_0x6000034ef640, C4<0>, C4<0>;
L_0x6000034ef720 .functor AND 1, L_0x13009a4a0, L_0x6000034ef6b0, C4<1>, C4<1>;
L_0x6000034ef790 .functor AND 1, L_0x6000034ef720, L_0x600002efbd40, C4<1>, C4<1>;
v0x600002dd33c0_0 .net *"_ivl_0", 2 0, L_0x600002efff20;  1 drivers
L_0x130098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dd3450_0 .net/2u *"_ivl_11", 2 0, L_0x130098dd8;  1 drivers
v0x600002dd34e0_0 .net *"_ivl_13", 0 0, L_0x600002efb7a0;  1 drivers
L_0x130098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dd3570_0 .net/2u *"_ivl_15", 2 0, L_0x130098e20;  1 drivers
v0x600002dd3600_0 .net *"_ivl_17", 0 0, L_0x600002efbe80;  1 drivers
v0x600002dd3690_0 .net *"_ivl_20", 0 0, L_0x6000034ef640;  1 drivers
v0x600002dd3720_0 .net *"_ivl_22", 0 0, L_0x6000034ef6b0;  1 drivers
v0x600002dd37b0_0 .net *"_ivl_24", 0 0, L_0x6000034ef720;  1 drivers
v0x600002dd3840_0 .net *"_ivl_25", 31 0, L_0x600002efb660;  1 drivers
L_0x130098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd38d0_0 .net *"_ivl_28", 15 0, L_0x130098e68;  1 drivers
L_0x130098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd3960_0 .net/2u *"_ivl_29", 31 0, L_0x130098eb0;  1 drivers
L_0x130098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dd39f0_0 .net *"_ivl_3", 0 0, L_0x130098d48;  1 drivers
v0x600002dd3a80_0 .net *"_ivl_31", 0 0, L_0x600002efbd40;  1 drivers
L_0x130098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dd3b10_0 .net/2u *"_ivl_4", 2 0, L_0x130098d90;  1 drivers
v0x600002dd3ba0_0 .net *"_ivl_6", 0 0, L_0x600002efbb60;  1 drivers
v0x600002dd3c30_0 .net "do_clear", 0 0, L_0x6000034ef790;  1 drivers
v0x600002dd3cc0_0 .net "load_weight", 0 0, L_0x6000034ef560;  1 drivers
v0x600002dd3d50_0 .net "weight_in", 7 0, L_0x600002efba20;  1 drivers
L_0x600002efff20 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x130098d48;
L_0x600002efbb60 .cmp/eq 3, L_0x600002efff20, L_0x130098d90;
L_0x600002efb7a0 .cmp/eq 3, v0x600002dc4990_0, L_0x130098dd8;
L_0x600002efbe80 .cmp/eq 3, v0x600002dc4990_0, L_0x130098e20;
L_0x600002efb660 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130098e68;
L_0x600002efbd40 .cmp/eq 32, L_0x600002efb660, L_0x130098eb0;
S_0x12d698ee0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dd2880_0 .net *"_ivl_11", 0 0, L_0x600002efbac0;  1 drivers
v0x600002dd2910_0 .net *"_ivl_12", 15 0, L_0x600002efb2a0;  1 drivers
v0x600002dd29a0_0 .net/s *"_ivl_4", 15 0, L_0x600002efb520;  1 drivers
v0x600002dd2a30_0 .net/s *"_ivl_6", 15 0, L_0x600002efbc00;  1 drivers
v0x600002dd2ac0_0 .net/s "a_signed", 7 0, v0x600002dd2c70_0;  1 drivers
v0x600002dd2b50_0 .net "act_in", 7 0, L_0x6000034ee0d0;  alias, 1 drivers
v0x600002dd2be0_0 .var "act_out", 7 0;
v0x600002dd2c70_0 .var "act_reg", 7 0;
v0x600002dd2d00_0 .net "clear_acc", 0 0, L_0x6000034ef790;  alias, 1 drivers
v0x600002dd2d90_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dd2e20_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dd2eb0_0 .net "load_weight", 0 0, L_0x6000034ef560;  alias, 1 drivers
v0x600002dd2f40_0 .net/s "product", 15 0, L_0x600002efb200;  1 drivers
v0x600002dd2fd0_0 .net/s "product_ext", 31 0, L_0x600002efb980;  1 drivers
v0x600002dd3060_0 .net "psum_in", 31 0, v0x600002dddb00_0;  alias, 1 drivers
v0x600002dd30f0_0 .var "psum_out", 31 0;
v0x600002dd3180_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dd3210_0 .net/s "w_signed", 7 0, v0x600002dd3330_0;  1 drivers
v0x600002dd32a0_0 .net "weight_in", 7 0, L_0x600002efba20;  alias, 1 drivers
v0x600002dd3330_0 .var "weight_reg", 7 0;
L_0x600002efb520 .extend/s 16, v0x600002dd2c70_0;
L_0x600002efbc00 .extend/s 16, v0x600002dd3330_0;
L_0x600002efb200 .arith/mult 16, L_0x600002efb520, L_0x600002efbc00;
L_0x600002efbac0 .part L_0x600002efb200, 15, 1;
LS_0x600002efb2a0_0_0 .concat [ 1 1 1 1], L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0;
LS_0x600002efb2a0_0_4 .concat [ 1 1 1 1], L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0;
LS_0x600002efb2a0_0_8 .concat [ 1 1 1 1], L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0;
LS_0x600002efb2a0_0_12 .concat [ 1 1 1 1], L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0, L_0x600002efbac0;
L_0x600002efb2a0 .concat [ 4 4 4 4], LS_0x600002efb2a0_0_0, LS_0x600002efb2a0_0_4, LS_0x600002efb2a0_0_8, LS_0x600002efb2a0_0_12;
L_0x600002efb980 .concat [ 16 16 0 0], L_0x600002efb200, L_0x600002efb2a0;
S_0x12d699050 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12d616100;
 .timescale 0 0;
P_0x600000aa7240 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034ef8e0 .functor AND 1, v0x600002dbebe0_0, L_0x600002efb840, C4<1>, C4<1>;
L_0x6000034ef950 .functor AND 1, L_0x600002efb480, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034ef9c0 .functor OR 1, L_0x600002efb700, L_0x6000034ef950, C4<0>, C4<0>;
L_0x6000034efa30 .functor AND 1, L_0x13009a4a0, L_0x6000034ef9c0, C4<1>, C4<1>;
L_0x6000034efaa0 .functor AND 1, L_0x6000034efa30, L_0x600002efb0c0, C4<1>, C4<1>;
v0x600002dd4990_0 .net *"_ivl_0", 2 0, L_0x600002efb340;  1 drivers
L_0x130098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dd4a20_0 .net/2u *"_ivl_11", 2 0, L_0x130098f88;  1 drivers
v0x600002dd4ab0_0 .net *"_ivl_13", 0 0, L_0x600002efb700;  1 drivers
L_0x130098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dd4b40_0 .net/2u *"_ivl_15", 2 0, L_0x130098fd0;  1 drivers
v0x600002dd4bd0_0 .net *"_ivl_17", 0 0, L_0x600002efb480;  1 drivers
v0x600002dd4c60_0 .net *"_ivl_20", 0 0, L_0x6000034ef950;  1 drivers
v0x600002dd4cf0_0 .net *"_ivl_22", 0 0, L_0x6000034ef9c0;  1 drivers
v0x600002dd4d80_0 .net *"_ivl_24", 0 0, L_0x6000034efa30;  1 drivers
v0x600002dd4e10_0 .net *"_ivl_25", 31 0, L_0x600002efb5c0;  1 drivers
L_0x130099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd4ea0_0 .net *"_ivl_28", 15 0, L_0x130099018;  1 drivers
L_0x130099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd4f30_0 .net/2u *"_ivl_29", 31 0, L_0x130099060;  1 drivers
L_0x130098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dd4fc0_0 .net *"_ivl_3", 0 0, L_0x130098ef8;  1 drivers
v0x600002dd5050_0 .net *"_ivl_31", 0 0, L_0x600002efb0c0;  1 drivers
L_0x130098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002dd50e0_0 .net/2u *"_ivl_4", 2 0, L_0x130098f40;  1 drivers
v0x600002dd5170_0 .net *"_ivl_6", 0 0, L_0x600002efb840;  1 drivers
v0x600002dd5200_0 .net "do_clear", 0 0, L_0x6000034efaa0;  1 drivers
v0x600002dd5290_0 .net "load_weight", 0 0, L_0x6000034ef8e0;  1 drivers
v0x600002dd5320_0 .net "weight_in", 7 0, L_0x600002efb3e0;  1 drivers
L_0x600002efb340 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x130098ef8;
L_0x600002efb840 .cmp/eq 3, L_0x600002efb340, L_0x130098f40;
L_0x600002efb700 .cmp/eq 3, v0x600002dc4990_0, L_0x130098f88;
L_0x600002efb480 .cmp/eq 3, v0x600002dc4990_0, L_0x130098fd0;
L_0x600002efb5c0 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099018;
L_0x600002efb0c0 .cmp/eq 32, L_0x600002efb5c0, L_0x130099060;
S_0x12d693520 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d699050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e39c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dd3de0_0 .net *"_ivl_11", 0 0, L_0x600002efae40;  1 drivers
v0x600002dd3e70_0 .net *"_ivl_12", 15 0, L_0x600002efaee0;  1 drivers
v0x600002dd3f00_0 .net/s *"_ivl_4", 15 0, L_0x600002efb160;  1 drivers
v0x600002dd4000_0 .net/s *"_ivl_6", 15 0, L_0x600002efaf80;  1 drivers
v0x600002dd4090_0 .net/s "a_signed", 7 0, v0x600002dd4240_0;  1 drivers
v0x600002dd4120_0 .net "act_in", 7 0, v0x600002dd2be0_0;  alias, 1 drivers
v0x600002dd41b0_0 .var "act_out", 7 0;
v0x600002dd4240_0 .var "act_reg", 7 0;
v0x600002dd42d0_0 .net "clear_acc", 0 0, L_0x6000034efaa0;  alias, 1 drivers
v0x600002dd4360_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dd43f0_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dd4480_0 .net "load_weight", 0 0, L_0x6000034ef8e0;  alias, 1 drivers
v0x600002dd4510_0 .net/s "product", 15 0, L_0x600002efb020;  1 drivers
v0x600002dd45a0_0 .net/s "product_ext", 31 0, L_0x600002efad00;  1 drivers
v0x600002dd4630_0 .net "psum_in", 31 0, v0x600002ddf060_0;  alias, 1 drivers
v0x600002dd46c0_0 .var "psum_out", 31 0;
v0x600002dd4750_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dd47e0_0 .net/s "w_signed", 7 0, v0x600002dd4900_0;  1 drivers
v0x600002dd4870_0 .net "weight_in", 7 0, L_0x600002efb3e0;  alias, 1 drivers
v0x600002dd4900_0 .var "weight_reg", 7 0;
L_0x600002efb160 .extend/s 16, v0x600002dd4240_0;
L_0x600002efaf80 .extend/s 16, v0x600002dd4900_0;
L_0x600002efb020 .arith/mult 16, L_0x600002efb160, L_0x600002efaf80;
L_0x600002efae40 .part L_0x600002efb020, 15, 1;
LS_0x600002efaee0_0_0 .concat [ 1 1 1 1], L_0x600002efae40, L_0x600002efae40, L_0x600002efae40, L_0x600002efae40;
LS_0x600002efaee0_0_4 .concat [ 1 1 1 1], L_0x600002efae40, L_0x600002efae40, L_0x600002efae40, L_0x600002efae40;
LS_0x600002efaee0_0_8 .concat [ 1 1 1 1], L_0x600002efae40, L_0x600002efae40, L_0x600002efae40, L_0x600002efae40;
LS_0x600002efaee0_0_12 .concat [ 1 1 1 1], L_0x600002efae40, L_0x600002efae40, L_0x600002efae40, L_0x600002efae40;
L_0x600002efaee0 .concat [ 4 4 4 4], LS_0x600002efaee0_0_0, LS_0x600002efaee0_0_4, LS_0x600002efaee0_0_8, LS_0x600002efaee0_0_12;
L_0x600002efad00 .concat [ 16 16 0 0], L_0x600002efb020, L_0x600002efaee0;
S_0x12d693690 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12d616100;
 .timescale 0 0;
P_0x600000aa77c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034efbf0 .functor AND 1, v0x600002dbebe0_0, L_0x600002efabc0, C4<1>, C4<1>;
L_0x6000034ef5d0 .functor AND 1, L_0x600002efab20, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034efc60 .functor OR 1, L_0x600002efaa80, L_0x6000034ef5d0, C4<0>, C4<0>;
L_0x6000034efcd0 .functor AND 1, L_0x13009a4a0, L_0x6000034efc60, C4<1>, C4<1>;
L_0x6000034efd40 .functor AND 1, L_0x6000034efcd0, L_0x600002efa9e0, C4<1>, C4<1>;
v0x600002dd5ef0_0 .net *"_ivl_0", 3 0, L_0x600002efada0;  1 drivers
L_0x130099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dd5f80_0 .net/2u *"_ivl_11", 2 0, L_0x130099138;  1 drivers
v0x600002dd6010_0 .net *"_ivl_13", 0 0, L_0x600002efaa80;  1 drivers
L_0x130099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dd60a0_0 .net/2u *"_ivl_15", 2 0, L_0x130099180;  1 drivers
v0x600002dd6130_0 .net *"_ivl_17", 0 0, L_0x600002efab20;  1 drivers
v0x600002dd61c0_0 .net *"_ivl_20", 0 0, L_0x6000034ef5d0;  1 drivers
v0x600002dd6250_0 .net *"_ivl_22", 0 0, L_0x6000034efc60;  1 drivers
v0x600002dd62e0_0 .net *"_ivl_24", 0 0, L_0x6000034efcd0;  1 drivers
v0x600002dd6370_0 .net *"_ivl_25", 31 0, L_0x600002efa940;  1 drivers
L_0x1300991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd6400_0 .net *"_ivl_28", 15 0, L_0x1300991c8;  1 drivers
L_0x130099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd6490_0 .net/2u *"_ivl_29", 31 0, L_0x130099210;  1 drivers
L_0x1300990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dd6520_0 .net *"_ivl_3", 1 0, L_0x1300990a8;  1 drivers
v0x600002dd65b0_0 .net *"_ivl_31", 0 0, L_0x600002efa9e0;  1 drivers
L_0x1300990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002dd6640_0 .net/2u *"_ivl_4", 3 0, L_0x1300990f0;  1 drivers
v0x600002dd66d0_0 .net *"_ivl_6", 0 0, L_0x600002efabc0;  1 drivers
v0x600002dd6760_0 .net "do_clear", 0 0, L_0x6000034efd40;  1 drivers
v0x600002dd67f0_0 .net "load_weight", 0 0, L_0x6000034efbf0;  1 drivers
v0x600002dd6880_0 .net "weight_in", 7 0, L_0x600002efac60;  1 drivers
L_0x600002efada0 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x1300990a8;
L_0x600002efabc0 .cmp/eq 4, L_0x600002efada0, L_0x1300990f0;
L_0x600002efaa80 .cmp/eq 3, v0x600002dc4990_0, L_0x130099138;
L_0x600002efab20 .cmp/eq 3, v0x600002dc4990_0, L_0x130099180;
L_0x600002efa940 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x1300991c8;
L_0x600002efa9e0 .cmp/eq 32, L_0x600002efa940, L_0x130099210;
S_0x12d690ed0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d693690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dd53b0_0 .net *"_ivl_11", 0 0, L_0x600002efa1c0;  1 drivers
v0x600002dd5440_0 .net *"_ivl_12", 15 0, L_0x600002ef9fe0;  1 drivers
v0x600002dd54d0_0 .net/s *"_ivl_4", 15 0, L_0x600002efa620;  1 drivers
v0x600002dd5560_0 .net/s *"_ivl_6", 15 0, L_0x600002efa6c0;  1 drivers
v0x600002dd55f0_0 .net/s "a_signed", 7 0, v0x600002dd57a0_0;  1 drivers
v0x600002dd5680_0 .net "act_in", 7 0, v0x600002dd41b0_0;  alias, 1 drivers
v0x600002dd5710_0 .var "act_out", 7 0;
v0x600002dd57a0_0 .var "act_reg", 7 0;
v0x600002dd5830_0 .net "clear_acc", 0 0, L_0x6000034efd40;  alias, 1 drivers
v0x600002dd58c0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dd5950_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dd59e0_0 .net "load_weight", 0 0, L_0x6000034efbf0;  alias, 1 drivers
v0x600002dd5a70_0 .net/s "product", 15 0, L_0x600002efa120;  1 drivers
v0x600002dd5b00_0 .net/s "product_ext", 31 0, L_0x600002efa080;  1 drivers
v0x600002dd5b90_0 .net "psum_in", 31 0, v0x600002dd0630_0;  alias, 1 drivers
v0x600002dd5c20_0 .var "psum_out", 31 0;
v0x600002dd5cb0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dd5d40_0 .net/s "w_signed", 7 0, v0x600002dd5e60_0;  1 drivers
v0x600002dd5dd0_0 .net "weight_in", 7 0, L_0x600002efac60;  alias, 1 drivers
v0x600002dd5e60_0 .var "weight_reg", 7 0;
L_0x600002efa620 .extend/s 16, v0x600002dd57a0_0;
L_0x600002efa6c0 .extend/s 16, v0x600002dd5e60_0;
L_0x600002efa120 .arith/mult 16, L_0x600002efa620, L_0x600002efa6c0;
L_0x600002efa1c0 .part L_0x600002efa120, 15, 1;
LS_0x600002ef9fe0_0_0 .concat [ 1 1 1 1], L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0;
LS_0x600002ef9fe0_0_4 .concat [ 1 1 1 1], L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0;
LS_0x600002ef9fe0_0_8 .concat [ 1 1 1 1], L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0;
LS_0x600002ef9fe0_0_12 .concat [ 1 1 1 1], L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0, L_0x600002efa1c0;
L_0x600002ef9fe0 .concat [ 4 4 4 4], LS_0x600002ef9fe0_0_0, LS_0x600002ef9fe0_0_4, LS_0x600002ef9fe0_0_8, LS_0x600002ef9fe0_0_12;
L_0x600002efa080 .concat [ 16 16 0 0], L_0x600002efa120, L_0x600002ef9fe0;
S_0x12d691040 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12d616100;
 .timescale 0 0;
P_0x600000aa78c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034efe90 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef9f40, C4<1>, C4<1>;
L_0x6000034eff00 .functor AND 1, L_0x600002ef9c20, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034eff70 .functor OR 1, L_0x600002ef9e00, L_0x6000034eff00, C4<0>, C4<0>;
L_0x6000034ebdb0 .functor AND 1, L_0x13009a4a0, L_0x6000034eff70, C4<1>, C4<1>;
L_0x6000034eb950 .functor AND 1, L_0x6000034ebdb0, L_0x600002ef9ae0, C4<1>, C4<1>;
v0x600002dd7450_0 .net *"_ivl_0", 3 0, L_0x600002ef9ea0;  1 drivers
L_0x1300992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dd74e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300992e8;  1 drivers
v0x600002dd7570_0 .net *"_ivl_13", 0 0, L_0x600002ef9e00;  1 drivers
L_0x130099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dd7600_0 .net/2u *"_ivl_15", 2 0, L_0x130099330;  1 drivers
v0x600002dd7690_0 .net *"_ivl_17", 0 0, L_0x600002ef9c20;  1 drivers
v0x600002dd7720_0 .net *"_ivl_20", 0 0, L_0x6000034eff00;  1 drivers
v0x600002dd77b0_0 .net *"_ivl_22", 0 0, L_0x6000034eff70;  1 drivers
v0x600002dd7840_0 .net *"_ivl_24", 0 0, L_0x6000034ebdb0;  1 drivers
v0x600002dd78d0_0 .net *"_ivl_25", 31 0, L_0x600002ef9cc0;  1 drivers
L_0x130099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd7960_0 .net *"_ivl_28", 15 0, L_0x130099378;  1 drivers
L_0x1300993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dd79f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300993c0;  1 drivers
L_0x130099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dd7a80_0 .net *"_ivl_3", 1 0, L_0x130099258;  1 drivers
v0x600002dd7b10_0 .net *"_ivl_31", 0 0, L_0x600002ef9ae0;  1 drivers
L_0x1300992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002dd7ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1300992a0;  1 drivers
v0x600002dd7c30_0 .net *"_ivl_6", 0 0, L_0x600002ef9f40;  1 drivers
v0x600002dd7cc0_0 .net "do_clear", 0 0, L_0x6000034eb950;  1 drivers
v0x600002dd7d50_0 .net "load_weight", 0 0, L_0x6000034efe90;  1 drivers
v0x600002dd7de0_0 .net "weight_in", 7 0, L_0x600002ef9d60;  1 drivers
L_0x600002ef9ea0 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x130099258;
L_0x600002ef9f40 .cmp/eq 4, L_0x600002ef9ea0, L_0x1300992a0;
L_0x600002ef9e00 .cmp/eq 3, v0x600002dc4990_0, L_0x1300992e8;
L_0x600002ef9c20 .cmp/eq 3, v0x600002dc4990_0, L_0x130099330;
L_0x600002ef9cc0 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099378;
L_0x600002ef9ae0 .cmp/eq 32, L_0x600002ef9cc0, L_0x1300993c0;
S_0x12d68e880 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d691040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e37c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dd6910_0 .net *"_ivl_11", 0 0, L_0x600002ef9860;  1 drivers
v0x600002dd69a0_0 .net *"_ivl_12", 15 0, L_0x600002ef9900;  1 drivers
v0x600002dd6a30_0 .net/s *"_ivl_4", 15 0, L_0x600002ef9b80;  1 drivers
v0x600002dd6ac0_0 .net/s *"_ivl_6", 15 0, L_0x600002ef99a0;  1 drivers
v0x600002dd6b50_0 .net/s "a_signed", 7 0, v0x600002dd6d00_0;  1 drivers
v0x600002dd6be0_0 .net "act_in", 7 0, v0x600002dd5710_0;  alias, 1 drivers
v0x600002dd6c70_0 .var "act_out", 7 0;
v0x600002dd6d00_0 .var "act_reg", 7 0;
v0x600002dd6d90_0 .net "clear_acc", 0 0, L_0x6000034eb950;  alias, 1 drivers
v0x600002dd6e20_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dd6eb0_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dd6f40_0 .net "load_weight", 0 0, L_0x6000034efe90;  alias, 1 drivers
v0x600002dd6fd0_0 .net/s "product", 15 0, L_0x600002ef9a40;  1 drivers
v0x600002dd7060_0 .net/s "product_ext", 31 0, L_0x600002ef9720;  1 drivers
v0x600002dd70f0_0 .net "psum_in", 31 0, v0x600002dd1b90_0;  alias, 1 drivers
v0x600002dd7180_0 .var "psum_out", 31 0;
v0x600002dd7210_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dd72a0_0 .net/s "w_signed", 7 0, v0x600002dd73c0_0;  1 drivers
v0x600002dd7330_0 .net "weight_in", 7 0, L_0x600002ef9d60;  alias, 1 drivers
v0x600002dd73c0_0 .var "weight_reg", 7 0;
L_0x600002ef9b80 .extend/s 16, v0x600002dd6d00_0;
L_0x600002ef99a0 .extend/s 16, v0x600002dd73c0_0;
L_0x600002ef9a40 .arith/mult 16, L_0x600002ef9b80, L_0x600002ef99a0;
L_0x600002ef9860 .part L_0x600002ef9a40, 15, 1;
LS_0x600002ef9900_0_0 .concat [ 1 1 1 1], L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860;
LS_0x600002ef9900_0_4 .concat [ 1 1 1 1], L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860;
LS_0x600002ef9900_0_8 .concat [ 1 1 1 1], L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860;
LS_0x600002ef9900_0_12 .concat [ 1 1 1 1], L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860, L_0x600002ef9860;
L_0x600002ef9900 .concat [ 4 4 4 4], LS_0x600002ef9900_0_0, LS_0x600002ef9900_0_4, LS_0x600002ef9900_0_8, LS_0x600002ef9900_0_12;
L_0x600002ef9720 .concat [ 16 16 0 0], L_0x600002ef9a40, L_0x600002ef9900;
S_0x12d68e9f0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa79c0 .param/l "row" 1 7 213, +C4<010>;
S_0x12d68c230 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12d68e9f0;
 .timescale 0 0;
P_0x600000aa7a40 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034eac30 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef95e0, C4<1>, C4<1>;
L_0x6000034ea7d0 .functor AND 1, L_0x600002ef9540, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034ea370 .functor OR 1, L_0x600002ef94a0, L_0x6000034ea7d0, C4<0>, C4<0>;
L_0x6000034e9f10 .functor AND 1, L_0x13009a4a0, L_0x6000034ea370, C4<1>, C4<1>;
L_0x6000034e9ab0 .functor AND 1, L_0x6000034e9f10, L_0x600002ef9400, C4<1>, C4<1>;
v0x600002dc8a20_0 .net *"_ivl_0", 2 0, L_0x600002ef97c0;  1 drivers
L_0x130099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dc8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x130099498;  1 drivers
v0x600002dc8b40_0 .net *"_ivl_13", 0 0, L_0x600002ef94a0;  1 drivers
L_0x1300994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dc8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300994e0;  1 drivers
v0x600002dc8c60_0 .net *"_ivl_17", 0 0, L_0x600002ef9540;  1 drivers
v0x600002dc8cf0_0 .net *"_ivl_20", 0 0, L_0x6000034ea7d0;  1 drivers
v0x600002dc8d80_0 .net *"_ivl_22", 0 0, L_0x6000034ea370;  1 drivers
v0x600002dc8e10_0 .net *"_ivl_24", 0 0, L_0x6000034e9f10;  1 drivers
v0x600002dc8ea0_0 .net *"_ivl_25", 31 0, L_0x600002ef9360;  1 drivers
L_0x130099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc8f30_0 .net *"_ivl_28", 15 0, L_0x130099528;  1 drivers
L_0x130099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x130099570;  1 drivers
L_0x130099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dc9050_0 .net *"_ivl_3", 0 0, L_0x130099408;  1 drivers
v0x600002dc90e0_0 .net *"_ivl_31", 0 0, L_0x600002ef9400;  1 drivers
L_0x130099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dc9170_0 .net/2u *"_ivl_4", 2 0, L_0x130099450;  1 drivers
v0x600002dc9200_0 .net *"_ivl_6", 0 0, L_0x600002ef95e0;  1 drivers
v0x600002dc9290_0 .net "do_clear", 0 0, L_0x6000034e9ab0;  1 drivers
v0x600002dc9320_0 .net "load_weight", 0 0, L_0x6000034eac30;  1 drivers
v0x600002dc93b0_0 .net "weight_in", 7 0, L_0x600002ef9680;  1 drivers
L_0x600002ef97c0 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x130099408;
L_0x600002ef95e0 .cmp/eq 3, L_0x600002ef97c0, L_0x130099450;
L_0x600002ef94a0 .cmp/eq 3, v0x600002dc4990_0, L_0x130099498;
L_0x600002ef9540 .cmp/eq 3, v0x600002dc4990_0, L_0x1300994e0;
L_0x600002ef9360 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099528;
L_0x600002ef9400 .cmp/eq 32, L_0x600002ef9360, L_0x130099570;
S_0x12d68c3a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d68c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dd7e70_0 .net *"_ivl_11", 0 0, L_0x600002ef9180;  1 drivers
v0x600002dd7f00_0 .net *"_ivl_12", 15 0, L_0x600002ef8fa0;  1 drivers
v0x600002dc8000_0 .net/s *"_ivl_4", 15 0, L_0x600002ef9220;  1 drivers
v0x600002dc8090_0 .net/s *"_ivl_6", 15 0, L_0x600002ef92c0;  1 drivers
v0x600002dc8120_0 .net/s "a_signed", 7 0, v0x600002dc82d0_0;  1 drivers
v0x600002dc81b0_0 .net "act_in", 7 0, L_0x6000034ee140;  alias, 1 drivers
v0x600002dc8240_0 .var "act_out", 7 0;
v0x600002dc82d0_0 .var "act_reg", 7 0;
v0x600002dc8360_0 .net "clear_acc", 0 0, L_0x6000034e9ab0;  alias, 1 drivers
v0x600002dc83f0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc8480_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dc8510_0 .net "load_weight", 0 0, L_0x6000034eac30;  alias, 1 drivers
v0x600002dc85a0_0 .net/s "product", 15 0, L_0x600002ef90e0;  1 drivers
v0x600002dc8630_0 .net/s "product_ext", 31 0, L_0x600002ef9040;  1 drivers
v0x600002dc86c0_0 .net "psum_in", 31 0, v0x600002dd30f0_0;  alias, 1 drivers
v0x600002dc8750_0 .var "psum_out", 31 0;
v0x600002dc87e0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dc8870_0 .net/s "w_signed", 7 0, v0x600002dc8990_0;  1 drivers
v0x600002dc8900_0 .net "weight_in", 7 0, L_0x600002ef9680;  alias, 1 drivers
v0x600002dc8990_0 .var "weight_reg", 7 0;
L_0x600002ef9220 .extend/s 16, v0x600002dc82d0_0;
L_0x600002ef92c0 .extend/s 16, v0x600002dc8990_0;
L_0x600002ef90e0 .arith/mult 16, L_0x600002ef9220, L_0x600002ef92c0;
L_0x600002ef9180 .part L_0x600002ef90e0, 15, 1;
LS_0x600002ef8fa0_0_0 .concat [ 1 1 1 1], L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180;
LS_0x600002ef8fa0_0_4 .concat [ 1 1 1 1], L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180;
LS_0x600002ef8fa0_0_8 .concat [ 1 1 1 1], L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180;
LS_0x600002ef8fa0_0_12 .concat [ 1 1 1 1], L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180, L_0x600002ef9180;
L_0x600002ef8fa0 .concat [ 4 4 4 4], LS_0x600002ef8fa0_0_0, LS_0x600002ef8fa0_0_4, LS_0x600002ef8fa0_0_8, LS_0x600002ef8fa0_0_12;
L_0x600002ef9040 .concat [ 16 16 0 0], L_0x600002ef90e0, L_0x600002ef8fa0;
S_0x12d689be0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12d68e9f0;
 .timescale 0 0;
P_0x600000aa7b40 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034e8d90 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef8f00, C4<1>, C4<1>;
L_0x6000034e8930 .functor AND 1, L_0x600002ef8be0, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e88c0 .functor OR 1, L_0x600002ef8dc0, L_0x6000034e8930, C4<0>, C4<0>;
L_0x6000034e8850 .functor AND 1, L_0x13009a4a0, L_0x6000034e88c0, C4<1>, C4<1>;
L_0x6000034e87e0 .functor AND 1, L_0x6000034e8850, L_0x600002ef8aa0, C4<1>, C4<1>;
v0x600002dc9f80_0 .net *"_ivl_0", 2 0, L_0x600002ef8e60;  1 drivers
L_0x130099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dca010_0 .net/2u *"_ivl_11", 2 0, L_0x130099648;  1 drivers
v0x600002dca0a0_0 .net *"_ivl_13", 0 0, L_0x600002ef8dc0;  1 drivers
L_0x130099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dca130_0 .net/2u *"_ivl_15", 2 0, L_0x130099690;  1 drivers
v0x600002dca1c0_0 .net *"_ivl_17", 0 0, L_0x600002ef8be0;  1 drivers
v0x600002dca250_0 .net *"_ivl_20", 0 0, L_0x6000034e8930;  1 drivers
v0x600002dca2e0_0 .net *"_ivl_22", 0 0, L_0x6000034e88c0;  1 drivers
v0x600002dca370_0 .net *"_ivl_24", 0 0, L_0x6000034e8850;  1 drivers
v0x600002dca400_0 .net *"_ivl_25", 31 0, L_0x600002ef8c80;  1 drivers
L_0x1300996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dca490_0 .net *"_ivl_28", 15 0, L_0x1300996d8;  1 drivers
L_0x130099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dca520_0 .net/2u *"_ivl_29", 31 0, L_0x130099720;  1 drivers
L_0x1300995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dca5b0_0 .net *"_ivl_3", 0 0, L_0x1300995b8;  1 drivers
v0x600002dca640_0 .net *"_ivl_31", 0 0, L_0x600002ef8aa0;  1 drivers
L_0x130099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002dca6d0_0 .net/2u *"_ivl_4", 2 0, L_0x130099600;  1 drivers
v0x600002dca760_0 .net *"_ivl_6", 0 0, L_0x600002ef8f00;  1 drivers
v0x600002dca7f0_0 .net "do_clear", 0 0, L_0x6000034e87e0;  1 drivers
v0x600002dca880_0 .net "load_weight", 0 0, L_0x6000034e8d90;  1 drivers
v0x600002dca910_0 .net "weight_in", 7 0, L_0x600002ef8d20;  1 drivers
L_0x600002ef8e60 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x1300995b8;
L_0x600002ef8f00 .cmp/eq 3, L_0x600002ef8e60, L_0x130099600;
L_0x600002ef8dc0 .cmp/eq 3, v0x600002dc4990_0, L_0x130099648;
L_0x600002ef8be0 .cmp/eq 3, v0x600002dc4990_0, L_0x130099690;
L_0x600002ef8c80 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x1300996d8;
L_0x600002ef8aa0 .cmp/eq 32, L_0x600002ef8c80, L_0x130099720;
S_0x12d689d50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d689be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dc9440_0 .net *"_ivl_11", 0 0, L_0x600002efa4e0;  1 drivers
v0x600002dc94d0_0 .net *"_ivl_12", 15 0, L_0x600002efa580;  1 drivers
v0x600002dc9560_0 .net/s *"_ivl_4", 15 0, L_0x600002ef8b40;  1 drivers
v0x600002dc95f0_0 .net/s *"_ivl_6", 15 0, L_0x600002ef8960;  1 drivers
v0x600002dc9680_0 .net/s "a_signed", 7 0, v0x600002dc9830_0;  1 drivers
v0x600002dc9710_0 .net "act_in", 7 0, v0x600002dc8240_0;  alias, 1 drivers
v0x600002dc97a0_0 .var "act_out", 7 0;
v0x600002dc9830_0 .var "act_reg", 7 0;
v0x600002dc98c0_0 .net "clear_acc", 0 0, L_0x6000034e87e0;  alias, 1 drivers
v0x600002dc9950_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc99e0_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dc9a70_0 .net "load_weight", 0 0, L_0x6000034e8d90;  alias, 1 drivers
v0x600002dc9b00_0 .net/s "product", 15 0, L_0x600002ef8a00;  1 drivers
v0x600002dc9b90_0 .net/s "product_ext", 31 0, L_0x600002efa3a0;  1 drivers
v0x600002dc9c20_0 .net "psum_in", 31 0, v0x600002dd46c0_0;  alias, 1 drivers
v0x600002dc9cb0_0 .var "psum_out", 31 0;
v0x600002dc9d40_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dc9dd0_0 .net/s "w_signed", 7 0, v0x600002dc9ef0_0;  1 drivers
v0x600002dc9e60_0 .net "weight_in", 7 0, L_0x600002ef8d20;  alias, 1 drivers
v0x600002dc9ef0_0 .var "weight_reg", 7 0;
L_0x600002ef8b40 .extend/s 16, v0x600002dc9830_0;
L_0x600002ef8960 .extend/s 16, v0x600002dc9ef0_0;
L_0x600002ef8a00 .arith/mult 16, L_0x600002ef8b40, L_0x600002ef8960;
L_0x600002efa4e0 .part L_0x600002ef8a00, 15, 1;
LS_0x600002efa580_0_0 .concat [ 1 1 1 1], L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0;
LS_0x600002efa580_0_4 .concat [ 1 1 1 1], L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0;
LS_0x600002efa580_0_8 .concat [ 1 1 1 1], L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0;
LS_0x600002efa580_0_12 .concat [ 1 1 1 1], L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0, L_0x600002efa4e0;
L_0x600002efa580 .concat [ 4 4 4 4], LS_0x600002efa580_0_0, LS_0x600002efa580_0_4, LS_0x600002efa580_0_8, LS_0x600002efa580_0_12;
L_0x600002efa3a0 .concat [ 16 16 0 0], L_0x600002ef8a00, L_0x600002efa580;
S_0x12d687590 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12d68e9f0;
 .timescale 0 0;
P_0x600000aa7c40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034e0000 .functor AND 1, v0x600002dbebe0_0, L_0x600002efa260, C4<1>, C4<1>;
L_0x6000034e0070 .functor AND 1, L_0x600002ef8820, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e00e0 .functor OR 1, L_0x600002ef86e0, L_0x6000034e0070, C4<0>, C4<0>;
L_0x6000034e0150 .functor AND 1, L_0x13009a4a0, L_0x6000034e00e0, C4<1>, C4<1>;
L_0x6000034e01c0 .functor AND 1, L_0x6000034e0150, L_0x600002efb8e0, C4<1>, C4<1>;
v0x600002dcb4e0_0 .net *"_ivl_0", 3 0, L_0x600002efa440;  1 drivers
L_0x1300997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dcb570_0 .net/2u *"_ivl_11", 2 0, L_0x1300997f8;  1 drivers
v0x600002dcb600_0 .net *"_ivl_13", 0 0, L_0x600002ef86e0;  1 drivers
L_0x130099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dcb690_0 .net/2u *"_ivl_15", 2 0, L_0x130099840;  1 drivers
v0x600002dcb720_0 .net *"_ivl_17", 0 0, L_0x600002ef8820;  1 drivers
v0x600002dcb7b0_0 .net *"_ivl_20", 0 0, L_0x6000034e0070;  1 drivers
v0x600002dcb840_0 .net *"_ivl_22", 0 0, L_0x6000034e00e0;  1 drivers
v0x600002dcb8d0_0 .net *"_ivl_24", 0 0, L_0x6000034e0150;  1 drivers
v0x600002dcb960_0 .net *"_ivl_25", 31 0, L_0x600002ef88c0;  1 drivers
L_0x130099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dcb9f0_0 .net *"_ivl_28", 15 0, L_0x130099888;  1 drivers
L_0x1300998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dcba80_0 .net/2u *"_ivl_29", 31 0, L_0x1300998d0;  1 drivers
L_0x130099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dcbb10_0 .net *"_ivl_3", 1 0, L_0x130099768;  1 drivers
v0x600002dcbba0_0 .net *"_ivl_31", 0 0, L_0x600002efb8e0;  1 drivers
L_0x1300997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002dcbc30_0 .net/2u *"_ivl_4", 3 0, L_0x1300997b0;  1 drivers
v0x600002dcbcc0_0 .net *"_ivl_6", 0 0, L_0x600002efa260;  1 drivers
v0x600002dcbd50_0 .net "do_clear", 0 0, L_0x6000034e01c0;  1 drivers
v0x600002dcbde0_0 .net "load_weight", 0 0, L_0x6000034e0000;  1 drivers
v0x600002dcbe70_0 .net "weight_in", 7 0, L_0x600002efa300;  1 drivers
L_0x600002efa440 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x130099768;
L_0x600002efa260 .cmp/eq 4, L_0x600002efa440, L_0x1300997b0;
L_0x600002ef86e0 .cmp/eq 3, v0x600002dc4990_0, L_0x1300997f8;
L_0x600002ef8820 .cmp/eq 3, v0x600002dc4990_0, L_0x130099840;
L_0x600002ef88c0 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099888;
L_0x600002efb8e0 .cmp/eq 32, L_0x600002ef88c0, L_0x1300998d0;
S_0x12d687700 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d687590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dca9a0_0 .net *"_ivl_11", 0 0, L_0x600002ef01e0;  1 drivers
v0x600002dcaa30_0 .net *"_ivl_12", 15 0, L_0x600002ef0280;  1 drivers
v0x600002dcaac0_0 .net/s *"_ivl_4", 15 0, L_0x600002ef0000;  1 drivers
v0x600002dcab50_0 .net/s *"_ivl_6", 15 0, L_0x600002ef00a0;  1 drivers
v0x600002dcabe0_0 .net/s "a_signed", 7 0, v0x600002dcad90_0;  1 drivers
v0x600002dcac70_0 .net "act_in", 7 0, v0x600002dc97a0_0;  alias, 1 drivers
v0x600002dcad00_0 .var "act_out", 7 0;
v0x600002dcad90_0 .var "act_reg", 7 0;
v0x600002dcae20_0 .net "clear_acc", 0 0, L_0x6000034e01c0;  alias, 1 drivers
v0x600002dcaeb0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dcaf40_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dcafd0_0 .net "load_weight", 0 0, L_0x6000034e0000;  alias, 1 drivers
v0x600002dcb060_0 .net/s "product", 15 0, L_0x600002ef0140;  1 drivers
v0x600002dcb0f0_0 .net/s "product_ext", 31 0, L_0x600002ef0320;  1 drivers
v0x600002dcb180_0 .net "psum_in", 31 0, v0x600002dd5c20_0;  alias, 1 drivers
v0x600002dcb210_0 .var "psum_out", 31 0;
v0x600002dcb2a0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dcb330_0 .net/s "w_signed", 7 0, v0x600002dcb450_0;  1 drivers
v0x600002dcb3c0_0 .net "weight_in", 7 0, L_0x600002efa300;  alias, 1 drivers
v0x600002dcb450_0 .var "weight_reg", 7 0;
L_0x600002ef0000 .extend/s 16, v0x600002dcad90_0;
L_0x600002ef00a0 .extend/s 16, v0x600002dcb450_0;
L_0x600002ef0140 .arith/mult 16, L_0x600002ef0000, L_0x600002ef00a0;
L_0x600002ef01e0 .part L_0x600002ef0140, 15, 1;
LS_0x600002ef0280_0_0 .concat [ 1 1 1 1], L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0;
LS_0x600002ef0280_0_4 .concat [ 1 1 1 1], L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0;
LS_0x600002ef0280_0_8 .concat [ 1 1 1 1], L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0;
LS_0x600002ef0280_0_12 .concat [ 1 1 1 1], L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0, L_0x600002ef01e0;
L_0x600002ef0280 .concat [ 4 4 4 4], LS_0x600002ef0280_0_0, LS_0x600002ef0280_0_4, LS_0x600002ef0280_0_8, LS_0x600002ef0280_0_12;
L_0x600002ef0320 .concat [ 16 16 0 0], L_0x600002ef0140, L_0x600002ef0280;
S_0x12d684f40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12d68e9f0;
 .timescale 0 0;
P_0x600000aa7d40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034e0310 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef0460, C4<1>, C4<1>;
L_0x6000034e0380 .functor AND 1, L_0x600002ef0640, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e03f0 .functor OR 1, L_0x600002ef05a0, L_0x6000034e0380, C4<0>, C4<0>;
L_0x6000034e0460 .functor AND 1, L_0x13009a4a0, L_0x6000034e03f0, C4<1>, C4<1>;
L_0x6000034e04d0 .functor AND 1, L_0x6000034e0460, L_0x600002ef0780, C4<1>, C4<1>;
v0x600002dccab0_0 .net *"_ivl_0", 3 0, L_0x600002ef03c0;  1 drivers
L_0x1300999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dccb40_0 .net/2u *"_ivl_11", 2 0, L_0x1300999a8;  1 drivers
v0x600002dccbd0_0 .net *"_ivl_13", 0 0, L_0x600002ef05a0;  1 drivers
L_0x1300999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dccc60_0 .net/2u *"_ivl_15", 2 0, L_0x1300999f0;  1 drivers
v0x600002dcccf0_0 .net *"_ivl_17", 0 0, L_0x600002ef0640;  1 drivers
v0x600002dccd80_0 .net *"_ivl_20", 0 0, L_0x6000034e0380;  1 drivers
v0x600002dcce10_0 .net *"_ivl_22", 0 0, L_0x6000034e03f0;  1 drivers
v0x600002dccea0_0 .net *"_ivl_24", 0 0, L_0x6000034e0460;  1 drivers
v0x600002dccf30_0 .net *"_ivl_25", 31 0, L_0x600002ef06e0;  1 drivers
L_0x130099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dccfc0_0 .net *"_ivl_28", 15 0, L_0x130099a38;  1 drivers
L_0x130099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dcd050_0 .net/2u *"_ivl_29", 31 0, L_0x130099a80;  1 drivers
L_0x130099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dcd0e0_0 .net *"_ivl_3", 1 0, L_0x130099918;  1 drivers
v0x600002dcd170_0 .net *"_ivl_31", 0 0, L_0x600002ef0780;  1 drivers
L_0x130099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002dcd200_0 .net/2u *"_ivl_4", 3 0, L_0x130099960;  1 drivers
v0x600002dcd290_0 .net *"_ivl_6", 0 0, L_0x600002ef0460;  1 drivers
v0x600002dcd320_0 .net "do_clear", 0 0, L_0x6000034e04d0;  1 drivers
v0x600002dcd3b0_0 .net "load_weight", 0 0, L_0x6000034e0310;  1 drivers
v0x600002dcd440_0 .net "weight_in", 7 0, L_0x600002ef0500;  1 drivers
L_0x600002ef03c0 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x130099918;
L_0x600002ef0460 .cmp/eq 4, L_0x600002ef03c0, L_0x130099960;
L_0x600002ef05a0 .cmp/eq 3, v0x600002dc4990_0, L_0x1300999a8;
L_0x600002ef0640 .cmp/eq 3, v0x600002dc4990_0, L_0x1300999f0;
L_0x600002ef06e0 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099a38;
L_0x600002ef0780 .cmp/eq 32, L_0x600002ef06e0, L_0x130099a80;
S_0x12d6850b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d684f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dcbf00_0 .net *"_ivl_11", 0 0, L_0x600002ef0a00;  1 drivers
v0x600002dcc000_0 .net *"_ivl_12", 15 0, L_0x600002ef0aa0;  1 drivers
v0x600002dcc090_0 .net/s *"_ivl_4", 15 0, L_0x600002ef0820;  1 drivers
v0x600002dcc120_0 .net/s *"_ivl_6", 15 0, L_0x600002ef08c0;  1 drivers
v0x600002dcc1b0_0 .net/s "a_signed", 7 0, v0x600002dcc360_0;  1 drivers
v0x600002dcc240_0 .net "act_in", 7 0, v0x600002dcad00_0;  alias, 1 drivers
v0x600002dcc2d0_0 .var "act_out", 7 0;
v0x600002dcc360_0 .var "act_reg", 7 0;
v0x600002dcc3f0_0 .net "clear_acc", 0 0, L_0x6000034e04d0;  alias, 1 drivers
v0x600002dcc480_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dcc510_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dcc5a0_0 .net "load_weight", 0 0, L_0x6000034e0310;  alias, 1 drivers
v0x600002dcc630_0 .net/s "product", 15 0, L_0x600002ef0960;  1 drivers
v0x600002dcc6c0_0 .net/s "product_ext", 31 0, L_0x600002ef0b40;  1 drivers
v0x600002dcc750_0 .net "psum_in", 31 0, v0x600002dd7180_0;  alias, 1 drivers
v0x600002dcc7e0_0 .var "psum_out", 31 0;
v0x600002dcc870_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dcc900_0 .net/s "w_signed", 7 0, v0x600002dcca20_0;  1 drivers
v0x600002dcc990_0 .net "weight_in", 7 0, L_0x600002ef0500;  alias, 1 drivers
v0x600002dcca20_0 .var "weight_reg", 7 0;
L_0x600002ef0820 .extend/s 16, v0x600002dcc360_0;
L_0x600002ef08c0 .extend/s 16, v0x600002dcca20_0;
L_0x600002ef0960 .arith/mult 16, L_0x600002ef0820, L_0x600002ef08c0;
L_0x600002ef0a00 .part L_0x600002ef0960, 15, 1;
LS_0x600002ef0aa0_0_0 .concat [ 1 1 1 1], L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00;
LS_0x600002ef0aa0_0_4 .concat [ 1 1 1 1], L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00;
LS_0x600002ef0aa0_0_8 .concat [ 1 1 1 1], L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00;
LS_0x600002ef0aa0_0_12 .concat [ 1 1 1 1], L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00, L_0x600002ef0a00;
L_0x600002ef0aa0 .concat [ 4 4 4 4], LS_0x600002ef0aa0_0_0, LS_0x600002ef0aa0_0_4, LS_0x600002ef0aa0_0_8, LS_0x600002ef0aa0_0_12;
L_0x600002ef0b40 .concat [ 16 16 0 0], L_0x600002ef0960, L_0x600002ef0aa0;
S_0x12d6828f0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000aa7e40 .param/l "row" 1 7 213, +C4<011>;
S_0x12d682a60 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12d6828f0;
 .timescale 0 0;
P_0x600000aa7ec0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034e0620 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef0c80, C4<1>, C4<1>;
L_0x6000034e0690 .functor AND 1, L_0x600002ef0e60, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e0700 .functor OR 1, L_0x600002ef0dc0, L_0x6000034e0690, C4<0>, C4<0>;
L_0x6000034e0770 .functor AND 1, L_0x13009a4a0, L_0x6000034e0700, C4<1>, C4<1>;
L_0x6000034e07e0 .functor AND 1, L_0x6000034e0770, L_0x600002ef0fa0, C4<1>, C4<1>;
v0x600002dce010_0 .net *"_ivl_0", 2 0, L_0x600002ef0be0;  1 drivers
L_0x130099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dce0a0_0 .net/2u *"_ivl_11", 2 0, L_0x130099b58;  1 drivers
v0x600002dce130_0 .net *"_ivl_13", 0 0, L_0x600002ef0dc0;  1 drivers
L_0x130099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dce1c0_0 .net/2u *"_ivl_15", 2 0, L_0x130099ba0;  1 drivers
v0x600002dce250_0 .net *"_ivl_17", 0 0, L_0x600002ef0e60;  1 drivers
v0x600002dce2e0_0 .net *"_ivl_20", 0 0, L_0x6000034e0690;  1 drivers
v0x600002dce370_0 .net *"_ivl_22", 0 0, L_0x6000034e0700;  1 drivers
v0x600002dce400_0 .net *"_ivl_24", 0 0, L_0x6000034e0770;  1 drivers
v0x600002dce490_0 .net *"_ivl_25", 31 0, L_0x600002ef0f00;  1 drivers
L_0x130099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dce520_0 .net *"_ivl_28", 15 0, L_0x130099be8;  1 drivers
L_0x130099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dce5b0_0 .net/2u *"_ivl_29", 31 0, L_0x130099c30;  1 drivers
L_0x130099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dce640_0 .net *"_ivl_3", 0 0, L_0x130099ac8;  1 drivers
v0x600002dce6d0_0 .net *"_ivl_31", 0 0, L_0x600002ef0fa0;  1 drivers
L_0x130099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dce760_0 .net/2u *"_ivl_4", 2 0, L_0x130099b10;  1 drivers
v0x600002dce7f0_0 .net *"_ivl_6", 0 0, L_0x600002ef0c80;  1 drivers
v0x600002dce880_0 .net "do_clear", 0 0, L_0x6000034e07e0;  1 drivers
v0x600002dce910_0 .net "load_weight", 0 0, L_0x6000034e0620;  1 drivers
v0x600002dce9a0_0 .net "weight_in", 7 0, L_0x600002ef0d20;  1 drivers
L_0x600002ef0be0 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x130099ac8;
L_0x600002ef0c80 .cmp/eq 3, L_0x600002ef0be0, L_0x130099b10;
L_0x600002ef0dc0 .cmp/eq 3, v0x600002dc4990_0, L_0x130099b58;
L_0x600002ef0e60 .cmp/eq 3, v0x600002dc4990_0, L_0x130099ba0;
L_0x600002ef0f00 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099be8;
L_0x600002ef0fa0 .cmp/eq 32, L_0x600002ef0f00, L_0x130099c30;
S_0x12d6802a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d682a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dcd4d0_0 .net *"_ivl_11", 0 0, L_0x600002ef1220;  1 drivers
v0x600002dcd560_0 .net *"_ivl_12", 15 0, L_0x600002ef12c0;  1 drivers
v0x600002dcd5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002ef1040;  1 drivers
v0x600002dcd680_0 .net/s *"_ivl_6", 15 0, L_0x600002ef10e0;  1 drivers
v0x600002dcd710_0 .net/s "a_signed", 7 0, v0x600002dcd8c0_0;  1 drivers
v0x600002dcd7a0_0 .net "act_in", 7 0, L_0x6000034edff0;  alias, 1 drivers
v0x600002dcd830_0 .var "act_out", 7 0;
v0x600002dcd8c0_0 .var "act_reg", 7 0;
v0x600002dcd950_0 .net "clear_acc", 0 0, L_0x6000034e07e0;  alias, 1 drivers
v0x600002dcd9e0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dcda70_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dcdb00_0 .net "load_weight", 0 0, L_0x6000034e0620;  alias, 1 drivers
v0x600002dcdb90_0 .net/s "product", 15 0, L_0x600002ef1180;  1 drivers
v0x600002dcdc20_0 .net/s "product_ext", 31 0, L_0x600002ef1360;  1 drivers
v0x600002dcdcb0_0 .net "psum_in", 31 0, v0x600002dc8750_0;  alias, 1 drivers
v0x600002dcdd40_0 .var "psum_out", 31 0;
v0x600002dcddd0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dcde60_0 .net/s "w_signed", 7 0, v0x600002dcdf80_0;  1 drivers
v0x600002dcdef0_0 .net "weight_in", 7 0, L_0x600002ef0d20;  alias, 1 drivers
v0x600002dcdf80_0 .var "weight_reg", 7 0;
L_0x600002ef1040 .extend/s 16, v0x600002dcd8c0_0;
L_0x600002ef10e0 .extend/s 16, v0x600002dcdf80_0;
L_0x600002ef1180 .arith/mult 16, L_0x600002ef1040, L_0x600002ef10e0;
L_0x600002ef1220 .part L_0x600002ef1180, 15, 1;
LS_0x600002ef12c0_0_0 .concat [ 1 1 1 1], L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220;
LS_0x600002ef12c0_0_4 .concat [ 1 1 1 1], L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220;
LS_0x600002ef12c0_0_8 .concat [ 1 1 1 1], L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220;
LS_0x600002ef12c0_0_12 .concat [ 1 1 1 1], L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220, L_0x600002ef1220;
L_0x600002ef12c0 .concat [ 4 4 4 4], LS_0x600002ef12c0_0_0, LS_0x600002ef12c0_0_4, LS_0x600002ef12c0_0_8, LS_0x600002ef12c0_0_12;
L_0x600002ef1360 .concat [ 16 16 0 0], L_0x600002ef1180, L_0x600002ef12c0;
S_0x12d680410 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12d6828f0;
 .timescale 0 0;
P_0x600000aa7fc0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034e0930 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef14a0, C4<1>, C4<1>;
L_0x6000034e09a0 .functor AND 1, L_0x600002ef1680, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e0a10 .functor OR 1, L_0x600002ef15e0, L_0x6000034e09a0, C4<0>, C4<0>;
L_0x6000034e0a80 .functor AND 1, L_0x13009a4a0, L_0x6000034e0a10, C4<1>, C4<1>;
L_0x6000034e0af0 .functor AND 1, L_0x6000034e0a80, L_0x600002ef17c0, C4<1>, C4<1>;
v0x600002dcf570_0 .net *"_ivl_0", 2 0, L_0x600002ef1400;  1 drivers
L_0x130099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dcf600_0 .net/2u *"_ivl_11", 2 0, L_0x130099d08;  1 drivers
v0x600002dcf690_0 .net *"_ivl_13", 0 0, L_0x600002ef15e0;  1 drivers
L_0x130099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dcf720_0 .net/2u *"_ivl_15", 2 0, L_0x130099d50;  1 drivers
v0x600002dcf7b0_0 .net *"_ivl_17", 0 0, L_0x600002ef1680;  1 drivers
v0x600002dcf840_0 .net *"_ivl_20", 0 0, L_0x6000034e09a0;  1 drivers
v0x600002dcf8d0_0 .net *"_ivl_22", 0 0, L_0x6000034e0a10;  1 drivers
v0x600002dcf960_0 .net *"_ivl_24", 0 0, L_0x6000034e0a80;  1 drivers
v0x600002dcf9f0_0 .net *"_ivl_25", 31 0, L_0x600002ef1720;  1 drivers
L_0x130099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dcfa80_0 .net *"_ivl_28", 15 0, L_0x130099d98;  1 drivers
L_0x130099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dcfb10_0 .net/2u *"_ivl_29", 31 0, L_0x130099de0;  1 drivers
L_0x130099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dcfba0_0 .net *"_ivl_3", 0 0, L_0x130099c78;  1 drivers
v0x600002dcfc30_0 .net *"_ivl_31", 0 0, L_0x600002ef17c0;  1 drivers
L_0x130099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002dcfcc0_0 .net/2u *"_ivl_4", 2 0, L_0x130099cc0;  1 drivers
v0x600002dcfd50_0 .net *"_ivl_6", 0 0, L_0x600002ef14a0;  1 drivers
v0x600002dcfde0_0 .net "do_clear", 0 0, L_0x6000034e0af0;  1 drivers
v0x600002dcfe70_0 .net "load_weight", 0 0, L_0x6000034e0930;  1 drivers
v0x600002dcff00_0 .net "weight_in", 7 0, L_0x600002ef1540;  1 drivers
L_0x600002ef1400 .concat [ 2 1 0 0], v0x600002dbeb50_0, L_0x130099c78;
L_0x600002ef14a0 .cmp/eq 3, L_0x600002ef1400, L_0x130099cc0;
L_0x600002ef15e0 .cmp/eq 3, v0x600002dc4990_0, L_0x130099d08;
L_0x600002ef1680 .cmp/eq 3, v0x600002dc4990_0, L_0x130099d50;
L_0x600002ef1720 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099d98;
L_0x600002ef17c0 .cmp/eq 32, L_0x600002ef1720, L_0x130099de0;
S_0x12d67dc50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d680410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dcea30_0 .net *"_ivl_11", 0 0, L_0x600002ef1a40;  1 drivers
v0x600002dceac0_0 .net *"_ivl_12", 15 0, L_0x600002ef1ae0;  1 drivers
v0x600002dceb50_0 .net/s *"_ivl_4", 15 0, L_0x600002ef1860;  1 drivers
v0x600002dcebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002ef1900;  1 drivers
v0x600002dcec70_0 .net/s "a_signed", 7 0, v0x600002dcee20_0;  1 drivers
v0x600002dced00_0 .net "act_in", 7 0, v0x600002dcd830_0;  alias, 1 drivers
v0x600002dced90_0 .var "act_out", 7 0;
v0x600002dcee20_0 .var "act_reg", 7 0;
v0x600002dceeb0_0 .net "clear_acc", 0 0, L_0x6000034e0af0;  alias, 1 drivers
v0x600002dcef40_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dcefd0_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dcf060_0 .net "load_weight", 0 0, L_0x6000034e0930;  alias, 1 drivers
v0x600002dcf0f0_0 .net/s "product", 15 0, L_0x600002ef19a0;  1 drivers
v0x600002dcf180_0 .net/s "product_ext", 31 0, L_0x600002ef1b80;  1 drivers
v0x600002dcf210_0 .net "psum_in", 31 0, v0x600002dc9cb0_0;  alias, 1 drivers
v0x600002dcf2a0_0 .var "psum_out", 31 0;
v0x600002dcf330_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dcf3c0_0 .net/s "w_signed", 7 0, v0x600002dcf4e0_0;  1 drivers
v0x600002dcf450_0 .net "weight_in", 7 0, L_0x600002ef1540;  alias, 1 drivers
v0x600002dcf4e0_0 .var "weight_reg", 7 0;
L_0x600002ef1860 .extend/s 16, v0x600002dcee20_0;
L_0x600002ef1900 .extend/s 16, v0x600002dcf4e0_0;
L_0x600002ef19a0 .arith/mult 16, L_0x600002ef1860, L_0x600002ef1900;
L_0x600002ef1a40 .part L_0x600002ef19a0, 15, 1;
LS_0x600002ef1ae0_0_0 .concat [ 1 1 1 1], L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40;
LS_0x600002ef1ae0_0_4 .concat [ 1 1 1 1], L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40;
LS_0x600002ef1ae0_0_8 .concat [ 1 1 1 1], L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40;
LS_0x600002ef1ae0_0_12 .concat [ 1 1 1 1], L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40, L_0x600002ef1a40;
L_0x600002ef1ae0 .concat [ 4 4 4 4], LS_0x600002ef1ae0_0_0, LS_0x600002ef1ae0_0_4, LS_0x600002ef1ae0_0_8, LS_0x600002ef1ae0_0_12;
L_0x600002ef1b80 .concat [ 16 16 0 0], L_0x600002ef19a0, L_0x600002ef1ae0;
S_0x12d67ddc0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12d6828f0;
 .timescale 0 0;
P_0x600000a98080 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034e0c40 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef1cc0, C4<1>, C4<1>;
L_0x6000034e0cb0 .functor AND 1, L_0x600002ef1ea0, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e0d20 .functor OR 1, L_0x600002ef1e00, L_0x6000034e0cb0, C4<0>, C4<0>;
L_0x6000034e0d90 .functor AND 1, L_0x13009a4a0, L_0x6000034e0d20, C4<1>, C4<1>;
L_0x6000034e0e00 .functor AND 1, L_0x6000034e0d90, L_0x600002ef1fe0, C4<1>, C4<1>;
v0x600002dc0b40_0 .net *"_ivl_0", 3 0, L_0x600002ef1c20;  1 drivers
L_0x130099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dc0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x130099eb8;  1 drivers
v0x600002dc0c60_0 .net *"_ivl_13", 0 0, L_0x600002ef1e00;  1 drivers
L_0x130099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dc0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x130099f00;  1 drivers
v0x600002dc0d80_0 .net *"_ivl_17", 0 0, L_0x600002ef1ea0;  1 drivers
v0x600002dc0e10_0 .net *"_ivl_20", 0 0, L_0x6000034e0cb0;  1 drivers
v0x600002dc0ea0_0 .net *"_ivl_22", 0 0, L_0x6000034e0d20;  1 drivers
v0x600002dc0f30_0 .net *"_ivl_24", 0 0, L_0x6000034e0d90;  1 drivers
v0x600002dc0fc0_0 .net *"_ivl_25", 31 0, L_0x600002ef1f40;  1 drivers
L_0x130099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc1050_0 .net *"_ivl_28", 15 0, L_0x130099f48;  1 drivers
L_0x130099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc10e0_0 .net/2u *"_ivl_29", 31 0, L_0x130099f90;  1 drivers
L_0x130099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dc1170_0 .net *"_ivl_3", 1 0, L_0x130099e28;  1 drivers
v0x600002dc1200_0 .net *"_ivl_31", 0 0, L_0x600002ef1fe0;  1 drivers
L_0x130099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002dc1290_0 .net/2u *"_ivl_4", 3 0, L_0x130099e70;  1 drivers
v0x600002dc1320_0 .net *"_ivl_6", 0 0, L_0x600002ef1cc0;  1 drivers
v0x600002dc13b0_0 .net "do_clear", 0 0, L_0x6000034e0e00;  1 drivers
v0x600002dc1440_0 .net "load_weight", 0 0, L_0x6000034e0c40;  1 drivers
v0x600002dc14d0_0 .net "weight_in", 7 0, L_0x600002ef1d60;  1 drivers
L_0x600002ef1c20 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x130099e28;
L_0x600002ef1cc0 .cmp/eq 4, L_0x600002ef1c20, L_0x130099e70;
L_0x600002ef1e00 .cmp/eq 3, v0x600002dc4990_0, L_0x130099eb8;
L_0x600002ef1ea0 .cmp/eq 3, v0x600002dc4990_0, L_0x130099f00;
L_0x600002ef1f40 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x130099f48;
L_0x600002ef1fe0 .cmp/eq 32, L_0x600002ef1f40, L_0x130099f90;
S_0x12d67b600 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d67ddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dc0000_0 .net *"_ivl_11", 0 0, L_0x600002ef2260;  1 drivers
v0x600002dc0090_0 .net *"_ivl_12", 15 0, L_0x600002ef2300;  1 drivers
v0x600002dc0120_0 .net/s *"_ivl_4", 15 0, L_0x600002ef2080;  1 drivers
v0x600002dc01b0_0 .net/s *"_ivl_6", 15 0, L_0x600002ef2120;  1 drivers
v0x600002dc0240_0 .net/s "a_signed", 7 0, v0x600002dc03f0_0;  1 drivers
v0x600002dc02d0_0 .net "act_in", 7 0, v0x600002dced90_0;  alias, 1 drivers
v0x600002dc0360_0 .var "act_out", 7 0;
v0x600002dc03f0_0 .var "act_reg", 7 0;
v0x600002dc0480_0 .net "clear_acc", 0 0, L_0x6000034e0e00;  alias, 1 drivers
v0x600002dc0510_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc05a0_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dc0630_0 .net "load_weight", 0 0, L_0x6000034e0c40;  alias, 1 drivers
v0x600002dc06c0_0 .net/s "product", 15 0, L_0x600002ef21c0;  1 drivers
v0x600002dc0750_0 .net/s "product_ext", 31 0, L_0x600002ef23a0;  1 drivers
v0x600002dc07e0_0 .net "psum_in", 31 0, v0x600002dcb210_0;  alias, 1 drivers
v0x600002dc0870_0 .var "psum_out", 31 0;
v0x600002dc0900_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dc0990_0 .net/s "w_signed", 7 0, v0x600002dc0ab0_0;  1 drivers
v0x600002dc0a20_0 .net "weight_in", 7 0, L_0x600002ef1d60;  alias, 1 drivers
v0x600002dc0ab0_0 .var "weight_reg", 7 0;
L_0x600002ef2080 .extend/s 16, v0x600002dc03f0_0;
L_0x600002ef2120 .extend/s 16, v0x600002dc0ab0_0;
L_0x600002ef21c0 .arith/mult 16, L_0x600002ef2080, L_0x600002ef2120;
L_0x600002ef2260 .part L_0x600002ef21c0, 15, 1;
LS_0x600002ef2300_0_0 .concat [ 1 1 1 1], L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260;
LS_0x600002ef2300_0_4 .concat [ 1 1 1 1], L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260;
LS_0x600002ef2300_0_8 .concat [ 1 1 1 1], L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260;
LS_0x600002ef2300_0_12 .concat [ 1 1 1 1], L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260, L_0x600002ef2260;
L_0x600002ef2300 .concat [ 4 4 4 4], LS_0x600002ef2300_0_0, LS_0x600002ef2300_0_4, LS_0x600002ef2300_0_8, LS_0x600002ef2300_0_12;
L_0x600002ef23a0 .concat [ 16 16 0 0], L_0x600002ef21c0, L_0x600002ef2300;
S_0x12d67b770 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12d6828f0;
 .timescale 0 0;
P_0x600000a98180 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034e0f50 .functor AND 1, v0x600002dbebe0_0, L_0x600002ef24e0, C4<1>, C4<1>;
L_0x6000034e0fc0 .functor AND 1, L_0x600002ef26c0, v0x600002dbd680_0, C4<1>, C4<1>;
L_0x6000034e1030 .functor OR 1, L_0x600002ef2620, L_0x6000034e0fc0, C4<0>, C4<0>;
L_0x6000034e10a0 .functor AND 1, L_0x13009a4a0, L_0x6000034e1030, C4<1>, C4<1>;
L_0x6000034e1110 .functor AND 1, L_0x6000034e10a0, L_0x600002ef2800, C4<1>, C4<1>;
v0x600002dc20a0_0 .net *"_ivl_0", 3 0, L_0x600002ef2440;  1 drivers
L_0x13009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dc2130_0 .net/2u *"_ivl_11", 2 0, L_0x13009a068;  1 drivers
v0x600002dc21c0_0 .net *"_ivl_13", 0 0, L_0x600002ef2620;  1 drivers
L_0x13009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dc2250_0 .net/2u *"_ivl_15", 2 0, L_0x13009a0b0;  1 drivers
v0x600002dc22e0_0 .net *"_ivl_17", 0 0, L_0x600002ef26c0;  1 drivers
v0x600002dc2370_0 .net *"_ivl_20", 0 0, L_0x6000034e0fc0;  1 drivers
v0x600002dc2400_0 .net *"_ivl_22", 0 0, L_0x6000034e1030;  1 drivers
v0x600002dc2490_0 .net *"_ivl_24", 0 0, L_0x6000034e10a0;  1 drivers
v0x600002dc2520_0 .net *"_ivl_25", 31 0, L_0x600002ef2760;  1 drivers
L_0x13009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc25b0_0 .net *"_ivl_28", 15 0, L_0x13009a0f8;  1 drivers
L_0x13009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dc2640_0 .net/2u *"_ivl_29", 31 0, L_0x13009a140;  1 drivers
L_0x130099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dc26d0_0 .net *"_ivl_3", 1 0, L_0x130099fd8;  1 drivers
v0x600002dc2760_0 .net *"_ivl_31", 0 0, L_0x600002ef2800;  1 drivers
L_0x13009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002dc27f0_0 .net/2u *"_ivl_4", 3 0, L_0x13009a020;  1 drivers
v0x600002dc2880_0 .net *"_ivl_6", 0 0, L_0x600002ef24e0;  1 drivers
v0x600002dc2910_0 .net "do_clear", 0 0, L_0x6000034e1110;  1 drivers
v0x600002dc29a0_0 .net "load_weight", 0 0, L_0x6000034e0f50;  1 drivers
v0x600002dc2a30_0 .net "weight_in", 7 0, L_0x600002ef2580;  1 drivers
L_0x600002ef2440 .concat [ 2 2 0 0], v0x600002dbeb50_0, L_0x130099fd8;
L_0x600002ef24e0 .cmp/eq 4, L_0x600002ef2440, L_0x13009a020;
L_0x600002ef2620 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a068;
L_0x600002ef26c0 .cmp/eq 3, v0x600002dc4990_0, L_0x13009a0b0;
L_0x600002ef2760 .concat [ 16 16 0 0], v0x600002dc4090_0, L_0x13009a0f8;
L_0x600002ef2800 .cmp/eq 32, L_0x600002ef2760, L_0x13009a140;
S_0x12d674310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12d67b770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031e3d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031e3dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dc1560_0 .net *"_ivl_11", 0 0, L_0x600002ef2a80;  1 drivers
v0x600002dc15f0_0 .net *"_ivl_12", 15 0, L_0x600002ef2b20;  1 drivers
v0x600002dc1680_0 .net/s *"_ivl_4", 15 0, L_0x600002ef28a0;  1 drivers
v0x600002dc1710_0 .net/s *"_ivl_6", 15 0, L_0x600002ef2940;  1 drivers
v0x600002dc17a0_0 .net/s "a_signed", 7 0, v0x600002dc1950_0;  1 drivers
v0x600002dc1830_0 .net "act_in", 7 0, v0x600002dc0360_0;  alias, 1 drivers
v0x600002dc18c0_0 .var "act_out", 7 0;
v0x600002dc1950_0 .var "act_reg", 7 0;
v0x600002dc19e0_0 .net "clear_acc", 0 0, L_0x6000034e1110;  alias, 1 drivers
v0x600002dc1a70_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc1b00_0 .net "enable", 0 0, L_0x6000034e18f0;  alias, 1 drivers
v0x600002dc1b90_0 .net "load_weight", 0 0, L_0x6000034e0f50;  alias, 1 drivers
v0x600002dc1c20_0 .net/s "product", 15 0, L_0x600002ef29e0;  1 drivers
v0x600002dc1cb0_0 .net/s "product_ext", 31 0, L_0x600002ef2bc0;  1 drivers
v0x600002dc1d40_0 .net "psum_in", 31 0, v0x600002dcc7e0_0;  alias, 1 drivers
v0x600002dc1dd0_0 .var "psum_out", 31 0;
v0x600002dc1e60_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dc1ef0_0 .net/s "w_signed", 7 0, v0x600002dc2010_0;  1 drivers
v0x600002dc1f80_0 .net "weight_in", 7 0, L_0x600002ef2580;  alias, 1 drivers
v0x600002dc2010_0 .var "weight_reg", 7 0;
L_0x600002ef28a0 .extend/s 16, v0x600002dc1950_0;
L_0x600002ef2940 .extend/s 16, v0x600002dc2010_0;
L_0x600002ef29e0 .arith/mult 16, L_0x600002ef28a0, L_0x600002ef2940;
L_0x600002ef2a80 .part L_0x600002ef29e0, 15, 1;
LS_0x600002ef2b20_0_0 .concat [ 1 1 1 1], L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80;
LS_0x600002ef2b20_0_4 .concat [ 1 1 1 1], L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80;
LS_0x600002ef2b20_0_8 .concat [ 1 1 1 1], L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80;
LS_0x600002ef2b20_0_12 .concat [ 1 1 1 1], L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80, L_0x600002ef2a80;
L_0x600002ef2b20 .concat [ 4 4 4 4], LS_0x600002ef2b20_0_0, LS_0x600002ef2b20_0_4, LS_0x600002ef2b20_0_8, LS_0x600002ef2b20_0_12;
L_0x600002ef2bc0 .concat [ 16 16 0 0], L_0x600002ef29e0, L_0x600002ef2b20;
S_0x12d674480 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98280 .param/l "row" 1 7 198, +C4<00>;
L_0x6000034ee220 .functor BUFZ 8, v0x600002ddc870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12d671cc0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98300 .param/l "row" 1 7 198, +C4<01>;
L_0x6000034ee0d0 .functor BUFZ 8, v0x600002ddcb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12d671e30 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98380 .param/l "row" 1 7 198, +C4<010>;
L_0x6000034ee140 .functor BUFZ 8, v0x600002ddce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12d66f670 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98400 .param/l "row" 1 7 198, +C4<011>;
L_0x6000034edff0 .functor BUFZ 8, v0x600002ddd0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12d66f7e0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98480 .param/l "col" 1 7 279, +C4<00>;
L_0x6000034e15e0 .functor BUFZ 32, v0x600002ddc510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002dc2ac0_0 .net *"_ivl_2", 31 0, L_0x6000034e15e0;  1 drivers
S_0x12d6a96c0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98500 .param/l "col" 1 7 279, +C4<01>;
L_0x6000034e1650 .functor BUFZ 32, v0x600002ddc630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002dc2b50_0 .net *"_ivl_2", 31 0, L_0x6000034e1650;  1 drivers
S_0x12d6a9830 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98580 .param/l "col" 1 7 279, +C4<010>;
L_0x6000034e16c0 .functor BUFZ 32, v0x600002ddc750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002dc2be0_0 .net *"_ivl_2", 31 0, L_0x6000034e16c0;  1 drivers
S_0x12d6a8110 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98600 .param/l "col" 1 7 279, +C4<011>;
L_0x6000034e1730 .functor BUFZ 32, L_0x6000034e1570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002dc2c70_0 .net *"_ivl_2", 31 0, L_0x6000034e1730;  1 drivers
S_0x12d6a8280 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98680 .param/l "col" 1 7 206, +C4<00>;
S_0x12d69b5f0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98700 .param/l "col" 1 7 206, +C4<01>;
S_0x12d69b760 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98780 .param/l "col" 1 7 206, +C4<010>;
S_0x12d69b8d0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12d692420;
 .timescale 0 0;
P_0x600000a98800 .param/l "col" 1 7 206, +C4<011>;
S_0x12d66ad50 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x12d66ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12d66aec0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12d66af00 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12d66af40 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12d66af80 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12d66afc0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12d66b000 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000034e26f0 .functor BUFZ 256, v0x600002dc73c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034e2760 .functor BUFZ 256, v0x600002dc7f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034e27d0 .functor BUFZ 256, v0x600002dc6d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002dc62e0_0 .var/i "b", 31 0;
v0x600002dc6370 .array "bank_addr", 3 0, 7 0;
v0x600002dc6400_0 .net "bank_dma", 1 0, L_0x600002ef6760;  1 drivers
v0x600002dc6490_0 .var "bank_dma_d", 1 0;
v0x600002dc6520_0 .net "bank_mxu_a", 1 0, L_0x600002ef6580;  1 drivers
v0x600002dc65b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002dc6640_0 .net "bank_mxu_o", 1 0, L_0x600002ef6620;  1 drivers
v0x600002dc66d0_0 .net "bank_mxu_w", 1 0, L_0x600002ef64e0;  1 drivers
v0x600002dc6760_0 .var "bank_mxu_w_d", 1 0;
v0x600002dc67f0 .array "bank_rdata", 3 0;
v0x600002dc67f0_0 .net v0x600002dc67f0 0, 255 0, v0x600002dc4f30_0; 1 drivers
v0x600002dc67f0_1 .net v0x600002dc67f0 1, 255 0, v0x600002dc5440_0; 1 drivers
v0x600002dc67f0_2 .net v0x600002dc67f0 2, 255 0, v0x600002dc5950_0; 1 drivers
v0x600002dc67f0_3 .net v0x600002dc67f0 3, 255 0, v0x600002dc5e60_0; 1 drivers
v0x600002dc6880_0 .var "bank_re", 3 0;
v0x600002dc6910_0 .net "bank_vpu", 1 0, L_0x600002ef66c0;  1 drivers
v0x600002dc69a0_0 .var "bank_vpu_d", 1 0;
v0x600002dc6a30 .array "bank_wdata", 3 0, 255 0;
v0x600002dc6ac0_0 .var "bank_we", 3 0;
v0x600002dc6b50_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc6be0_0 .net "dma_addr", 19 0, v0x600002dd8e10_0;  alias, 1 drivers
v0x600002dc6c70_0 .net "dma_rdata", 255 0, L_0x6000034e27d0;  alias, 1 drivers
v0x600002dc6d00_0 .var "dma_rdata_reg", 255 0;
v0x600002dc6d90_0 .net "dma_re", 0 0, L_0x6000034e21b0;  alias, 1 drivers
v0x600002dc6e20_0 .net "dma_ready", 0 0, L_0x600002ef6da0;  alias, 1 drivers
v0x600002dc6eb0_0 .net "dma_wdata", 255 0, L_0x6000034e20d0;  alias, 1 drivers
v0x600002dc6f40_0 .net "dma_we", 0 0, L_0x6000034e2140;  alias, 1 drivers
v0x600002dc6fd0_0 .var "grant_dma", 3 0;
v0x600002dc7060_0 .var "grant_mxu_a", 3 0;
v0x600002dc70f0_0 .var "grant_mxu_o", 3 0;
v0x600002dc7180_0 .var "grant_mxu_w", 3 0;
v0x600002dc7210_0 .var "grant_vpu", 3 0;
v0x600002dc72a0_0 .net "mxu_a_addr", 19 0, L_0x600002ef3980;  alias, 1 drivers
v0x600002dc7330_0 .net "mxu_a_rdata", 255 0, L_0x6000034e26f0;  alias, 1 drivers
v0x600002dc73c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002dc7450_0 .net "mxu_a_re", 0 0, L_0x600002ef3a20;  alias, 1 drivers
v0x600002dc74e0_0 .net "mxu_a_ready", 0 0, L_0x600002ef6c60;  alias, 1 drivers
v0x600002dc7570_0 .net "mxu_o_addr", 19 0, L_0x600002ef3c00;  alias, 1 drivers
v0x600002dc7600_0 .net "mxu_o_ready", 0 0, L_0x600002ef6d00;  alias, 1 drivers
v0x600002dc7690_0 .net "mxu_o_wdata", 255 0, L_0x600002ef3de0;  alias, 1 drivers
v0x600002dc7720_0 .net "mxu_o_we", 0 0, L_0x6000034e1b90;  alias, 1 drivers
v0x600002dc77b0_0 .net "mxu_w_addr", 19 0, L_0x600002ef3700;  alias, 1 drivers
v0x600002dc7840_0 .net "mxu_w_rdata", 255 0, v0x600002dc78d0_0;  alias, 1 drivers
v0x600002dc78d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002dc7960_0 .net "mxu_w_re", 0 0, L_0x600002ef37a0;  alias, 1 drivers
v0x600002dc79f0_0 .net "mxu_w_ready", 0 0, L_0x600002ef6b20;  alias, 1 drivers
v0x600002dc7a80_0 .var "req_dma", 3 0;
v0x600002dc7b10_0 .var "req_mxu_a", 3 0;
v0x600002dc7ba0_0 .var "req_mxu_o", 3 0;
v0x600002dc7c30_0 .var "req_mxu_w", 3 0;
v0x600002dc7cc0_0 .var "req_vpu", 3 0;
v0x600002dc7d50_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002dc7de0_0 .net "vpu_addr", 19 0, v0x600002db9710_0;  alias, 1 drivers
v0x600002dc7e70_0 .net "vpu_rdata", 255 0, L_0x6000034e2760;  alias, 1 drivers
v0x600002dc7f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002db8000_0 .net "vpu_re", 0 0, L_0x6000034e1f80;  alias, 1 drivers
v0x600002db8090_0 .net "vpu_ready", 0 0, L_0x600002ef6bc0;  alias, 1 drivers
v0x600002db8120_0 .net "vpu_wdata", 255 0, L_0x6000034e1ea0;  alias, 1 drivers
v0x600002db81b0_0 .net "vpu_we", 0 0, L_0x6000034e1f10;  alias, 1 drivers
v0x600002db8240_0 .net "word_dma", 7 0, L_0x600002ef6a80;  1 drivers
v0x600002db82d0_0 .net "word_mxu_a", 7 0, L_0x600002ef68a0;  1 drivers
v0x600002db8360_0 .net "word_mxu_o", 7 0, L_0x600002ef6940;  1 drivers
v0x600002db83f0_0 .net "word_mxu_w", 7 0, L_0x600002ef6800;  1 drivers
v0x600002db8480_0 .net "word_vpu", 7 0, L_0x600002ef69e0;  1 drivers
E_0x600000a99000/0 .event anyedge, v0x600002dc6760_0, v0x600002dc4f30_0, v0x600002dc5440_0, v0x600002dc5950_0;
E_0x600000a99000/1 .event anyedge, v0x600002dc5e60_0, v0x600002dc65b0_0, v0x600002dc69a0_0, v0x600002dc6490_0;
E_0x600000a99000 .event/or E_0x600000a99000/0, E_0x600000a99000/1;
E_0x600000a99080/0 .event anyedge, v0x600002dc7c30_0, v0x600002dc7b10_0, v0x600002dc7ba0_0, v0x600002dc7cc0_0;
E_0x600000a99080/1 .event anyedge, v0x600002dc7a80_0, v0x600002dc7180_0, v0x600002db83f0_0, v0x600002dc7060_0;
E_0x600000a99080/2 .event anyedge, v0x600002db82d0_0, v0x600002dc70f0_0, v0x600002db8360_0, v0x600002dc7690_0;
E_0x600000a99080/3 .event anyedge, v0x600002dc7210_0, v0x600002db8480_0, v0x600002db8120_0, v0x600002db81b0_0;
E_0x600000a99080/4 .event anyedge, v0x600002db8000_0, v0x600002dc6fd0_0, v0x600002db8240_0, v0x600002dd90e0_0;
E_0x600000a99080/5 .event anyedge, v0x600002dd9200_0, v0x600002dd8f30_0;
E_0x600000a99080 .event/or E_0x600000a99080/0, E_0x600000a99080/1, E_0x600000a99080/2, E_0x600000a99080/3, E_0x600000a99080/4, E_0x600000a99080/5;
E_0x600000a990c0/0 .event anyedge, v0x600002dc7960_0, v0x600002dc66d0_0, v0x600002dc7450_0, v0x600002dc6520_0;
E_0x600000a990c0/1 .event anyedge, v0x600002dc7720_0, v0x600002dc6640_0, v0x600002db81b0_0, v0x600002db8000_0;
E_0x600000a990c0/2 .event anyedge, v0x600002dc6910_0, v0x600002dd9200_0, v0x600002dd8f30_0, v0x600002dc6400_0;
E_0x600000a990c0 .event/or E_0x600000a990c0/0, E_0x600000a990c0/1, E_0x600000a990c0/2;
L_0x600002ef5fe0 .part v0x600002dc6ac0_0, 0, 1;
L_0x600002ef6080 .part v0x600002dc6880_0, 0, 1;
L_0x600002ef6120 .part v0x600002dc6ac0_0, 1, 1;
L_0x600002ef61c0 .part v0x600002dc6880_0, 1, 1;
L_0x600002ef6260 .part v0x600002dc6ac0_0, 2, 1;
L_0x600002ef6300 .part v0x600002dc6880_0, 2, 1;
L_0x600002ef63a0 .part v0x600002dc6ac0_0, 3, 1;
L_0x600002ef6440 .part v0x600002dc6880_0, 3, 1;
L_0x600002ef64e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600002ef3700 (v0x600002dc60a0_0) S_0x12d69c6b0;
L_0x600002ef6580 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600002ef3980 (v0x600002dc60a0_0) S_0x12d69c6b0;
L_0x600002ef6620 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600002ef3c00 (v0x600002dc60a0_0) S_0x12d69c6b0;
L_0x600002ef66c0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600002db9710_0 (v0x600002dc60a0_0) S_0x12d69c6b0;
L_0x600002ef6760 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600002dd8e10_0 (v0x600002dc60a0_0) S_0x12d69c6b0;
L_0x600002ef6800 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600002ef3700 (v0x600002dc61c0_0) S_0x12d69c820;
L_0x600002ef68a0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600002ef3980 (v0x600002dc61c0_0) S_0x12d69c820;
L_0x600002ef6940 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600002ef3c00 (v0x600002dc61c0_0) S_0x12d69c820;
L_0x600002ef69e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600002db9710_0 (v0x600002dc61c0_0) S_0x12d69c820;
L_0x600002ef6a80 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600002dd8e10_0 (v0x600002dc61c0_0) S_0x12d69c820;
L_0x600002ef6b20 .part/v v0x600002dc7180_0, L_0x600002ef64e0, 1;
L_0x600002ef6c60 .part/v v0x600002dc7060_0, L_0x600002ef6580, 1;
L_0x600002ef6d00 .part/v v0x600002dc70f0_0, L_0x600002ef6620, 1;
L_0x600002ef6bc0 .part/v v0x600002dc7210_0, L_0x600002ef66c0, 1;
L_0x600002ef6da0 .part/v v0x600002dc6fd0_0, L_0x600002ef6760, 1;
S_0x12d66be70 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12d66ad50;
 .timescale 0 0;
P_0x600000a99100 .param/l "i" 1 9 184, +C4<00>;
S_0x12d66bfe0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12d66be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031e3280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000031e32c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dc6370_0 .array/port v0x600002dc6370, 0;
v0x600002dc4cf0_0 .net "addr", 7 0, v0x600002dc6370_0;  1 drivers
v0x600002dc4d80_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc4e10_0 .var/i "i", 31 0;
v0x600002dc4ea0 .array "mem", 255 0, 255 0;
v0x600002dc4f30_0 .var "rdata", 255 0;
v0x600002dc4fc0_0 .net "re", 0 0, L_0x600002ef6080;  1 drivers
v0x600002dc6a30_0 .array/port v0x600002dc6a30, 0;
v0x600002dc5050_0 .net "wdata", 255 0, v0x600002dc6a30_0;  1 drivers
v0x600002dc50e0_0 .net "we", 0 0, L_0x600002ef5fe0;  1 drivers
E_0x600000a99200 .event posedge, v0x600002dd8090_0;
S_0x12d6a2060 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12d66ad50;
 .timescale 0 0;
P_0x600000a99280 .param/l "i" 1 9 184, +C4<01>;
S_0x12d6a21d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12d6a2060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031e3e00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000031e3e40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dc6370_1 .array/port v0x600002dc6370, 1;
v0x600002dc5200_0 .net "addr", 7 0, v0x600002dc6370_1;  1 drivers
v0x600002dc5290_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc5320_0 .var/i "i", 31 0;
v0x600002dc53b0 .array "mem", 255 0, 255 0;
v0x600002dc5440_0 .var "rdata", 255 0;
v0x600002dc54d0_0 .net "re", 0 0, L_0x600002ef61c0;  1 drivers
v0x600002dc6a30_1 .array/port v0x600002dc6a30, 1;
v0x600002dc5560_0 .net "wdata", 255 0, v0x600002dc6a30_1;  1 drivers
v0x600002dc55f0_0 .net "we", 0 0, L_0x600002ef6120;  1 drivers
S_0x12d6a2340 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12d66ad50;
 .timescale 0 0;
P_0x600000a993c0 .param/l "i" 1 9 184, +C4<010>;
S_0x12d69c260 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12d6a2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031e3e80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000031e3ec0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dc6370_2 .array/port v0x600002dc6370, 2;
v0x600002dc5710_0 .net "addr", 7 0, v0x600002dc6370_2;  1 drivers
v0x600002dc57a0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc5830_0 .var/i "i", 31 0;
v0x600002dc58c0 .array "mem", 255 0, 255 0;
v0x600002dc5950_0 .var "rdata", 255 0;
v0x600002dc59e0_0 .net "re", 0 0, L_0x600002ef6300;  1 drivers
v0x600002dc6a30_2 .array/port v0x600002dc6a30, 2;
v0x600002dc5a70_0 .net "wdata", 255 0, v0x600002dc6a30_2;  1 drivers
v0x600002dc5b00_0 .net "we", 0 0, L_0x600002ef6260;  1 drivers
S_0x12d69c3d0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12d66ad50;
 .timescale 0 0;
P_0x600000a99500 .param/l "i" 1 9 184, +C4<011>;
S_0x12d69c540 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12d69c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031e3f00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000031e3f40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dc6370_3 .array/port v0x600002dc6370, 3;
v0x600002dc5c20_0 .net "addr", 7 0, v0x600002dc6370_3;  1 drivers
v0x600002dc5cb0_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002dc5d40_0 .var/i "i", 31 0;
v0x600002dc5dd0 .array "mem", 255 0, 255 0;
v0x600002dc5e60_0 .var "rdata", 255 0;
v0x600002dc5ef0_0 .net "re", 0 0, L_0x600002ef6440;  1 drivers
v0x600002dc6a30_3 .array/port v0x600002dc6a30, 3;
v0x600002dc5f80_0 .net "wdata", 255 0, v0x600002dc6a30_3;  1 drivers
v0x600002dc6010_0 .net "we", 0 0, L_0x600002ef63a0;  1 drivers
S_0x12d69c6b0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12d66ad50;
 .timescale 0 0;
v0x600002dc60a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12d69c6b0
TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002dc60a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002dc60a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12d69c820 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x12d66ad50;
 .timescale 0 0;
v0x600002dc61c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12d69c820
TD_tb_e2e_multi_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x600002dc61c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12d69cb90 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x12d66ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12d810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12d810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12d810080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12d8100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12d810100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12d810140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12d810180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12d8101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12d810200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12d810240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12d810280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12d8102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12d810300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12d810340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12d810380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12d8103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12d810400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12d810440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12d810480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12d8104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12d810500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12d810540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12d810580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12d8105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12d810600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12d810640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12d810680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12d8106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12d810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000034e1ce0 .functor BUFZ 256, L_0x600002ef57c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034e1d50 .functor BUFZ 256, L_0x600002ef5900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034e1dc0 .functor BUFZ 1, v0x600002db8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e1ea0 .functor BUFZ 256, v0x600002db9a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034e1f10 .functor BUFZ 1, v0x600002db9b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000034e1f80 .functor BUFZ 1, v0x600002db98c0_0, C4<0>, C4<0>, C4<0>;
v0x600002db8510_0 .net *"_ivl_48", 255 0, L_0x600002ef57c0;  1 drivers
v0x600002db85a0_0 .net *"_ivl_50", 6 0, L_0x600002ef5860;  1 drivers
L_0x13009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002db8630_0 .net *"_ivl_53", 1 0, L_0x13009a848;  1 drivers
v0x600002db86c0_0 .net *"_ivl_56", 255 0, L_0x600002ef5900;  1 drivers
v0x600002db8750_0 .net *"_ivl_58", 6 0, L_0x600002ef59a0;  1 drivers
L_0x13009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002db87e0_0 .net *"_ivl_61", 1 0, L_0x13009a890;  1 drivers
L_0x13009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002db8870_0 .net/2u *"_ivl_64", 2 0, L_0x13009a8d8;  1 drivers
v0x600002db8900_0 .var "addr_reg", 19 0;
v0x600002db8990_0 .var "alu_result", 255 0;
v0x600002db8a20_0 .net "clk", 0 0, v0x600002dbf720_0;  alias, 1 drivers
v0x600002db8ab0_0 .net "cmd", 127 0, v0x600002ddc240_0;  alias, 1 drivers
v0x600002db8b40_0 .net "cmd_done", 0 0, L_0x6000034e1dc0;  alias, 1 drivers
v0x600002db8bd0_0 .net "cmd_ready", 0 0, L_0x600002ef5a40;  alias, 1 drivers
v0x600002db8c60_0 .var "cmd_reg", 127 0;
v0x600002db8cf0_0 .net "cmd_valid", 0 0, L_0x6000034ee760;  alias, 1 drivers
v0x600002db8d80_0 .net "count", 15 0, L_0x600002ef5720;  1 drivers
v0x600002db8e10_0 .var "count_reg", 15 0;
v0x600002db8ea0_0 .var "done_reg", 0 0;
v0x600002db8f30_0 .var "elem_count", 15 0;
v0x600002db8fc0_0 .net "imm", 15 0, L_0x600002ef55e0;  1 drivers
v0x600002db9050_0 .var "imm_reg", 15 0;
v0x600002db90e0_0 .var/i "lane", 31 0;
v0x600002db9170 .array "lane_a", 15 0;
v0x600002db9170_0 .net v0x600002db9170 0, 15 0, L_0x600002ef3f20; 1 drivers
v0x600002db9170_1 .net v0x600002db9170 1, 15 0, L_0x600002ef4000; 1 drivers
v0x600002db9170_2 .net v0x600002db9170 2, 15 0, L_0x600002ef4140; 1 drivers
v0x600002db9170_3 .net v0x600002db9170 3, 15 0, L_0x600002ef4280; 1 drivers
v0x600002db9170_4 .net v0x600002db9170 4, 15 0, L_0x600002ef43c0; 1 drivers
v0x600002db9170_5 .net v0x600002db9170 5, 15 0, L_0x600002ef4500; 1 drivers
v0x600002db9170_6 .net v0x600002db9170 6, 15 0, L_0x600002ef4640; 1 drivers
v0x600002db9170_7 .net v0x600002db9170 7, 15 0, L_0x600002ef4780; 1 drivers
v0x600002db9170_8 .net v0x600002db9170 8, 15 0, L_0x600002ef48c0; 1 drivers
v0x600002db9170_9 .net v0x600002db9170 9, 15 0, L_0x600002ef4a00; 1 drivers
v0x600002db9170_10 .net v0x600002db9170 10, 15 0, L_0x600002ef4be0; 1 drivers
v0x600002db9170_11 .net v0x600002db9170 11, 15 0, L_0x600002ef4c80; 1 drivers
v0x600002db9170_12 .net v0x600002db9170 12, 15 0, L_0x600002ef4dc0; 1 drivers
v0x600002db9170_13 .net v0x600002db9170 13, 15 0, L_0x600002ef4f00; 1 drivers
v0x600002db9170_14 .net v0x600002db9170 14, 15 0, L_0x600002ef5040; 1 drivers
v0x600002db9170_15 .net v0x600002db9170 15, 15 0, L_0x600002ef5180; 1 drivers
v0x600002db9200 .array "lane_b", 15 0;
v0x600002db9200_0 .net v0x600002db9200 0, 15 0, L_0x600002ef8640; 1 drivers
v0x600002db9200_1 .net v0x600002db9200 1, 15 0, L_0x600002ef40a0; 1 drivers
v0x600002db9200_2 .net v0x600002db9200 2, 15 0, L_0x600002ef41e0; 1 drivers
v0x600002db9200_3 .net v0x600002db9200 3, 15 0, L_0x600002ef4320; 1 drivers
v0x600002db9200_4 .net v0x600002db9200 4, 15 0, L_0x600002ef4460; 1 drivers
v0x600002db9200_5 .net v0x600002db9200 5, 15 0, L_0x600002ef45a0; 1 drivers
v0x600002db9200_6 .net v0x600002db9200 6, 15 0, L_0x600002ef46e0; 1 drivers
v0x600002db9200_7 .net v0x600002db9200 7, 15 0, L_0x600002ef4820; 1 drivers
v0x600002db9200_8 .net v0x600002db9200 8, 15 0, L_0x600002ef4960; 1 drivers
v0x600002db9200_9 .net v0x600002db9200 9, 15 0, L_0x600002ef4b40; 1 drivers
v0x600002db9200_10 .net v0x600002db9200 10, 15 0, L_0x600002ef4aa0; 1 drivers
v0x600002db9200_11 .net v0x600002db9200 11, 15 0, L_0x600002ef4d20; 1 drivers
v0x600002db9200_12 .net v0x600002db9200 12, 15 0, L_0x600002ef4e60; 1 drivers
v0x600002db9200_13 .net v0x600002db9200 13, 15 0, L_0x600002ef4fa0; 1 drivers
v0x600002db9200_14 .net v0x600002db9200 14, 15 0, L_0x600002ef50e0; 1 drivers
v0x600002db9200_15 .net v0x600002db9200 15, 15 0, L_0x600002ef5220; 1 drivers
v0x600002db9290 .array "lane_result", 15 0, 15 0;
v0x600002db9320_0 .net "mem_addr", 19 0, L_0x600002ef5680;  1 drivers
v0x600002db93b0_0 .var "mem_addr_reg", 19 0;
v0x600002db9440_0 .net "opcode", 7 0, L_0x600002ef52c0;  1 drivers
v0x600002db94d0_0 .var "reduce_result", 15 0;
v0x600002db9560 .array "reduce_tree", 79 0, 15 0;
v0x600002db95f0_0 .net "rst_n", 0 0, v0x600002db0120_0;  alias, 1 drivers
v0x600002db9680_0 .net "sram_addr", 19 0, v0x600002db9710_0;  alias, 1 drivers
v0x600002db9710_0 .var "sram_addr_reg", 19 0;
v0x600002db97a0_0 .net "sram_rdata", 255 0, L_0x6000034e2760;  alias, 1 drivers
v0x600002db9830_0 .net "sram_re", 0 0, L_0x6000034e1f80;  alias, 1 drivers
v0x600002db98c0_0 .var "sram_re_reg", 0 0;
v0x600002db9950_0 .net "sram_ready", 0 0, L_0x600002ef6bc0;  alias, 1 drivers
v0x600002db99e0_0 .net "sram_wdata", 255 0, L_0x6000034e1ea0;  alias, 1 drivers
v0x600002db9a70_0 .var "sram_wdata_reg", 255 0;
v0x600002db9b00_0 .net "sram_we", 0 0, L_0x6000034e1f10;  alias, 1 drivers
v0x600002db9b90_0 .var "sram_we_reg", 0 0;
v0x600002db9c20_0 .var/i "stage", 31 0;
v0x600002db9cb0_0 .var "state", 2 0;
v0x600002db9d40_0 .net "subop", 7 0, L_0x600002ef5360;  1 drivers
v0x600002db9dd0_0 .var "subop_reg", 7 0;
v0x600002db9e60_0 .net "vd", 4 0, L_0x600002ef5400;  1 drivers
v0x600002db9ef0_0 .var "vd_reg", 4 0;
v0x600002db9f80 .array "vrf", 31 0, 255 0;
v0x600002dba010_0 .net "vs1", 4 0, L_0x600002ef54a0;  1 drivers
v0x600002dba0a0_0 .net "vs1_data", 255 0, L_0x6000034e1ce0;  1 drivers
v0x600002dba130_0 .var "vs1_reg", 4 0;
v0x600002dba1c0_0 .net "vs2", 4 0, L_0x600002ef5540;  1 drivers
v0x600002dba250_0 .net "vs2_data", 255 0, L_0x6000034e1d50;  1 drivers
v0x600002dba2e0_0 .var "vs2_reg", 4 0;
E_0x600000a99e00/0 .event anyedge, v0x600002db9170_0, v0x600002db9170_1, v0x600002db9170_2, v0x600002db9170_3;
E_0x600000a99e00/1 .event anyedge, v0x600002db9170_4, v0x600002db9170_5, v0x600002db9170_6, v0x600002db9170_7;
E_0x600000a99e00/2 .event anyedge, v0x600002db9170_8, v0x600002db9170_9, v0x600002db9170_10, v0x600002db9170_11;
E_0x600000a99e00/3 .event anyedge, v0x600002db9170_12, v0x600002db9170_13, v0x600002db9170_14, v0x600002db9170_15;
v0x600002db9560_0 .array/port v0x600002db9560, 0;
v0x600002db9560_1 .array/port v0x600002db9560, 1;
v0x600002db9560_2 .array/port v0x600002db9560, 2;
E_0x600000a99e00/4 .event anyedge, v0x600002db9dd0_0, v0x600002db9560_0, v0x600002db9560_1, v0x600002db9560_2;
v0x600002db9560_3 .array/port v0x600002db9560, 3;
v0x600002db9560_4 .array/port v0x600002db9560, 4;
v0x600002db9560_5 .array/port v0x600002db9560, 5;
v0x600002db9560_6 .array/port v0x600002db9560, 6;
E_0x600000a99e00/5 .event anyedge, v0x600002db9560_3, v0x600002db9560_4, v0x600002db9560_5, v0x600002db9560_6;
v0x600002db9560_7 .array/port v0x600002db9560, 7;
v0x600002db9560_8 .array/port v0x600002db9560, 8;
v0x600002db9560_9 .array/port v0x600002db9560, 9;
v0x600002db9560_10 .array/port v0x600002db9560, 10;
E_0x600000a99e00/6 .event anyedge, v0x600002db9560_7, v0x600002db9560_8, v0x600002db9560_9, v0x600002db9560_10;
v0x600002db9560_11 .array/port v0x600002db9560, 11;
v0x600002db9560_12 .array/port v0x600002db9560, 12;
v0x600002db9560_13 .array/port v0x600002db9560, 13;
v0x600002db9560_14 .array/port v0x600002db9560, 14;
E_0x600000a99e00/7 .event anyedge, v0x600002db9560_11, v0x600002db9560_12, v0x600002db9560_13, v0x600002db9560_14;
v0x600002db9560_15 .array/port v0x600002db9560, 15;
v0x600002db9560_16 .array/port v0x600002db9560, 16;
v0x600002db9560_17 .array/port v0x600002db9560, 17;
v0x600002db9560_18 .array/port v0x600002db9560, 18;
E_0x600000a99e00/8 .event anyedge, v0x600002db9560_15, v0x600002db9560_16, v0x600002db9560_17, v0x600002db9560_18;
v0x600002db9560_19 .array/port v0x600002db9560, 19;
v0x600002db9560_20 .array/port v0x600002db9560, 20;
v0x600002db9560_21 .array/port v0x600002db9560, 21;
v0x600002db9560_22 .array/port v0x600002db9560, 22;
E_0x600000a99e00/9 .event anyedge, v0x600002db9560_19, v0x600002db9560_20, v0x600002db9560_21, v0x600002db9560_22;
v0x600002db9560_23 .array/port v0x600002db9560, 23;
v0x600002db9560_24 .array/port v0x600002db9560, 24;
v0x600002db9560_25 .array/port v0x600002db9560, 25;
v0x600002db9560_26 .array/port v0x600002db9560, 26;
E_0x600000a99e00/10 .event anyedge, v0x600002db9560_23, v0x600002db9560_24, v0x600002db9560_25, v0x600002db9560_26;
v0x600002db9560_27 .array/port v0x600002db9560, 27;
v0x600002db9560_28 .array/port v0x600002db9560, 28;
v0x600002db9560_29 .array/port v0x600002db9560, 29;
v0x600002db9560_30 .array/port v0x600002db9560, 30;
E_0x600000a99e00/11 .event anyedge, v0x600002db9560_27, v0x600002db9560_28, v0x600002db9560_29, v0x600002db9560_30;
v0x600002db9560_31 .array/port v0x600002db9560, 31;
v0x600002db9560_32 .array/port v0x600002db9560, 32;
v0x600002db9560_33 .array/port v0x600002db9560, 33;
v0x600002db9560_34 .array/port v0x600002db9560, 34;
E_0x600000a99e00/12 .event anyedge, v0x600002db9560_31, v0x600002db9560_32, v0x600002db9560_33, v0x600002db9560_34;
v0x600002db9560_35 .array/port v0x600002db9560, 35;
v0x600002db9560_36 .array/port v0x600002db9560, 36;
v0x600002db9560_37 .array/port v0x600002db9560, 37;
v0x600002db9560_38 .array/port v0x600002db9560, 38;
E_0x600000a99e00/13 .event anyedge, v0x600002db9560_35, v0x600002db9560_36, v0x600002db9560_37, v0x600002db9560_38;
v0x600002db9560_39 .array/port v0x600002db9560, 39;
v0x600002db9560_40 .array/port v0x600002db9560, 40;
v0x600002db9560_41 .array/port v0x600002db9560, 41;
v0x600002db9560_42 .array/port v0x600002db9560, 42;
E_0x600000a99e00/14 .event anyedge, v0x600002db9560_39, v0x600002db9560_40, v0x600002db9560_41, v0x600002db9560_42;
v0x600002db9560_43 .array/port v0x600002db9560, 43;
v0x600002db9560_44 .array/port v0x600002db9560, 44;
v0x600002db9560_45 .array/port v0x600002db9560, 45;
v0x600002db9560_46 .array/port v0x600002db9560, 46;
E_0x600000a99e00/15 .event anyedge, v0x600002db9560_43, v0x600002db9560_44, v0x600002db9560_45, v0x600002db9560_46;
v0x600002db9560_47 .array/port v0x600002db9560, 47;
v0x600002db9560_48 .array/port v0x600002db9560, 48;
v0x600002db9560_49 .array/port v0x600002db9560, 49;
v0x600002db9560_50 .array/port v0x600002db9560, 50;
E_0x600000a99e00/16 .event anyedge, v0x600002db9560_47, v0x600002db9560_48, v0x600002db9560_49, v0x600002db9560_50;
v0x600002db9560_51 .array/port v0x600002db9560, 51;
v0x600002db9560_52 .array/port v0x600002db9560, 52;
v0x600002db9560_53 .array/port v0x600002db9560, 53;
v0x600002db9560_54 .array/port v0x600002db9560, 54;
E_0x600000a99e00/17 .event anyedge, v0x600002db9560_51, v0x600002db9560_52, v0x600002db9560_53, v0x600002db9560_54;
v0x600002db9560_55 .array/port v0x600002db9560, 55;
v0x600002db9560_56 .array/port v0x600002db9560, 56;
v0x600002db9560_57 .array/port v0x600002db9560, 57;
v0x600002db9560_58 .array/port v0x600002db9560, 58;
E_0x600000a99e00/18 .event anyedge, v0x600002db9560_55, v0x600002db9560_56, v0x600002db9560_57, v0x600002db9560_58;
v0x600002db9560_59 .array/port v0x600002db9560, 59;
v0x600002db9560_60 .array/port v0x600002db9560, 60;
v0x600002db9560_61 .array/port v0x600002db9560, 61;
v0x600002db9560_62 .array/port v0x600002db9560, 62;
E_0x600000a99e00/19 .event anyedge, v0x600002db9560_59, v0x600002db9560_60, v0x600002db9560_61, v0x600002db9560_62;
v0x600002db9560_63 .array/port v0x600002db9560, 63;
v0x600002db9560_64 .array/port v0x600002db9560, 64;
v0x600002db9560_65 .array/port v0x600002db9560, 65;
v0x600002db9560_66 .array/port v0x600002db9560, 66;
E_0x600000a99e00/20 .event anyedge, v0x600002db9560_63, v0x600002db9560_64, v0x600002db9560_65, v0x600002db9560_66;
v0x600002db9560_67 .array/port v0x600002db9560, 67;
v0x600002db9560_68 .array/port v0x600002db9560, 68;
v0x600002db9560_69 .array/port v0x600002db9560, 69;
v0x600002db9560_70 .array/port v0x600002db9560, 70;
E_0x600000a99e00/21 .event anyedge, v0x600002db9560_67, v0x600002db9560_68, v0x600002db9560_69, v0x600002db9560_70;
v0x600002db9560_71 .array/port v0x600002db9560, 71;
v0x600002db9560_72 .array/port v0x600002db9560, 72;
v0x600002db9560_73 .array/port v0x600002db9560, 73;
v0x600002db9560_74 .array/port v0x600002db9560, 74;
E_0x600000a99e00/22 .event anyedge, v0x600002db9560_71, v0x600002db9560_72, v0x600002db9560_73, v0x600002db9560_74;
v0x600002db9560_75 .array/port v0x600002db9560, 75;
v0x600002db9560_76 .array/port v0x600002db9560, 76;
v0x600002db9560_77 .array/port v0x600002db9560, 77;
v0x600002db9560_78 .array/port v0x600002db9560, 78;
E_0x600000a99e00/23 .event anyedge, v0x600002db9560_75, v0x600002db9560_76, v0x600002db9560_77, v0x600002db9560_78;
v0x600002db9560_79 .array/port v0x600002db9560, 79;
E_0x600000a99e00/24 .event anyedge, v0x600002db9560_79;
E_0x600000a99e00 .event/or E_0x600000a99e00/0, E_0x600000a99e00/1, E_0x600000a99e00/2, E_0x600000a99e00/3, E_0x600000a99e00/4, E_0x600000a99e00/5, E_0x600000a99e00/6, E_0x600000a99e00/7, E_0x600000a99e00/8, E_0x600000a99e00/9, E_0x600000a99e00/10, E_0x600000a99e00/11, E_0x600000a99e00/12, E_0x600000a99e00/13, E_0x600000a99e00/14, E_0x600000a99e00/15, E_0x600000a99e00/16, E_0x600000a99e00/17, E_0x600000a99e00/18, E_0x600000a99e00/19, E_0x600000a99e00/20, E_0x600000a99e00/21, E_0x600000a99e00/22, E_0x600000a99e00/23, E_0x600000a99e00/24;
L_0x600002ef3f20 .part L_0x6000034e1ce0, 0, 16;
L_0x600002ef8640 .part L_0x6000034e1d50, 0, 16;
L_0x600002ef4000 .part L_0x6000034e1ce0, 16, 16;
L_0x600002ef40a0 .part L_0x6000034e1d50, 16, 16;
L_0x600002ef4140 .part L_0x6000034e1ce0, 32, 16;
L_0x600002ef41e0 .part L_0x6000034e1d50, 32, 16;
L_0x600002ef4280 .part L_0x6000034e1ce0, 48, 16;
L_0x600002ef4320 .part L_0x6000034e1d50, 48, 16;
L_0x600002ef43c0 .part L_0x6000034e1ce0, 64, 16;
L_0x600002ef4460 .part L_0x6000034e1d50, 64, 16;
L_0x600002ef4500 .part L_0x6000034e1ce0, 80, 16;
L_0x600002ef45a0 .part L_0x6000034e1d50, 80, 16;
L_0x600002ef4640 .part L_0x6000034e1ce0, 96, 16;
L_0x600002ef46e0 .part L_0x6000034e1d50, 96, 16;
L_0x600002ef4780 .part L_0x6000034e1ce0, 112, 16;
L_0x600002ef4820 .part L_0x6000034e1d50, 112, 16;
L_0x600002ef48c0 .part L_0x6000034e1ce0, 128, 16;
L_0x600002ef4960 .part L_0x6000034e1d50, 128, 16;
L_0x600002ef4a00 .part L_0x6000034e1ce0, 144, 16;
L_0x600002ef4b40 .part L_0x6000034e1d50, 144, 16;
L_0x600002ef4be0 .part L_0x6000034e1ce0, 160, 16;
L_0x600002ef4aa0 .part L_0x6000034e1d50, 160, 16;
L_0x600002ef4c80 .part L_0x6000034e1ce0, 176, 16;
L_0x600002ef4d20 .part L_0x6000034e1d50, 176, 16;
L_0x600002ef4dc0 .part L_0x6000034e1ce0, 192, 16;
L_0x600002ef4e60 .part L_0x6000034e1d50, 192, 16;
L_0x600002ef4f00 .part L_0x6000034e1ce0, 208, 16;
L_0x600002ef4fa0 .part L_0x6000034e1d50, 208, 16;
L_0x600002ef5040 .part L_0x6000034e1ce0, 224, 16;
L_0x600002ef50e0 .part L_0x6000034e1d50, 224, 16;
L_0x600002ef5180 .part L_0x6000034e1ce0, 240, 16;
L_0x600002ef5220 .part L_0x6000034e1d50, 240, 16;
L_0x600002ef52c0 .part v0x600002ddc240_0, 120, 8;
L_0x600002ef5360 .part v0x600002ddc240_0, 112, 8;
L_0x600002ef5400 .part v0x600002ddc240_0, 107, 5;
L_0x600002ef54a0 .part v0x600002ddc240_0, 102, 5;
L_0x600002ef5540 .part v0x600002ddc240_0, 97, 5;
L_0x600002ef55e0 .part v0x600002ddc240_0, 32, 16;
L_0x600002ef5680 .part v0x600002ddc240_0, 76, 20;
L_0x600002ef5720 .part v0x600002ddc240_0, 48, 16;
L_0x600002ef57c0 .array/port v0x600002db9f80, L_0x600002ef5860;
L_0x600002ef5860 .concat [ 5 2 0 0], v0x600002dba130_0, L_0x13009a848;
L_0x600002ef5900 .array/port v0x600002db9f80, L_0x600002ef59a0;
L_0x600002ef59a0 .concat [ 5 2 0 0], v0x600002dba2e0_0, L_0x13009a890;
L_0x600002ef5a40 .cmp/eq 3, v0x600002db9cb0_0, L_0x13009a8d8;
S_0x12d69d010 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a99e40 .param/l "i" 1 10 137, +C4<00>;
v0x600002db9290_0 .array/port v0x600002db9290, 0;
v0x600002db9290_1 .array/port v0x600002db9290, 1;
v0x600002db9290_2 .array/port v0x600002db9290, 2;
v0x600002db9290_3 .array/port v0x600002db9290, 3;
E_0x600000a99ec0/0 .event anyedge, v0x600002db9290_0, v0x600002db9290_1, v0x600002db9290_2, v0x600002db9290_3;
v0x600002db9290_4 .array/port v0x600002db9290, 4;
v0x600002db9290_5 .array/port v0x600002db9290, 5;
v0x600002db9290_6 .array/port v0x600002db9290, 6;
v0x600002db9290_7 .array/port v0x600002db9290, 7;
E_0x600000a99ec0/1 .event anyedge, v0x600002db9290_4, v0x600002db9290_5, v0x600002db9290_6, v0x600002db9290_7;
v0x600002db9290_8 .array/port v0x600002db9290, 8;
v0x600002db9290_9 .array/port v0x600002db9290, 9;
v0x600002db9290_10 .array/port v0x600002db9290, 10;
v0x600002db9290_11 .array/port v0x600002db9290, 11;
E_0x600000a99ec0/2 .event anyedge, v0x600002db9290_8, v0x600002db9290_9, v0x600002db9290_10, v0x600002db9290_11;
v0x600002db9290_12 .array/port v0x600002db9290, 12;
v0x600002db9290_13 .array/port v0x600002db9290, 13;
v0x600002db9290_14 .array/port v0x600002db9290, 14;
v0x600002db9290_15 .array/port v0x600002db9290, 15;
E_0x600000a99ec0/3 .event anyedge, v0x600002db9290_12, v0x600002db9290_13, v0x600002db9290_14, v0x600002db9290_15;
E_0x600000a99ec0 .event/or E_0x600000a99ec0/0, E_0x600000a99ec0/1, E_0x600000a99ec0/2, E_0x600000a99ec0/3;
E_0x600000a99f00/0 .event anyedge, v0x600002db9dd0_0, v0x600002db9170_0, v0x600002db9170_1, v0x600002db9170_2;
E_0x600000a99f00/1 .event anyedge, v0x600002db9170_3, v0x600002db9170_4, v0x600002db9170_5, v0x600002db9170_6;
E_0x600000a99f00/2 .event anyedge, v0x600002db9170_7, v0x600002db9170_8, v0x600002db9170_9, v0x600002db9170_10;
E_0x600000a99f00/3 .event anyedge, v0x600002db9170_11, v0x600002db9170_12, v0x600002db9170_13, v0x600002db9170_14;
E_0x600000a99f00/4 .event anyedge, v0x600002db9170_15, v0x600002db9200_0, v0x600002db9200_1, v0x600002db9200_2;
E_0x600000a99f00/5 .event anyedge, v0x600002db9200_3, v0x600002db9200_4, v0x600002db9200_5, v0x600002db9200_6;
E_0x600000a99f00/6 .event anyedge, v0x600002db9200_7, v0x600002db9200_8, v0x600002db9200_9, v0x600002db9200_10;
E_0x600000a99f00/7 .event anyedge, v0x600002db9200_11, v0x600002db9200_12, v0x600002db9200_13, v0x600002db9200_14;
E_0x600000a99f00/8 .event anyedge, v0x600002db9200_15, v0x600002db9050_0;
E_0x600000a99f00 .event/or E_0x600000a99f00/0, E_0x600000a99f00/1, E_0x600000a99f00/2, E_0x600000a99f00/3, E_0x600000a99f00/4, E_0x600000a99f00/5, E_0x600000a99f00/6, E_0x600000a99f00/7, E_0x600000a99f00/8;
S_0x12d69d180 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a99f40 .param/l "i" 1 10 137, +C4<01>;
S_0x12d69d2f0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a99fc0 .param/l "i" 1 10 137, +C4<010>;
S_0x12d69d460 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a040 .param/l "i" 1 10 137, +C4<011>;
S_0x12d69d5d0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a100 .param/l "i" 1 10 137, +C4<0100>;
S_0x12d69d740 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a180 .param/l "i" 1 10 137, +C4<0101>;
S_0x12d69d8b0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a200 .param/l "i" 1 10 137, +C4<0110>;
S_0x12d69da20 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a280 .param/l "i" 1 10 137, +C4<0111>;
S_0x12d69db90 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a0c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x12d69dd00 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a340 .param/l "i" 1 10 137, +C4<01001>;
S_0x12d69de70 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a3c0 .param/l "i" 1 10 137, +C4<01010>;
S_0x12d69dfe0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a440 .param/l "i" 1 10 137, +C4<01011>;
S_0x12d69e150 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a4c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x12d69e2c0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a540 .param/l "i" 1 10 137, +C4<01101>;
S_0x12d69e430 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a5c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x12d69e5a0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12d69cb90;
 .timescale 0 0;
P_0x600000a9a640 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12d66c9d0;
T_2 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002ddbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddbb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddb9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002ddb690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002ddba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002ddba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002ddba80_0, 0;
T_2.2 ;
    %load/vec4 v0x600002ddc2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002ddbb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002ddbb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002ddbb10_0, 0;
T_2.5 ;
    %load/vec4 v0x600002dda9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002ddb9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002ddb9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002ddb9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600002ddb840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002ddb720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002ddba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002ddba80_0, 0;
T_2.11 ;
    %load/vec4 v0x600002ddc480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002ddc360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002ddbb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002ddbb10_0, 0;
T_2.14 ;
    %load/vec4 v0x600002ddab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002ddaa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002ddb9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002ddb9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12d66c9d0;
T_3 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002ddbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ddb210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002ddb3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002ddaf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddb0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ddb600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddb840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ddc240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddc480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002dda910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddc090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dda6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dda760_0, 0;
    %fork t_1, S_0x12d66c590;
    %jmp t_0;
    .scope S_0x12d66c590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dd9440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002dd9440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002dd9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddb450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002dd9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddb330, 0, 4;
    %load/vec4 v0x600002dd9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dd9440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12d66c9d0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002ddb840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002ddb720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddb840_0, 0;
T_3.4 ;
    %load/vec4 v0x600002ddc480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002ddc360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddc480_0, 0;
T_3.7 ;
    %load/vec4 v0x600002ddab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002ddaa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddb0f0_0, 0;
    %load/vec4 v0x600002ddbd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002ddbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002ddbcc0_0;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002ddb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002ddb960_0;
    %assign/vec4 v0x600002ddaf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddb0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002ddb180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002ddafd0_0;
    %assign/vec4 v0x600002ddb210_0, 0;
    %load/vec4 v0x600002ddafd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002dda6d0_0, 0;
    %load/vec4 v0x600002ddafd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002dda760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002dda6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddb450, 0, 4;
    %load/vec4 v0x600002ddb210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddb330, 0, 4;
    %load/vec4 v0x600002ddb3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002ddb3c0_0, 0;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002ddb330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002ddb330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddb330, 0, 4;
    %load/vec4 v0x600002ddb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002ddb450, 4;
    %assign/vec4 v0x600002ddb960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002ddb3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002ddb3c0_0, 0;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddc090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002dda520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002dda520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002dda6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002ddb210_0;
    %assign/vec4 v0x600002ddb600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddb840_0, 0;
    %load/vec4 v0x600002ddb720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002ddb210_0;
    %assign/vec4 v0x600002ddc240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddc480_0, 0;
    %load/vec4 v0x600002ddc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002ddb210_0;
    %assign/vec4 v0x600002dda910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ddab50_0, 0;
    %load/vec4 v0x600002ddaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002dda760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002ddb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002ddc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002dda7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002dda520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002ddbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddc090_0, 0;
    %load/vec4 v0x600002ddb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002ddbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002ddbcc0_0;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002ddb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002ddbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ddad90_0, 0;
    %load/vec4 v0x600002ddbcc0_0;
    %assign/vec4 v0x600002ddb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002ddb3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002ddbd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12d675860;
T_4 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddc870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002dc4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc47e0, 4;
    %assign/vec4 v0x600002ddc870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12d670bc0;
T_5 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ddcab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002ddcab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002ddcab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddca20, 0, 4;
    %load/vec4 v0x600002ddcab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddcab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddcb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002dc4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ddcab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002ddcab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002ddcab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ddca20, 4;
    %ix/getv/s 3, v0x600002ddcab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddca20, 0, 4;
    %load/vec4 v0x600002ddcab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddcab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ddca20, 4;
    %assign/vec4 v0x600002ddcb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12d620760;
T_6 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ddcd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002ddcd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002ddcd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddccf0, 0, 4;
    %load/vec4 v0x600002ddcd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddcd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002dc4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ddcd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002ddcd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002ddcd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ddccf0, 4;
    %ix/getv/s 3, v0x600002ddcd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddccf0, 0, 4;
    %load/vec4 v0x600002ddcd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddcd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ddccf0, 4;
    %assign/vec4 v0x600002ddce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12d60baa0;
T_7 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ddd050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002ddd050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002ddd050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddcfc0, 0, 4;
    %load/vec4 v0x600002ddd050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddd050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddd0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002dc4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddcfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ddd050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002ddd050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002ddd050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ddcfc0, 4;
    %ix/getv/s 3, v0x600002ddd050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddcfc0, 0, 4;
    %load/vec4 v0x600002ddd050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddd050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ddcfc0, 4;
    %assign/vec4 v0x600002ddd0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12d619db0;
T_8 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dddb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dddd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddd680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddd5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dddb00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002ddd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002dddcb0_0;
    %assign/vec4 v0x600002dddd40_0, 0;
T_8.2 ;
    %load/vec4 v0x600002ddd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002ddd560_0;
    %assign/vec4 v0x600002ddd680_0, 0;
    %load/vec4 v0x600002ddd680_0;
    %assign/vec4 v0x600002ddd5f0_0, 0;
    %load/vec4 v0x600002ddd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002ddd9e0_0;
    %assign/vec4 v0x600002dddb00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002ddda70_0;
    %load/vec4 v0x600002ddd9e0_0;
    %add;
    %assign/vec4 v0x600002dddb00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12d61c210;
T_9 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002ddf0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddf2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ddeb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002ddf060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002ddee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002ddf210_0;
    %assign/vec4 v0x600002ddf2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002dded90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002ddeac0_0;
    %assign/vec4 v0x600002ddebe0_0, 0;
    %load/vec4 v0x600002ddebe0_0;
    %assign/vec4 v0x600002ddeb50_0, 0;
    %load/vec4 v0x600002ddec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002ddef40_0;
    %assign/vec4 v0x600002ddf060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002ddefd0_0;
    %load/vec4 v0x600002ddef40_0;
    %add;
    %assign/vec4 v0x600002ddf060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12d6100b0;
T_10 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dd06c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd0870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dd0630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002dd03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002dd07e0_0;
    %assign/vec4 v0x600002dd0870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002dd0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002dd0090_0;
    %assign/vec4 v0x600002dd01b0_0, 0;
    %load/vec4 v0x600002dd01b0_0;
    %assign/vec4 v0x600002dd0120_0, 0;
    %load/vec4 v0x600002dd0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002dd0510_0;
    %assign/vec4 v0x600002dd0630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002dd05a0_0;
    %load/vec4 v0x600002dd0510_0;
    %add;
    %assign/vec4 v0x600002dd0630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12d604c80;
T_11 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dd1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd1dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd1710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dd1b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002dd1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002dd1d40_0;
    %assign/vec4 v0x600002dd1dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002dd18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002dd15f0_0;
    %assign/vec4 v0x600002dd1710_0, 0;
    %load/vec4 v0x600002dd1710_0;
    %assign/vec4 v0x600002dd1680_0, 0;
    %load/vec4 v0x600002dd17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002dd1a70_0;
    %assign/vec4 v0x600002dd1b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002dd1b00_0;
    %load/vec4 v0x600002dd1a70_0;
    %add;
    %assign/vec4 v0x600002dd1b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12d698ee0;
T_12 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dd3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd3330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd2be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dd30f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002dd2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002dd32a0_0;
    %assign/vec4 v0x600002dd3330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002dd2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002dd2b50_0;
    %assign/vec4 v0x600002dd2c70_0, 0;
    %load/vec4 v0x600002dd2c70_0;
    %assign/vec4 v0x600002dd2be0_0, 0;
    %load/vec4 v0x600002dd2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002dd2fd0_0;
    %assign/vec4 v0x600002dd30f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002dd3060_0;
    %load/vec4 v0x600002dd2fd0_0;
    %add;
    %assign/vec4 v0x600002dd30f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12d693520;
T_13 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dd4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd4900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd4240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd41b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dd46c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002dd4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002dd4870_0;
    %assign/vec4 v0x600002dd4900_0, 0;
T_13.2 ;
    %load/vec4 v0x600002dd43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002dd4120_0;
    %assign/vec4 v0x600002dd4240_0, 0;
    %load/vec4 v0x600002dd4240_0;
    %assign/vec4 v0x600002dd41b0_0, 0;
    %load/vec4 v0x600002dd42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002dd45a0_0;
    %assign/vec4 v0x600002dd46c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002dd4630_0;
    %load/vec4 v0x600002dd45a0_0;
    %add;
    %assign/vec4 v0x600002dd46c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12d690ed0;
T_14 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dd5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd57a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dd5c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002dd59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002dd5dd0_0;
    %assign/vec4 v0x600002dd5e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002dd5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002dd5680_0;
    %assign/vec4 v0x600002dd57a0_0, 0;
    %load/vec4 v0x600002dd57a0_0;
    %assign/vec4 v0x600002dd5710_0, 0;
    %load/vec4 v0x600002dd5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002dd5b00_0;
    %assign/vec4 v0x600002dd5c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002dd5b90_0;
    %load/vec4 v0x600002dd5b00_0;
    %add;
    %assign/vec4 v0x600002dd5c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12d68e880;
T_15 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dd7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd6d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dd7180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002dd6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002dd7330_0;
    %assign/vec4 v0x600002dd73c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002dd6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002dd6be0_0;
    %assign/vec4 v0x600002dd6d00_0, 0;
    %load/vec4 v0x600002dd6d00_0;
    %assign/vec4 v0x600002dd6c70_0, 0;
    %load/vec4 v0x600002dd6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002dd7060_0;
    %assign/vec4 v0x600002dd7180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002dd70f0_0;
    %load/vec4 v0x600002dd7060_0;
    %add;
    %assign/vec4 v0x600002dd7180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12d68c3a0;
T_16 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dc8750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002dc8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002dc8900_0;
    %assign/vec4 v0x600002dc8990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002dc8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002dc81b0_0;
    %assign/vec4 v0x600002dc82d0_0, 0;
    %load/vec4 v0x600002dc82d0_0;
    %assign/vec4 v0x600002dc8240_0, 0;
    %load/vec4 v0x600002dc8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002dc8630_0;
    %assign/vec4 v0x600002dc8750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002dc86c0_0;
    %load/vec4 v0x600002dc8630_0;
    %add;
    %assign/vec4 v0x600002dc8750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12d689d50;
T_17 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dc9cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002dc9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002dc9e60_0;
    %assign/vec4 v0x600002dc9ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002dc99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002dc9710_0;
    %assign/vec4 v0x600002dc9830_0, 0;
    %load/vec4 v0x600002dc9830_0;
    %assign/vec4 v0x600002dc97a0_0, 0;
    %load/vec4 v0x600002dc98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002dc9b90_0;
    %assign/vec4 v0x600002dc9cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002dc9c20_0;
    %load/vec4 v0x600002dc9b90_0;
    %add;
    %assign/vec4 v0x600002dc9cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12d687700;
T_18 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dcb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dcb210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002dcafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002dcb3c0_0;
    %assign/vec4 v0x600002dcb450_0, 0;
T_18.2 ;
    %load/vec4 v0x600002dcaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002dcac70_0;
    %assign/vec4 v0x600002dcad90_0, 0;
    %load/vec4 v0x600002dcad90_0;
    %assign/vec4 v0x600002dcad00_0, 0;
    %load/vec4 v0x600002dcae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002dcb0f0_0;
    %assign/vec4 v0x600002dcb210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002dcb180_0;
    %load/vec4 v0x600002dcb0f0_0;
    %add;
    %assign/vec4 v0x600002dcb210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12d6850b0;
T_19 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dcc870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcc360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcc2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dcc7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002dcc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002dcc990_0;
    %assign/vec4 v0x600002dcca20_0, 0;
T_19.2 ;
    %load/vec4 v0x600002dcc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002dcc240_0;
    %assign/vec4 v0x600002dcc360_0, 0;
    %load/vec4 v0x600002dcc360_0;
    %assign/vec4 v0x600002dcc2d0_0, 0;
    %load/vec4 v0x600002dcc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002dcc6c0_0;
    %assign/vec4 v0x600002dcc7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002dcc750_0;
    %load/vec4 v0x600002dcc6c0_0;
    %add;
    %assign/vec4 v0x600002dcc7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12d6802a0;
T_20 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dcddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcdf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcd8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dcdd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002dcdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002dcdef0_0;
    %assign/vec4 v0x600002dcdf80_0, 0;
T_20.2 ;
    %load/vec4 v0x600002dcda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002dcd7a0_0;
    %assign/vec4 v0x600002dcd8c0_0, 0;
    %load/vec4 v0x600002dcd8c0_0;
    %assign/vec4 v0x600002dcd830_0, 0;
    %load/vec4 v0x600002dcd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002dcdc20_0;
    %assign/vec4 v0x600002dcdd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002dcdcb0_0;
    %load/vec4 v0x600002dcdc20_0;
    %add;
    %assign/vec4 v0x600002dcdd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12d67dc50;
T_21 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dcf330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcf4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dced90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dcf2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002dcf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002dcf450_0;
    %assign/vec4 v0x600002dcf4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600002dcefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002dced00_0;
    %assign/vec4 v0x600002dcee20_0, 0;
    %load/vec4 v0x600002dcee20_0;
    %assign/vec4 v0x600002dced90_0, 0;
    %load/vec4 v0x600002dceeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002dcf180_0;
    %assign/vec4 v0x600002dcf2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002dcf210_0;
    %load/vec4 v0x600002dcf180_0;
    %add;
    %assign/vec4 v0x600002dcf2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12d67b600;
T_22 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dc0870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002dc0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002dc0a20_0;
    %assign/vec4 v0x600002dc0ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002dc05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002dc02d0_0;
    %assign/vec4 v0x600002dc03f0_0, 0;
    %load/vec4 v0x600002dc03f0_0;
    %assign/vec4 v0x600002dc0360_0, 0;
    %load/vec4 v0x600002dc0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002dc0750_0;
    %assign/vec4 v0x600002dc0870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002dc07e0_0;
    %load/vec4 v0x600002dc0750_0;
    %add;
    %assign/vec4 v0x600002dc0870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12d674310;
T_23 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dc18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dc1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002dc1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002dc1f80_0;
    %assign/vec4 v0x600002dc2010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002dc1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002dc1830_0;
    %assign/vec4 v0x600002dc1950_0, 0;
    %load/vec4 v0x600002dc1950_0;
    %assign/vec4 v0x600002dc18c0_0, 0;
    %load/vec4 v0x600002dc19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002dc1cb0_0;
    %assign/vec4 v0x600002dc1dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002dc1d40_0;
    %load/vec4 v0x600002dc1cb0_0;
    %add;
    %assign/vec4 v0x600002dc1dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12d688ae0;
T_24 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ddc5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002ddc5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002ddc5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc510, 0, 4;
    %load/vec4 v0x600002ddc5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddc5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002dc4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ddc5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002ddc5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002ddc5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ddc510, 4;
    %ix/getv/s 3, v0x600002ddc5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc510, 0, 4;
    %load/vec4 v0x600002ddc5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddc5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12d683e40;
T_25 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ddc6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002ddc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002ddc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc630, 0, 4;
    %load/vec4 v0x600002ddc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddc6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002dc4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ddc6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002ddc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002ddc6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ddc630, 4;
    %ix/getv/s 3, v0x600002ddc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc630, 0, 4;
    %load/vec4 v0x600002ddc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddc6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12d67f1a0;
T_26 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ddc7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002ddc7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002ddc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc750, 0, 4;
    %load/vec4 v0x600002ddc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddc7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002dc4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ddc7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002ddc7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002ddc7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ddc750, 4;
    %ix/getv/s 3, v0x600002ddc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ddc750, 0, 4;
    %load/vec4 v0x600002ddc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ddc7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12d692420;
T_27 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dc46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002dc4990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002dc4090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002dc4a20_0;
    %assign/vec4 v0x600002dc4990_0, 0;
    %load/vec4 v0x600002dc4120_0;
    %assign/vec4 v0x600002dc4090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12d692420;
T_28 ;
    %wait E_0x600000aa6c80;
    %load/vec4 v0x600002dc4990_0;
    %store/vec4 v0x600002dc4a20_0, 0, 3;
    %load/vec4 v0x600002dc4090_0;
    %store/vec4 v0x600002dc4120_0, 0, 16;
    %load/vec4 v0x600002dc4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002dc4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002dc4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002dc4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002dc4120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002dc4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002dc4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002dc4120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002dc4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002dc4120_0, 0, 16;
    %load/vec4 v0x600002dc3e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002dc4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002dc4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002dc4120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002dc4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002dc4120_0, 0, 16;
    %load/vec4 v0x600002dc42d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002dc4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002dc4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002dc4120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002dc4a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12d69d010;
T_29 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12d69d010;
T_30 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12d69d180;
T_31 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12d69d180;
T_32 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12d69d2f0;
T_33 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12d69d2f0;
T_34 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12d69d460;
T_35 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12d69d460;
T_36 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12d69d5d0;
T_37 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12d69d5d0;
T_38 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12d69d740;
T_39 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12d69d740;
T_40 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12d69d8b0;
T_41 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12d69d8b0;
T_42 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12d69da20;
T_43 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12d69da20;
T_44 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12d69db90;
T_45 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12d69db90;
T_46 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12d69dd00;
T_47 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12d69dd00;
T_48 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12d69de70;
T_49 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12d69de70;
T_50 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12d69dfe0;
T_51 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12d69dfe0;
T_52 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12d69e150;
T_53 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12d69e150;
T_54 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12d69e2c0;
T_55 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12d69e2c0;
T_56 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12d69e430;
T_57 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12d69e430;
T_58 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12d69e5a0;
T_59 ;
    %wait E_0x600000a99f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002db9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002db9290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12d69e5a0;
T_60 ;
    %wait E_0x600000a99ec0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002db8990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12d69cb90;
T_61 ;
    %wait E_0x600000a99e00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002db90e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002db90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002db90e0_0;
    %load/vec4a v0x600002db9170, 4;
    %ix/getv/s 4, v0x600002db90e0_0;
    %store/vec4a v0x600002db9560, 4, 0;
    %load/vec4 v0x600002db90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002db90e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002db9c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002db9c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002db90e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002db90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002db9c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %load/vec4 v0x600002db9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002db9560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %add;
    %load/vec4 v0x600002db9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002db9560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002db9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002db9560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002db9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002db9560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002db9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002db90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002db9560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002db90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002db90e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002db9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002db9c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002db9560, 4;
    %store/vec4 v0x600002db94d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12d69cb90;
T_62 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002db95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002db8c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002db8f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002db8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002db9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002db98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002db8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002db9dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002db9ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002dba130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002dba2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002db9050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002db93b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002db8e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002db9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002db98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002db8ea0_0, 0;
    %load/vec4 v0x600002db9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002db8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002db8ab0_0;
    %assign/vec4 v0x600002db8c60_0, 0;
    %load/vec4 v0x600002db9d40_0;
    %assign/vec4 v0x600002db9dd0_0, 0;
    %load/vec4 v0x600002db9e60_0;
    %assign/vec4 v0x600002db9ef0_0, 0;
    %load/vec4 v0x600002dba010_0;
    %assign/vec4 v0x600002dba130_0, 0;
    %load/vec4 v0x600002dba1c0_0;
    %assign/vec4 v0x600002dba2e0_0, 0;
    %load/vec4 v0x600002db8fc0_0;
    %assign/vec4 v0x600002db9050_0, 0;
    %load/vec4 v0x600002db9320_0;
    %assign/vec4 v0x600002db93b0_0, 0;
    %load/vec4 v0x600002db8d80_0;
    %assign/vec4 v0x600002db8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002db8e10_0;
    %assign/vec4 v0x600002db8f30_0, 0;
    %load/vec4 v0x600002db93b0_0;
    %assign/vec4 v0x600002db8900_0, 0;
    %load/vec4 v0x600002db9dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002db98c0_0, 0;
    %load/vec4 v0x600002db93b0_0;
    %assign/vec4 v0x600002db9710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002db9b90_0, 0;
    %load/vec4 v0x600002db93b0_0;
    %assign/vec4 v0x600002db9710_0, 0;
    %load/vec4 v0x600002dba0a0_0;
    %assign/vec4 v0x600002db9a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002db8990_0;
    %load/vec4 v0x600002db9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002db9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002db9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002db9dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600002db97a0_0;
    %load/vec4 v0x600002db9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002db9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002db94d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002db9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002db9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002db8ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002db9cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12d696c70;
T_63 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dd8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dd8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd8360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd8c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd83f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd87e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd8ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002dd8630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002dd86c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002dd8900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002dd8990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002dd8480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002dd8e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002dd9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dd9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dd8fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002de7450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002de7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de7570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002de7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dd8510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dd9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dd8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dd8510_0, 0;
    %load/vec4 v0x600002dd9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600002dd82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600002dd93b0_0;
    %assign/vec4 v0x600002dd8b40_0, 0;
    %load/vec4 v0x600002dd85a0_0;
    %assign/vec4 v0x600002dd8630_0, 0;
    %load/vec4 v0x600002dd8870_0;
    %assign/vec4 v0x600002dd8900_0, 0;
    %load/vec4 v0x600002dd8000_0;
    %assign/vec4 v0x600002dd8c60_0, 0;
    %load/vec4 v0x600002de0630_0;
    %assign/vec4 v0x600002dd83f0_0, 0;
    %load/vec4 v0x600002dd8750_0;
    %assign/vec4 v0x600002dd87e0_0, 0;
    %load/vec4 v0x600002dd8a20_0;
    %assign/vec4 v0x600002dd8ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002dd8630_0;
    %assign/vec4 v0x600002dd86c0_0, 0;
    %load/vec4 v0x600002dd8900_0;
    %assign/vec4 v0x600002dd8990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd8360_0, 0;
    %load/vec4 v0x600002dd8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600002dd86c0_0;
    %assign/vec4 v0x600002de7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002de7330_0, 0;
    %load/vec4 v0x600002de7210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002de7330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002de7b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002de7ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002de7b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002de7960_0;
    %assign/vec4 v0x600002dd8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002dd8990_0;
    %assign/vec4 v0x600002dd8e10_0, 0;
    %load/vec4 v0x600002dd8480_0;
    %assign/vec4 v0x600002dd9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dd9290_0, 0;
    %load/vec4 v0x600002dd9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002dd8990_0;
    %assign/vec4 v0x600002dd8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dd8fc0_0, 0;
    %load/vec4 v0x600002dd9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002dd8ea0_0;
    %assign/vec4 v0x600002dd8480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600002dd86c0_0;
    %assign/vec4 v0x600002de7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002de7720_0, 0;
    %load/vec4 v0x600002de7600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002de7720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002dd8480_0;
    %assign/vec4 v0x600002de7cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002de7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002de06c0_0, 0;
    %load/vec4 v0x600002de7e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002de06c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002de7de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600002de78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002dd8360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002dd8360_0, 0;
    %load/vec4 v0x600002dd86c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002dd86c0_0, 0;
    %load/vec4 v0x600002dd8990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002dd8990_0, 0;
    %load/vec4 v0x600002dd83f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002dd8360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002dd8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002dd8bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002dd8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002dd8360_0, 0;
    %load/vec4 v0x600002dd8c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002dd8bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002dd8630_0;
    %load/vec4 v0x600002dd8bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002dd87e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002dd86c0_0, 0;
    %load/vec4 v0x600002dd8900_0;
    %load/vec4 v0x600002dd8bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002dd8ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002dd8990_0, 0;
    %load/vec4 v0x600002dd8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dd8510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002dd9320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12d66bfe0;
T_64 ;
    %wait E_0x600000a99200;
    %load/vec4 v0x600002dc50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002dc5050_0;
    %load/vec4 v0x600002dc4cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002dc4ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002dc4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002dc4cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002dc4ea0, 4;
    %assign/vec4 v0x600002dc4f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12d66bfe0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dc4e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002dc4e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dc4e10_0;
    %store/vec4a v0x600002dc4ea0, 4, 0;
    %load/vec4 v0x600002dc4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dc4e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x12d6a21d0;
T_66 ;
    %wait E_0x600000a99200;
    %load/vec4 v0x600002dc55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002dc5560_0;
    %load/vec4 v0x600002dc5200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002dc53b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002dc54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002dc5200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002dc53b0, 4;
    %assign/vec4 v0x600002dc5440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12d6a21d0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dc5320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002dc5320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dc5320_0;
    %store/vec4a v0x600002dc53b0, 4, 0;
    %load/vec4 v0x600002dc5320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dc5320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x12d69c260;
T_68 ;
    %wait E_0x600000a99200;
    %load/vec4 v0x600002dc5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002dc5a70_0;
    %load/vec4 v0x600002dc5710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002dc58c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002dc59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002dc5710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002dc58c0, 4;
    %assign/vec4 v0x600002dc5950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12d69c260;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dc5830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002dc5830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dc5830_0;
    %store/vec4a v0x600002dc58c0, 4, 0;
    %load/vec4 v0x600002dc5830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dc5830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12d69c540;
T_70 ;
    %wait E_0x600000a99200;
    %load/vec4 v0x600002dc6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002dc5f80_0;
    %load/vec4 v0x600002dc5c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002dc5dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002dc5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002dc5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002dc5dd0, 4;
    %assign/vec4 v0x600002dc5e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12d69c540;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dc5d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002dc5d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dc5d40_0;
    %store/vec4a v0x600002dc5dd0, 4, 0;
    %load/vec4 v0x600002dc5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dc5d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12d66ad50;
T_72 ;
    %wait E_0x600000a990c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dc62e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002dc62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002dc7960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002dc66d0_0;
    %pad/u 32;
    %load/vec4 v0x600002dc62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7c30_0, 4, 1;
    %load/vec4 v0x600002dc7450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002dc6520_0;
    %pad/u 32;
    %load/vec4 v0x600002dc62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7b10_0, 4, 1;
    %load/vec4 v0x600002dc7720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002dc6640_0;
    %pad/u 32;
    %load/vec4 v0x600002dc62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7ba0_0, 4, 1;
    %load/vec4 v0x600002db81b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002db8000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002dc6910_0;
    %pad/u 32;
    %load/vec4 v0x600002dc62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7cc0_0, 4, 1;
    %load/vec4 v0x600002dc6f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002dc6d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002dc6400_0;
    %pad/u 32;
    %load/vec4 v0x600002dc62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7a80_0, 4, 1;
    %load/vec4 v0x600002dc62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dc62e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12d66ad50;
T_73 ;
    %wait E_0x600000a99080;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dc62e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002dc62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002dc7c30_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7180_0, 4, 1;
    %load/vec4 v0x600002dc7b10_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002dc7c30_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7060_0, 4, 1;
    %load/vec4 v0x600002dc7ba0_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002dc7c30_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002dc7b10_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc70f0_0, 4, 1;
    %load/vec4 v0x600002dc7cc0_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002dc7c30_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002dc7b10_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002dc7ba0_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc7210_0, 4, 1;
    %load/vec4 v0x600002dc7a80_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002dc7c30_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002dc7b10_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002dc7ba0_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002dc7cc0_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6fd0_0, 4, 1;
    %load/vec4 v0x600002dc7180_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002db83f0_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002dc7060_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002db82d0_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002dc70f0_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002db8360_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6370, 4, 0;
    %load/vec4 v0x600002dc7690_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002dc7210_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002db8480_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6370, 4, 0;
    %load/vec4 v0x600002db8120_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6a30, 4, 0;
    %load/vec4 v0x600002db81b0_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6ac0_0, 4, 1;
    %load/vec4 v0x600002db8000_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002dc6fd0_0;
    %load/vec4 v0x600002dc62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002db8240_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6370, 4, 0;
    %load/vec4 v0x600002dc6eb0_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6a30, 4, 0;
    %load/vec4 v0x600002dc6f40_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6ac0_0, 4, 1;
    %load/vec4 v0x600002dc6d90_0;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4a v0x600002dc6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dc62e0_0;
    %store/vec4 v0x600002dc6880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002dc62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dc62e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12d66ad50;
T_74 ;
    %wait E_0x600000a99200;
    %load/vec4 v0x600002dc66d0_0;
    %assign/vec4 v0x600002dc6760_0, 0;
    %load/vec4 v0x600002dc6520_0;
    %assign/vec4 v0x600002dc65b0_0, 0;
    %load/vec4 v0x600002dc6910_0;
    %assign/vec4 v0x600002dc69a0_0, 0;
    %load/vec4 v0x600002dc6400_0;
    %assign/vec4 v0x600002dc6490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12d66ad50;
T_75 ;
    %wait E_0x600000a99000;
    %load/vec4 v0x600002dc6760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dc67f0, 4;
    %store/vec4 v0x600002dc78d0_0, 0, 256;
    %load/vec4 v0x600002dc65b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dc67f0, 4;
    %store/vec4 v0x600002dc73c0_0, 0, 256;
    %load/vec4 v0x600002dc69a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dc67f0, 4;
    %store/vec4 v0x600002dc7f00_0, 0, 256;
    %load/vec4 v0x600002dc6490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dc67f0, 4;
    %store/vec4 v0x600002dc6d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x12d66ce10;
T_76 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dbe010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002dbc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbc3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002dbc6c0_0;
    %assign/vec4 v0x600002dbc3f0_0, 0;
    %load/vec4 v0x600002dbc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002dbc5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002dbc2d0, 4;
    %assign/vec4 v0x600002dbc360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12d66ce10;
T_77 ;
    %wait E_0x600000a99200;
    %load/vec4 v0x600002dbdd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002dbdcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002dbdc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002dbdb90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002dbdb00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002dbc2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12d66ce10;
T_78 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dbe010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002dbeb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbb0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dbb060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002dbd710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002dbebe0_0, 0;
    %load/vec4 v0x600002dbce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002dbeb50_0, 0;
    %load/vec4 v0x600002dbd710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002dbb0f0_0, 0;
    %load/vec4 v0x600002dbb0f0_0;
    %assign/vec4 v0x600002dbb180_0, 0;
    %load/vec4 v0x600002dbd5f0_0;
    %assign/vec4 v0x600002dbd680_0, 0;
    %load/vec4 v0x600002dbcab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002dbb060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x12d66ce10;
T_79 ;
    %wait E_0x600000aa6380;
    %load/vec4 v0x600002dbe010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002dbd710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002dbcea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002dbd3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002dbce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dbd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbcf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbcf30_0, 0;
    %load/vec4 v0x600002dbe370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002dbd200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002dbd710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002dbd710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002dbd3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002dbd3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002dbd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dbd440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002dbd3b0_0, 0;
    %load/vec4 v0x600002dbc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dbd440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002dbce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002dbd710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002dbd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002dbce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002dbce10_0, 0;
    %load/vec4 v0x600002dbce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dbd5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002dbcea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002dbd710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002dbcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002dbcea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002dbcea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002dbe250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002dbd710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002dbd3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002dbd710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dbcf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002dbd710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12d69be60;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002dbf720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002db0120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002db0480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002db0510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002dbf840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002db01b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002dbf9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002dbf960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002dbfba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002dbfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002dbfd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002dbefd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002dbed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002dbf600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002dbf210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002dbf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002dbf330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002dbf180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002dbf2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x12d69be60;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002dbf720_0;
    %inv;
    %store/vec4 v0x600002dbf720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12d69be60;
T_82 ;
    %vpi_call/w 3 74 "$display", "\000" {0 0 0};
    %vpi_call/w 3 75 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\221         Multiple Sequential GEMM Test                      \342\225\221" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Two 4\303\2274 GEMMs in one program                       \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 218694913, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc4ea0, 4, 0;
    %pushi/vec4 235537922, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc53b0, 4, 0;
    %pushi/vec4 252380931, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc58c0, 4, 0;
    %pushi/vec4 269223940, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc5dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc4ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc53b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc58c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc5dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc4ea0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc53b0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc58c0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc5dd0, 4, 0;
    %pushi/vec4 2, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc4ea0, 4, 0;
    %pushi/vec4 512, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc53b0, 4, 0;
    %pushi/vec4 131072, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc58c0, 4, 0;
    %pushi/vec4 33554432, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dc5dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dbc2d0, 4, 0;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 2684387328, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dbc2d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002dbc2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002db0120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002db0120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000aa59c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002db0480_0, 0, 1;
    %wait E_0x600000a99200;
    %wait E_0x600000a99200;
    %wait E_0x600000aa59c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002db0480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dbf8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002dbf8d0_0;
    %cmpi/s 150, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000a99200;
    %load/vec4 v0x600002db0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600002dbf8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002dbf8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[GEMM 1] C1 = I \303\227 B1 (expect B1):" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc4ea0, 4;
    %store/vec4 v0x600002dbfe70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc53b0, 4;
    %store/vec4 v0x600002dbff00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc58c0, 4;
    %store/vec4 v0x600002db0000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc5dd0, 4;
    %store/vec4 v0x600002db0090_0, 0, 256;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 144 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [1,2,3,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 146 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [5,6,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 148 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [9,10,11,12]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 150 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [13,14,15,16]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 9, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 10, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 13, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 14, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 15, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 16, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[GEMM 2] C2 = 2I \303\227 B2 (expect 2\303\227B2):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc4ea0, 4;
    %store/vec4 v0x600002dbfe70_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc53b0, 4;
    %store/vec4 v0x600002dbff00_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc58c0, 4;
    %store/vec4 v0x600002db0000_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002dc5dd0, 4;
    %store/vec4 v0x600002db0090_0, 0, 256;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 168 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [2,2,2,2]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 170 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [4,4,4,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 172 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [6,6,6,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [8,8,8,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.28;
    %jmp/1 T_82.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.27;
    %jmp/1 T_82.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbfe70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.26;
    %jmp/0xz  T_82.24, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.24 ;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.33;
    %jmp/1 T_82.32, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.32;
    %jmp/1 T_82.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002dbff00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.31;
    %jmp/0xz  T_82.29, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.29 ;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 6, 0, 32;
    %jmp/1 T_82.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.38;
    %jmp/1 T_82.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.37;
    %jmp/1 T_82.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.36;
    %jmp/0xz  T_82.34, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.34 ;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.43;
    %jmp/1 T_82.42, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.42;
    %jmp/1 T_82.41, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002db0090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.41;
    %jmp/0xz  T_82.39, 4;
    %load/vec4 v0x600002dbf7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dbf7b0_0, 0, 32;
T_82.39 ;
    %vpi_call/w 3 182 "$display", "\000" {0 0 0};
    %load/vec4 v0x600002dbf7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.44, 4;
    %vpi_call/w 3 183 "$display", ">>> MULTI GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.45;
T_82.44 ;
    %vpi_call/w 3 184 "$display", ">>> MULTI GEMM TEST FAILED (%0d errors) <<<", v0x600002dbf7b0_0 {0 0 0};
T_82.45 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_multi_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
