# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../DisplayMaster_RTClkSlave.srcs/sim_1/imports/new/TopFunc_TB.vhd" \

# Do not sort compile order
nosort
