--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18401290 paths analyzed, 3964 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.745ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29 (SLICE_X99Y62.SR), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.569ns (3.860 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y13.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X105Y48.C2     net (fanout=5)        1.931   btn<16>
    SLICE_X105Y48.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X99Y62.SR      net (fanout=44)       0.932   MIPS/MIPS_CORE/exe_rst
    SLICE_X99Y62.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (0.702ns logic, 2.863ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.557 - 0.608)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y50.CMUX   Tshcko                0.285   MIPS/MIPS_CORE/DATAPATH/wb_data_src_exe
                                                       MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1
    SLICE_X103Y48.D2     net (fanout=4)        0.811   MIPS/MIPS_CORE/regw_addr_exe<1>
    SLICE_X103Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/mem_ren
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o5_SW0
    SLICE_X103Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/N2
    SLICE_X103Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/mem_ren
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o5
    SLICE_X101Y48.D2     net (fanout=4)        0.553   MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o
    SLICE_X101Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall2
    SLICE_X101Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y50.A5     net (fanout=1)        0.402   MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X101Y50.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X105Y48.D5     net (fanout=1)        0.446   MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.DMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.C3     net (fanout=1)        0.346   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X105Y48.CMUX   Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X99Y62.SR      net (fanout=44)       0.932   MIPS/MIPS_CORE/exe_rst
    SLICE_X99Y62.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.087ns logic, 3.790ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y54.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_22
    SLICE_X102Y47.D1     net (fanout=56)       0.926   MIPS/MIPS_CORE/inst_data_ctrl<22>
    SLICE_X102Y47.D      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N01
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o5_SW0
    SLICE_X101Y50.B3     net (fanout=1)        0.447   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X101Y50.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o5
    SLICE_X101Y48.D6     net (fanout=4)        0.213   MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o
    SLICE_X101Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall2
    SLICE_X101Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y50.A5     net (fanout=1)        0.402   MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X101Y50.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X105Y48.D5     net (fanout=1)        0.446   MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.DMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.C3     net (fanout=1)        0.346   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X105Y48.CMUX   Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X99Y62.SR      net (fanout=44)       0.932   MIPS/MIPS_CORE/exe_rst
    SLICE_X99Y62.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.025ns logic, 3.862ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31 (SLICE_X99Y62.SR), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.569ns (3.860 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y13.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X105Y48.C2     net (fanout=5)        1.931   btn<16>
    SLICE_X105Y48.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X99Y62.SR      net (fanout=44)       0.932   MIPS/MIPS_CORE/exe_rst
    SLICE_X99Y62.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (0.702ns logic, 2.863ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.557 - 0.608)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y50.CMUX   Tshcko                0.285   MIPS/MIPS_CORE/DATAPATH/wb_data_src_exe
                                                       MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1
    SLICE_X103Y48.D2     net (fanout=4)        0.811   MIPS/MIPS_CORE/regw_addr_exe<1>
    SLICE_X103Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/mem_ren
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o5_SW0
    SLICE_X103Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/N2
    SLICE_X103Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/mem_ren
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o5
    SLICE_X101Y48.D2     net (fanout=4)        0.553   MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o
    SLICE_X101Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall2
    SLICE_X101Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y50.A5     net (fanout=1)        0.402   MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X101Y50.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X105Y48.D5     net (fanout=1)        0.446   MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.DMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.C3     net (fanout=1)        0.346   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X105Y48.CMUX   Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X99Y62.SR      net (fanout=44)       0.932   MIPS/MIPS_CORE/exe_rst
    SLICE_X99Y62.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.087ns logic, 3.790ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.103 - 0.132)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y54.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_22
    SLICE_X102Y47.D1     net (fanout=56)       0.926   MIPS/MIPS_CORE/inst_data_ctrl<22>
    SLICE_X102Y47.D      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N01
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o5_SW0
    SLICE_X101Y50.B3     net (fanout=1)        0.447   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X101Y50.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o5
    SLICE_X101Y48.D6     net (fanout=4)        0.213   MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o
    SLICE_X101Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall2
    SLICE_X101Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y50.A5     net (fanout=1)        0.402   MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X101Y50.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X105Y48.D5     net (fanout=1)        0.446   MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.DMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.C3     net (fanout=1)        0.346   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X105Y48.CMUX   Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X99Y62.SR      net (fanout=44)       0.932   MIPS/MIPS_CORE/exe_rst
    SLICE_X99Y62.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_31
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.025ns logic, 3.862ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16 (SLICE_X88Y55.SR), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 1)
  Clock Path Skew:      -0.568ns (3.861 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y13.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X105Y48.C2     net (fanout=5)        1.931   btn<16>
    SLICE_X105Y48.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X88Y55.SR      net (fanout=44)       0.926   MIPS/MIPS_CORE/exe_rst
    SLICE_X88Y55.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.702ns logic, 2.857ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.558 - 0.607)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y54.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_22
    SLICE_X102Y47.D1     net (fanout=56)       0.926   MIPS/MIPS_CORE/inst_data_ctrl<22>
    SLICE_X102Y47.D      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N01
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o5_SW0
    SLICE_X101Y50.B3     net (fanout=1)        0.447   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X101Y50.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o5
    SLICE_X101Y48.D6     net (fanout=4)        0.213   MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rs[4]_equal_77_o
    SLICE_X101Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall2
    SLICE_X101Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y50.A5     net (fanout=1)        0.402   MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X101Y50.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X105Y48.D5     net (fanout=1)        0.446   MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.DMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.C3     net (fanout=1)        0.346   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X105Y48.CMUX   Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X88Y55.SR      net (fanout=44)       0.926   MIPS/MIPS_CORE/exe_rst
    SLICE_X88Y55.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.025ns logic, 3.856ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.558 - 0.608)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y50.CMUX   Tshcko                0.285   MIPS/MIPS_CORE/DATAPATH/wb_data_src_exe
                                                       MIPS/MIPS_CORE/DATAPATH/regw_addr_exe_1
    SLICE_X103Y48.D2     net (fanout=4)        0.811   MIPS/MIPS_CORE/regw_addr_exe<1>
    SLICE_X103Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/mem_ren
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o5_SW0
    SLICE_X103Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/N2
    SLICE_X103Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/mem_ren
                                                       MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o5
    SLICE_X101Y48.D2     net (fanout=4)        0.553   MIPS/MIPS_CORE/CONTROLLER/regw_addr_exe[4]_addr_rt[4]_equal_78_o
    SLICE_X101Y48.D      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall2
    SLICE_X101Y48.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y48.C      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall3
    SLICE_X101Y50.A5     net (fanout=1)        0.402   MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X101Y50.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<15>
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall4
    SLICE_X105Y48.D5     net (fanout=1)        0.446   MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.DMUX   Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall5
    SLICE_X105Y48.C3     net (fanout=1)        0.346   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X105Y48.CMUX   Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/exe_fwd_m_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X88Y55.SR      net (fanout=44)       0.926   MIPS/MIPS_CORE/exe_rst
    SLICE_X88Y55.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_16
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (1.087ns logic, 3.784ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12 (SLICE_X101Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_12 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.757 - 0.493)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_12 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.CQ     Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_12
    SLICE_X101Y49.CX     net (fanout=2)        0.192   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<12>
    SLICE_X101Y49.CLK    Tckdi       (-Th)     0.041   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_12
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.077ns logic, 0.192ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_13 (SLICE_X101Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_13 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.757 - 0.493)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_13 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_13
    SLICE_X101Y49.DX     net (fanout=2)        0.196   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<13>
    SLICE_X101Y49.CLK    Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.075ns logic, 0.196ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_8 (SLICE_X98Y49.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_8 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.755 - 0.493)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_8 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y50.CQ     Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<9>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_8
    SLICE_X98Y49.B4      net (fanout=2)        0.214   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<8>
    SLICE_X98Y49.CLK     Tah         (-Th)     0.060   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<6>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<8>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.058ns logic, 0.214ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y21.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y21.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA/CLK
  Location pin: SLICE_X86Y47.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132842 paths analyzed, 1347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.496ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMA (SLICE_X74Y56.AI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.463ns (3.846 - 4.309)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA to VGA_DEBUG/Mram_data_buf2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA
    SLICE_X85Y49.B1      net (fanout=1)        0.651   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<6>
    SLICE_X85Y49.B       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data291
    SLICE_X85Y49.C5      net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<6>
    SLICE_X85Y49.C       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data291
    SLICE_X74Y56.AI      net (fanout=1)        0.564   debug_data<6>
    SLICE_X74Y56.CLK     Tds                   0.096   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.986ns logic, 1.460ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.467ns (3.846 - 4.313)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6 to VGA_DEBUG/Mram_data_buf2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y44.BQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_6
    SLICE_X85Y49.C2      net (fanout=1)        0.654   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
    SLICE_X85Y49.C       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data291
    SLICE_X74Y56.AI      net (fanout=1)        0.564   debug_data<6>
    SLICE_X74Y56.CLK     Tds                   0.096   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.362ns logic, 1.218ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.543 - 0.589)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y60.AQ      Tcko                  0.223   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X56Y58.B1      net (fanout=9)        0.564   vga_v_count<4>
    SLICE_X56Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X56Y57.C3      net (fanout=65)       0.430   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X56Y57.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X86Y49.A5      net (fanout=128)      1.160   debug_addr<4>
    SLICE_X86Y49.AMUX    Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA
    SLICE_X85Y49.B1      net (fanout=1)        0.651   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<6>
    SLICE_X85Y49.B       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data291
    SLICE_X85Y49.C5      net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<6>
    SLICE_X85Y49.C       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data291
    SLICE_X74Y56.AI      net (fanout=1)        0.564   debug_data<6>
    SLICE_X74Y56.CLK     Tds                   0.096   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (0.629ns logic, 3.614ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC_D1 (SLICE_X78Y57.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.465ns (3.844 - 4.309)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y47.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X85Y49.A1      net (fanout=1)        0.531   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X85Y49.A       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X85Y49.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X85Y49.CMUX    Tilo                  0.139   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X78Y57.CX      net (fanout=1)        0.440   debug_data<5>
    SLICE_X78Y57.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (1.029ns logic, 1.326ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Clock Path Skew:      -0.465ns (3.844 - 4.309)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y48.BQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    SLICE_X85Y49.C4      net (fanout=1)        0.435   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
    SLICE_X85Y49.CMUX    Tilo                  0.141   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X78Y57.CX      net (fanout=1)        0.440   debug_data<5>
    SLICE_X78Y57.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.511ns logic, 0.875ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.541 - 0.589)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y60.AQ      Tcko                  0.223   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X56Y58.B1      net (fanout=9)        0.564   vga_v_count<4>
    SLICE_X56Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X56Y57.C3      net (fanout=65)       0.430   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X56Y57.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X86Y47.C5      net (fanout=128)      1.145   debug_addr<4>
    SLICE_X86Y47.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X85Y49.A1      net (fanout=1)        0.531   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X85Y49.A       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X85Y49.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X85Y49.CMUX    Tilo                  0.139   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X78Y57.CX      net (fanout=1)        0.440   debug_data<5>
    SLICE_X78Y57.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (0.681ns logic, 3.465ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMA_D1 (SLICE_X74Y56.AX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 2)
  Clock Path Skew:      -0.463ns (3.846 - 4.309)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1 to VGA_DEBUG/Mram_data_buf2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.A       Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1
    SLICE_X84Y49.A2      net (fanout=1)        0.432   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<7>
    SLICE_X84Y49.A       Tilo                  0.043   debug_data<8>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data301
    SLICE_X84Y49.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
    SLICE_X84Y49.CMUX    Tilo                  0.139   debug_data<8>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data301
    SLICE_X74Y56.AX      net (fanout=1)        0.541   debug_data<7>
    SLICE_X74Y56.CLK     Tds                   0.140   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (1.018ns logic, 1.332ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.467ns (3.846 - 4.313)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 to VGA_DEBUG/Mram_data_buf2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y44.AQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<6>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    SLICE_X84Y49.C4      net (fanout=1)        0.626   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
    SLICE_X84Y49.CMUX    Tilo                  0.141   debug_data<8>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data301
    SLICE_X74Y56.AX      net (fanout=1)        0.541   debug_data<7>
    SLICE_X74Y56.CLK     Tds                   0.140   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.504ns logic, 1.167ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.543 - 0.589)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to VGA_DEBUG/Mram_data_buf2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y60.AQ      Tcko                  0.223   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X56Y58.B1      net (fanout=9)        0.564   vga_v_count<4>
    SLICE_X56Y58.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X56Y57.C3      net (fanout=65)       0.430   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X56Y57.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X86Y49.A5      net (fanout=128)      1.160   debug_addr<4>
    SLICE_X86Y49.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA_D1
    SLICE_X84Y49.A2      net (fanout=1)        0.432   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<7>
    SLICE_X84Y49.A       Tilo                  0.043   debug_data<8>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data301
    SLICE_X84Y49.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
    SLICE_X84Y49.CMUX    Tilo                  0.139   debug_data<8>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data301
    SLICE_X74Y56.AX      net (fanout=1)        0.541   debug_data<7>
    SLICE_X74Y56.CLK     Tds                   0.140   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (0.674ns logic, 3.486ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y25.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_3 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.347 - 0.289)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_3 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X53Y60.CQ            Tcko                  0.100   VGA_DEBUG/ascii_code<3>
                                                             VGA_DEBUG/ascii_code_3
    RAMB18_X2Y25.ADDRARDADDR10 net (fanout=1)        0.195   VGA_DEBUG/ascii_code<3>
    RAMB18_X2Y25.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.112ns (-0.083ns logic, 0.195ns route)
                                                             (-74.1% logic, 174.1% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y25.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_6 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.347 - 0.289)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_6 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X53Y61.DQ            Tcko                  0.100   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_6
    RAMB18_X2Y25.ADDRARDADDR13 net (fanout=1)        0.199   VGA_DEBUG/ascii_code<6>
    RAMB18_X2Y25.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.116ns (-0.083ns logic, 0.199ns route)
                                                             (-71.6% logic, 171.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y25.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_5 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.347 - 0.289)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_5 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X53Y61.CQ            Tcko                  0.100   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_5
    RAMB18_X2Y25.ADDRARDADDR12 net (fanout=1)        0.205   VGA_DEBUG/ascii_code<5>
    RAMB18_X2Y25.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.122ns (-0.083ns logic, 0.205ns route)
                                                             (-68.0% logic, 168.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y25.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X74Y56.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X74Y56.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.562ns|            0|            0|            0|     18534132|
| TS_CLK_GEN_clkout3            |    100.000ns|     21.745ns|          N/A|            0|            0|     18401290|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     12.496ns|          N/A|            0|            0|       132842|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.696|    7.439|    3.098|         |
CLK_200M_P     |    8.696|    7.439|    3.098|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.696|    7.439|    3.098|         |
CLK_200M_P     |    8.696|    7.439|    3.098|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18534132 paths, 0 nets, and 7041 connections

Design statistics:
   Minimum period:  21.745ns{1}   (Maximum frequency:  45.988MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 30 14:46:21 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5287 MB



