//////////////////////////////////////////////////////////////////////////
// 4bit Parallel Register

module Register_4bit (clk, jump, custom_data, out);
	input [3:0] custom_data;
	input clk, jump;
	output reg [3:0] out;
	
	always @(posedge clk, negedge reset)
	begin
		if (reset == 0)	out <= 4'b0000;
		else if (en)		out <= in;
	end
endmodule
//////////////////////////////////////////////////////////////////////////
