$date
	Sat Jul 20 11:13:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_4b_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module xor_4b_test $end
$var reg 4 " A [3:0] $end
$upscope $end
$scope module xor_4b_test $end
$var reg 4 # B [3:0] $end
$upscope $end
$scope module xor_4b_test $end
$var wire 4 $ Y [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
bx #
bx "
0!
$end
#5
1!
#10
b110 $
0!
b1010 #
b1100 "
#15
1!
#20
0!
b101 #
b11 "
#25
1!
#30
b1111 $
0!
b0 #
b1111 "
#35
1!
#40
b10 $
0!
b11 #
b1 "
#45
1!
#50
0!
