{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 14:47:39 2009 " "Info: Processing started: Tue Mar 31 14:47:39 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_d_dct -c two_d_dct " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off two_d_dct -c two_d_dct" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/adder.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "column_dct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file column_dct.v" { { "Info" "ISGN_ENTITY_NAME" "1 column_dct " "Info: Found entity 1: column_dct" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0 X0 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x0\" differs only in case from object \"X0\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1 X1 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x1\" differs only in case from object \"X1\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2 X2 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x2\" differs only in case from object \"X2\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3 X3 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x3\" differs only in case from object \"X3\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4 X4 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x4\" differs only in case from object \"X4\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5 X5 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x5\" differs only in case from object \"X5\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6 X6 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x6\" differs only in case from object \"X6\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7 X7 dct.v(8) " "Info (10281): Verilog HDL Declaration information at dct.v(8): object \"x7\" differs only in case from object \"X7\" in the same scope" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dct.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct " "Info: Found entity 1: dct" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_mult_add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file four_mult_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_mult_add " "Info: Found entity 1: four_mult_add" {  } { { "four_mult_add.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_mult_add_blk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file four_mult_add_blk.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_mult_add_blk " "Info: Found entity 1: four_mult_add_blk" {  } { { "four_mult_add_blk.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add_blk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_mult_blk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file one_mult_blk.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_mult_blk " "Info: Found entity 1: one_mult_blk" {  } { { "one_mult_blk.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/one_mult_blk.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tpmtx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_tpmtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tpmtx " "Info: Found entity 1: ram_tpmtx" {  } { { "ram_tpmtx.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_dct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file row_dct.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_dct " "Info: Found entity 1: row_dct" {  } { { "row_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/row_dct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/subtractor.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transpose_matrix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file transpose_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 transpose_matrix " "Info: Found entity 1: transpose_matrix" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_d_dct.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file two_d_dct.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_d_dct " "Info: Found entity 1: two_d_dct" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_mult_add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file two_mult_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_mult_add " "Info: Found entity 1: two_mult_add" {  } { { "two_mult_add.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_mult_add_blk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file two_mult_add_blk.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_mult_add_blk " "Info: Found entity 1: two_mult_add_blk" {  } { { "two_mult_add_blk.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add_blk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_d_dct " "Info: Elaborating entity \"two_d_dct\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col_dct_clken two_d_dct.v(26) " "Warning (10036): Verilog HDL or VHDL warning at two_d_dct.v(26): object \"col_dct_clken\" assigned a value but never read" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 two_d_dct.v(99) " "Warning (10230): Verilog HDL assignment warning at two_d_dct.v(99): truncated value with size 32 to match size of target (8)" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 two_d_dct.v(109) " "Warning (10230): Verilog HDL assignment warning at two_d_dct.v(109): truncated value with size 32 to match size of target (8)" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 two_d_dct.v(119) " "Warning (10230): Verilog HDL assignment warning at two_d_dct.v(119): truncated value with size 32 to match size of target (9)" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_dct row_dct:row_dct_inst " "Info: Elaborating entity \"row_dct\" for hierarchy \"row_dct:row_dct_inst\"" {  } { { "two_d_dct.v" "row_dct_inst" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct row_dct:row_dct_inst\|dct:u1 " "Info: Elaborating entity \"dct\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\"" {  } { { "row_dct.v" "u1" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/row_dct.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dct.v(326) " "Warning (10230): Verilog HDL assignment warning at dct.v(326): truncated value with size 32 to match size of target (8)" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dct.v(343) " "Warning (10230): Verilog HDL assignment warning at dct.v(343): truncated value with size 32 to match size of target (2)" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0 " "Info: Elaborating entity \"adder\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\"" {  } { { "dct.v" "adder_s1_0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder.v" "lpm_add_sub_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/adder.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/adder.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Info: Parameter \"lpm_width\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "adder.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/adder.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n2j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_n2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n2j " "Info: Found entity 1: add_sub_n2j" {  } { { "db/add_sub_n2j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n2j row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated " "Info: Elaborating entity \"add_sub_n2j\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4 " "Info: Elaborating entity \"subtractor\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\"" {  } { { "dct.v" "subtractor_s1_4" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "subtractor.v" "lpm_add_sub_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/subtractor.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "subtractor.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/subtractor.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Info: Parameter \"lpm_width\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "subtractor.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/subtractor.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o3j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_o3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o3j " "Info: Found entity 1: add_sub_o3j" {  } { { "db/add_sub_o3j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_o3j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o3j row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated " "Info: Elaborating entity \"add_sub_o3j\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_mult_blk row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0 " "Info: Elaborating entity \"one_mult_blk\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\"" {  } { { "dct.v" "one_mult_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 400 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component\"" {  } { { "one_mult_blk.v" "lpm_mult_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/one_mult_blk.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component\"" {  } { { "one_mult_blk.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/one_mult_blk.v" 60 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Info: Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Info: Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Info: Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 36 " "Info: Parameter \"lpm_widths\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Info: Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=1 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "one_mult_blk.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/one_mult_blk.v" 60 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lar.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_lar.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lar " "Info: Found entity 1: mult_lar" {  } { { "db/mult_lar.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/mult_lar.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lar row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component\|mult_lar:auto_generated " "Info: Elaborating entity \"mult_lar\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|one_mult_blk:one_mult_blk_inst0\|lpm_mult:lpm_mult_component\|mult_lar:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_mult_add_blk row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0 " "Info: Elaborating entity \"two_mult_add_blk\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\"" {  } { { "dct.v" "two_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 411 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_mult_add row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst " "Info: Elaborating entity \"two_mult_add\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\"" {  } { { "two_mult_add_blk.v" "two_mult_add_inst" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add_blk.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component\"" {  } { { "two_mult_add.v" "ALTMULT_ADD_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component\"" {  } { { "two_mult_add.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR3 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR3 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR3 " "Info: Parameter \"signed_aclr_a\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Info: Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR3 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR3 " "Info: Parameter \"signed_aclr_b\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR3 " "Info: Parameter \"multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR3 " "Info: Parameter \"input_aclr_b0\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 37 " "Info: Parameter \"width_result\" = \"37\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR3 " "Info: Parameter \"input_aclr_b1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR3 " "Info: Parameter \"input_aclr_a0\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR3 " "Info: Parameter \"input_aclr_a1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR3 " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Info: Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Info: Parameter \"width_a\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Info: Parameter \"width_b\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR3 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "two_mult_add.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_mult_add.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_8ja3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_8ja3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_8ja3 " "Info: Found entity 1: mult_add_8ja3" {  } { { "db/mult_add_8ja3.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/mult_add_8ja3.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_8ja3 row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component\|mult_add_8ja3:auto_generated " "Info: Elaborating entity \"mult_add_8ja3\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|two_mult_add_blk:two_mult_add_blk_inst0\|two_mult_add:two_mult_add_inst\|altmult_add:ALTMULT_ADD_component\|mult_add_8ja3:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_mult_add_blk row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0 " "Info: Elaborating entity \"four_mult_add_blk\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\"" {  } { { "dct.v" "four_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_mult_add row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst " "Info: Elaborating entity \"four_mult_add\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\"" {  } { { "four_mult_add_blk.v" "four_mult_add_inst" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add_blk.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component\"" {  } { { "four_mult_add.v" "ALTMULT_ADD_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component\"" {  } { { "four_mult_add.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add.v" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Info: Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR3 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Info: Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Info: Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR3 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Info: Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Info: Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR3 " "Info: Parameter \"signed_aclr_a\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 4 " "Info: Parameter \"number_of_multipliers\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Info: Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR3 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 ACLR3 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR3 " "Info: Parameter \"signed_aclr_b\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR3 " "Info: Parameter \"multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR3 " "Info: Parameter \"input_aclr_b0\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 38 " "Info: Parameter \"width_result\" = \"38\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR3 " "Info: Parameter \"multiplier_aclr2\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR3 " "Info: Parameter \"input_aclr_b1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR3 " "Info: Parameter \"input_aclr_a0\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Info: Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR3 " "Info: Parameter \"multiplier_aclr3\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR3 " "Info: Parameter \"input_aclr_b2\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR3 " "Info: Parameter \"input_aclr_a1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Info: Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR3 " "Info: Parameter \"input_aclr_b3\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR3 " "Info: Parameter \"input_aclr_a2\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR3 " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Info: Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Info: Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Info: Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR3 " "Info: Parameter \"input_aclr_a3\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Info: Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR3 " "Info: Parameter \"addnsub_multiplier_aclr3\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Info: Parameter \"width_a\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Info: Parameter \"width_b\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR3 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "four_mult_add.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/four_mult_add.v" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_tc05.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_tc05.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_tc05 " "Info: Found entity 1: mult_add_tc05" {  } { { "db/mult_add_tc05.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/mult_add_tc05.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_tc05 row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component\|mult_add_tc05:auto_generated " "Info: Elaborating entity \"mult_add_tc05\" for hierarchy \"row_dct:row_dct_inst\|dct:u1\|four_mult_add_blk:four_mult_add_blk_inst0\|four_mult_add:four_mult_add_inst\|altmult_add:ALTMULT_ADD_component\|mult_add_tc05:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transpose_matrix transpose_matrix:tp_mtx_inst " "Info: Elaborating entity \"transpose_matrix\" for hierarchy \"transpose_matrix:tp_mtx_inst\"" {  } { { "two_d_dct.v" "tp_mtx_inst" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transpose_matrix.v(84) " "Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(84): truncated value with size 32 to match size of target (3)" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transpose_matrix.v(101) " "Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(101): truncated value with size 32 to match size of target (3)" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram0_q transpose_matrix.v(109) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(109): variable \"ram0_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram1_q transpose_matrix.v(110) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(110): variable \"ram1_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram2_q transpose_matrix.v(111) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(111): variable \"ram2_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram3_q transpose_matrix.v(112) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(112): variable \"ram3_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram4_q transpose_matrix.v(113) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(113): variable \"ram4_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram5_q transpose_matrix.v(114) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(114): variable \"ram5_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram6_q transpose_matrix.v(115) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(115): variable \"ram6_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram7_q transpose_matrix.v(116) " "Warning (10235): Verilog HDL Always Construct warning at transpose_matrix.v(116): variable \"ram7_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 transpose_matrix.v(130) " "Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(130): truncated value with size 32 to match size of target (8)" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transpose_matrix.v(153) " "Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(153): truncated value with size 32 to match size of target (3)" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transpose_matrix.v(171) " "Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(171): truncated value with size 32 to match size of target (3)" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transpose_matrix.v(188) " "Warning (10230): Verilog HDL assignment warning at transpose_matrix.v(188): truncated value with size 32 to match size of target (3)" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_tpmtx transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0 " "Info: Elaborating entity \"ram_tpmtx\" for hierarchy \"transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\"" {  } { { "transpose_matrix.v" "ram0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_ARMSTRONG_INPUT_CLEAR_INVALID" "" "Warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "ram_tpmtx.v" "altsyncram_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } }  } 0 0 "Dummy warning message" 0 0 "" 0 0}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_ARMSTRONG_INPUT_CLEAR_INVALID" "" "Warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "ram_tpmtx.v" "altsyncram_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } }  } 0 0 "Dummy warning message" 0 0 "" 0 0}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_ARMSTRONG_INPUT_CLEAR_INVALID" "" "Warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "ram_tpmtx.v" "altsyncram_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } }  } 0 0 "Dummy warning message" 0 0 "" 0 0}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_ARMSTRONG_INPUT_CLEAR_INVALID" "" "Warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "ram_tpmtx.v" "altsyncram_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } }  } 0 0 "Dummy warning message" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram_tpmtx.v" "altsyncram_component" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram_tpmtx.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 176 " "Info: Parameter \"maximum_depth\" = \"176\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Info: Parameter \"width_a\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Info: Parameter \"width_b\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Info: Parameter \"widthad_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Info: Parameter \"numwords_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Info: Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Info: Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Info: Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Info: Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ram_tpmtx.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals " "Warning: Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_47n1.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_47n1.tdf" 734 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals " "Warning: Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_47n1.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_47n1.tdf" 737 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals " "Warning: Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_47n1.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_47n1.tdf" 740 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals " "Warning: Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix II of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_47n1.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_47n1.tdf" 743 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_47n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47n1 " "Info: Found entity 1: altsyncram_47n1" {  } { { "db/altsyncram_47n1.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_47n1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_47n1 transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component\|altsyncram_47n1:auto_generated " "Info: Elaborating entity \"altsyncram_47n1\" for hierarchy \"transpose_matrix:tp_mtx_inst\|ram_tpmtx:ram0\|altsyncram:altsyncram_component\|altsyncram_47n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr0 " "Warning: Variable or input pin \"aclr0\" is defined but never used" {  } { { "db/altsyncram_47n1.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_47n1.tdf" 29 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "ram_tpmtx.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/ram_tpmtx.v" 66 0 0 } } { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 202 0 0 } } { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 164 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_dct column_dct:col_dct_inst " "Info: Elaborating entity \"column_dct\" for hierarchy \"column_dct:col_dct_inst\"" {  } { { "two_d_dct.v" "col_dct_inst" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 column_dct.v(77) " "Warning (10230): Verilog HDL assignment warning at column_dct.v(77): truncated value with size 32 to match size of target (8)" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 column_dct.v(101) " "Warning (10230): Verilog HDL assignment warning at column_dct.v(101): truncated value with size 32 to match size of target (3)" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 column_dct.v(118) " "Warning (10230): Verilog HDL assignment warning at column_dct.v(118): truncated value with size 32 to match size of target (3)" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 column_dct.v(131) " "Warning (10230): Verilog HDL assignment warning at column_dct.v(131): truncated value with size 32 to match size of target (3)" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 column_dct.v(150) " "Warning (10230): Verilog HDL assignment warning at column_dct.v(150): truncated value with size 32 to match size of target (3)" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 column_dct.v(166) " "Warning (10230): Verilog HDL assignment warning at column_dct.v(166): truncated value with size 32 to match size of target (3)" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram0_q column_dct.v(174) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(174): variable \"ram0_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram1_q column_dct.v(175) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(175): variable \"ram1_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram2_q column_dct.v(176) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(176): variable \"ram2_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram3_q column_dct.v(177) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(177): variable \"ram3_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram4_q column_dct.v(178) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(178): variable \"ram4_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram5_q column_dct.v(179) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(179): variable \"ram5_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram6_q column_dct.v(180) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(180): variable \"ram6_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram7_q column_dct.v(181) " "Warning (10235): Verilog HDL Always Construct warning at column_dct.v(181): variable \"ram7_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "column_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/column_dct.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_four four_mult_add_blk_inst0 32 18 " "Warning (12020): Port \"constant_four\" on the entity instantiation of \"four_mult_add_blk_inst0\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "four_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 437 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_one four_mult_add_blk_inst0 32 18 " "Warning (12020): Port \"constant_one\" on the entity instantiation of \"four_mult_add_blk_inst0\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "four_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 437 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_three four_mult_add_blk_inst0 32 18 " "Warning (12020): Port \"constant_three\" on the entity instantiation of \"four_mult_add_blk_inst0\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "four_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 437 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_two four_mult_add_blk_inst0 32 18 " "Warning (12020): Port \"constant_two\" on the entity instantiation of \"four_mult_add_blk_inst0\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "four_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 437 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_one two_mult_add_blk_inst1 32 18 " "Warning (12020): Port \"constant_one\" on the entity instantiation of \"two_mult_add_blk_inst1\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "two_mult_add_blk_inst1" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 422 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_two two_mult_add_blk_inst1 32 18 " "Warning (12020): Port \"constant_two\" on the entity instantiation of \"two_mult_add_blk_inst1\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "two_mult_add_blk_inst1" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 422 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_one two_mult_add_blk_inst0 32 18 " "Warning (12020): Port \"constant_one\" on the entity instantiation of \"two_mult_add_blk_inst0\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "two_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 411 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "constant_two two_mult_add_blk_inst0 32 18 " "Warning (12020): Port \"constant_two\" on the entity instantiation of \"two_mult_add_blk_inst0\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "two_mult_add_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 411 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datab one_mult_blk_inst0 32 18 " "Warning (12020): Port \"datab\" on the entity instantiation of \"one_mult_blk_inst0\" is connected to a signal of width 32. The formal width of the signal in the module is 18.  Extra bits will be ignored." {  } { { "dct.v" "one_mult_blk_inst0" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 400 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[0\] dct_cnt\[0\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[0\]\" merged to single register \"dct_cnt\[0\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[0\] dct_cnt\[0\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[0\]\" merged to single register \"dct_cnt\[0\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[1\] dct_cnt\[1\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[1\]\" merged to single register \"dct_cnt\[1\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[1\] dct_cnt\[1\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[1\]\" merged to single register \"dct_cnt\[1\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[2\] transpose_matrix:tp_mtx_inst\|tm_cnt\[2\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[2\]\" merged to single register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[2\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[2\] dct_cnt\[2\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[2\]\" merged to single register \"dct_cnt\[2\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[3\] transpose_matrix:tp_mtx_inst\|tm_cnt\[3\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[3\]\" merged to single register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[3\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[3\] dct_cnt\[3\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[3\]\" merged to single register \"dct_cnt\[3\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[4\] transpose_matrix:tp_mtx_inst\|tm_cnt\[4\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[4\]\" merged to single register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[4\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[4\] dct_cnt\[4\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[4\]\" merged to single register \"dct_cnt\[4\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[5\] transpose_matrix:tp_mtx_inst\|tm_cnt\[5\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[5\]\" merged to single register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[5\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[5\] dct_cnt\[5\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[5\]\" merged to single register \"dct_cnt\[5\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[6\] transpose_matrix:tp_mtx_inst\|tm_cnt\[6\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[6\]\" merged to single register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[6\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[6\] dct_cnt\[6\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[6\]\" merged to single register \"dct_cnt\[6\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[7\] transpose_matrix:tp_mtx_inst\|tm_cnt\[7\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|mux_clken_cnt\[7\]\" merged to single register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[7\]\"" {  } { { "dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 324 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "transpose_matrix:tp_mtx_inst\|tm_cnt\[7\] dct_cnt\[7\] " "Info (13350): Duplicate register \"transpose_matrix:tp_mtx_inst\|tm_cnt\[7\]\" merged to single register \"dct_cnt\[7\]\"" {  } { { "transpose_matrix.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/transpose_matrix.v" 128 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s3_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\] row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s3_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s3_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\]\" merged to single register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s3_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\]\"" {  } { { "db/add_sub_n2j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf" 34 15 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s2_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\] row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s2_3\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s2_0\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\]\" merged to single register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s2_3\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\]\"" {  } { { "db/add_sub_n2j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf" 34 15 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s2_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\] row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s2_2\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s2_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\]\" merged to single register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s2_2\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\]\"" {  } { { "db/add_sub_n2j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf" 34 15 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\] row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\]\" merged to single register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\]\"" {  } { { "db/add_sub_n2j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf" 34 15 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_2\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\] row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_2\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\]\" merged to single register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\]\"" {  } { { "db/add_sub_n2j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf" 34 15 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_3\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\] row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\] " "Info (13350): Duplicate register \"row_dct:row_dct_inst\|dct:u1\|adder:adder_s1_3\|lpm_add_sub:lpm_add_sub_component\|add_sub_n2j:auto_generated\|pipeline_dffe\[0\]\" merged to single register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[0\]\"" {  } { { "db/add_sub_n2j.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/add_sub_n2j.tdf" 34 15 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|two_d_dct\|data_valid_state 3 " "Info: State machine \"\|two_d_dct\|data_valid_state\" contains 3 states" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|two_d_dct\|data_valid_state " "Info: Selected Auto state machine encoding method for state machine \"\|two_d_dct\|data_valid_state\"" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|two_d_dct\|data_valid_state " "Info: Encoding result for state machine \"\|two_d_dct\|data_valid_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "data_valid_state.idle " "Info: Encoded state bit \"data_valid_state.idle\"" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "data_valid_state.col_dct " "Info: Encoded state bit \"data_valid_state.col_dct\"" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "data_valid_state.row_dct " "Info: Encoded state bit \"data_valid_state.row_dct\"" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|two_d_dct\|data_valid_state.idle 000 " "Info: State \"\|two_d_dct\|data_valid_state.idle\" uses code string \"000\"" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|two_d_dct\|data_valid_state.row_dct 101 " "Info: State \"\|two_d_dct\|data_valid_state.row_dct\" uses code string \"101\"" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|two_d_dct\|data_valid_state.col_dct 110 " "Info: State \"\|two_d_dct\|data_valid_state.col_dct\" uses code string \"110\"" {  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "two_d_dct.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.v" 13 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "row_dct:row_dct_inst\|dct:u1\|stage6_3_0p\[0\]~154 " "Info: Inferred altshift_taps megafunction from the following design logic: \"row_dct:row_dct_inst\|dct:u1\|stage6_3_0p\[0\]~154\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Info: Parameter TAP_DISTANCE set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 44 " "Info: Parameter WIDTH set to 44" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "dct.v" "stage6_3_0p\[0\]~154" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 478 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "row_dct:row_dct_inst\|dct:u1\|stage4_0_0p\[0\]~154 " "Info: Inferred altshift_taps megafunction from the following design logic: \"row_dct:row_dct_inst\|dct:u1\|stage4_0_0p\[0\]~154\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Info: Parameter TAP_DISTANCE set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Info: Parameter WIDTH set to 22" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "dct.v" "stage4_0_0p\[0\]~154" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/dct.v" 279 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage6_3_0p_rtl_0 " "Info: Elaborated megafunction instantiation \"row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage6_3_0p_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage6_3_0p_rtl_0 " "Info: Instantiated megafunction \"row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage6_3_0p_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Info: Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 44 " "Info: Parameter \"WIDTH\" = \"44\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c2n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_c2n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c2n " "Info: Found entity 1: shift_taps_c2n" {  } { { "db/shift_taps_c2n.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/shift_taps_c2n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j561.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j561.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j561 " "Info: Found entity 1: altsyncram_j561" {  } { { "db/altsyncram_j561.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_j561.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mlf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mlf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mlf " "Info: Found entity 1: cntr_mlf" {  } { { "db/cntr_mlf.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/cntr_mlf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_95h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95h " "Info: Found entity 1: cntr_95h" {  } { { "db/cntr_95h.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/cntr_95h.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage4_0_0p_rtl_1 " "Info: Elaborated megafunction instantiation \"row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage4_0_0p_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage4_0_0p_rtl_1 " "Info: Instantiated megafunction \"row_dct:row_dct_inst\|dct:u1\|altshift_taps:stage4_0_0p_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Info: Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Info: Parameter \"WIDTH\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a2n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_a2n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a2n " "Info: Found entity 1: shift_taps_a2n" {  } { { "db/shift_taps_a2n.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/shift_taps_a2n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aua1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aua1 " "Info: Found entity 1: altsyncram_aua1" {  } { { "db/altsyncram_aua1.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/altsyncram_aua1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_c5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5h " "Info: Found entity 1: cntr_c5h" {  } { { "db/cntr_c5h.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/cntr_c5h.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/shift_taps_c2n.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/shift_taps_c2n.tdf" 40 2 0 } } { "db/shift_taps_a2n.tdf" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/db/shift_taps_a2n.tdf" 39 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 40 " "Info: 40 registers lost all their fanouts during netlist optimizations. The first 40 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_5_0p\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_5\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_2p\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_1p\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_4_0p\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_4\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[21\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[20\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[19\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_2p\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_1p\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|stage4_6_0p\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[18\] " "Info: Register \"row_dct:row_dct_inst\|dct:u1\|subtractor:subtractor_s1_6\|lpm_add_sub:lpm_add_sub_component\|add_sub_o3j:auto_generated\|pipeline_dffe\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.map.smsg " "Info: Generated suppressed messages file E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/two_d_dct.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1611 " "Info: Implemented 1611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1141 " "Info: Implemented 1141 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "418 " "Info: Implemented 418 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Info: Implemented 18 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 14:48:00 2009 " "Info: Processing ended: Tue Mar 31 14:48:00 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
