{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604162514348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604162514349 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "A_ESTF EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"A_ESTF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604162514416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604162514436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604162514436 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604162514465 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 36 2000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 36 degrees (2000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604162514465 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604162514465 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604162514465 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604162514590 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604162514702 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604162514702 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604162514702 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604162514702 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15822 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162514710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15824 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162514710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15826 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162514710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15828 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162514710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15830 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604162514710 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604162514710 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604162514713 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604162515036 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 155 " "No exact pin location assignment(s) for 101 pins of 155 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604162515335 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A_ESTF.sdc " "Synopsys Design Constraints File file not found: 'A_ESTF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604162516106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604162516106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604162516139 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604162516183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604162516183 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604162516184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162516960 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162516960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162516960 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162516960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162516960 ""}  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162516960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_0_D\[6\]~input (placed in PIN G2 (DQS0L/CQ1L,DPCLK0)) " "Automatically promoted node GPIO_0_D\[6\]~input (placed in PIN G2 (DQS0L/CQ1L,DPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162516960 ""}  } { { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 15799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162516960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Briey:briey_inst\|resetCtrl_axiReset  " "Automatically promoted node Briey:briey_inst\|resetCtrl_axiReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604162516960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Briey:briey_inst\|BufferCC_10_:resetCtrl_axiReset_buffercc\|buffers_0 " "Destination node Briey:briey_inst\|BufferCC_10_:resetCtrl_axiReset_buffercc\|buffers_0" {  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 5142 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604162516960 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604162516960 ""}  } { { "src/Briey.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/Briey.v" 15276 -1 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604162516960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604162517630 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604162517638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604162517639 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604162517651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604162517669 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604162517686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604162518000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "54 Block RAM " "Packed 54 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604162518010 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 Embedded multiplier output " "Packed 132 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604162518010 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604162518010 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 2.5V 13 7 80 " "Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 13 input, 7 output, 80 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1604162518057 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1604162518057 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604162518057 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 8 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 21 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 17 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 6 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 20 4 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 19 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604162518057 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1604162518057 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604162518057 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.v" "" { Text "/home/romu4/Source/soc/A-ESTF/pll/pll.v" 112 0 0 } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 82 0 0 } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1604162518138 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162518473 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604162518482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604162519285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162519892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604162519938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604162526506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162526506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604162527438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604162530222 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604162530222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604162532487 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604162532487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162532489 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.01 " "Total time spent on timing analysis during the Fitter is 3.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604162532724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604162532776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604162533251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604162533255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604162533950 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604162535023 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[12] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[14] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[16] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently disabled " "Pin GPIO_0_D\[17\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[17] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[18] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently disabled " "Pin GPIO_0_D\[19\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[19] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[20] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently disabled " "Pin GPIO_0_D\[21\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[21] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[22] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently disabled " "Pin GPIO_0_D\[23\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[23] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[24] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[25] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[26] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[27] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[28] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[29] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[30] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[31] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[32] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[33] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[0\] a permanently disabled " "Pin GPIO_1_D\[0\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[0] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[1\] a permanently disabled " "Pin GPIO_1_D\[1\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[1] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[2\] a permanently disabled " "Pin GPIO_1_D\[2\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[2] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[3\] a permanently disabled " "Pin GPIO_1_D\[3\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[3] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[4\] a permanently disabled " "Pin GPIO_1_D\[4\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[4] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[5\] a permanently disabled " "Pin GPIO_1_D\[5\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[5] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[6\] a permanently disabled " "Pin GPIO_1_D\[6\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[6] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[7\] a permanently disabled " "Pin GPIO_1_D\[7\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[7] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[8\] a permanently disabled " "Pin GPIO_1_D\[8\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[8] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[9\] a permanently disabled " "Pin GPIO_1_D\[9\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[9] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[10\] a permanently disabled " "Pin GPIO_1_D\[10\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[10] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[11\] a permanently disabled " "Pin GPIO_1_D\[11\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[11] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[12\] a permanently disabled " "Pin GPIO_1_D\[12\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[12] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[13\] a permanently disabled " "Pin GPIO_1_D\[13\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[13] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[14\] a permanently disabled " "Pin GPIO_1_D\[14\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[14] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[15\] a permanently disabled " "Pin GPIO_1_D\[15\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[15] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[16\] a permanently disabled " "Pin GPIO_1_D\[16\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[16] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[17\] a permanently disabled " "Pin GPIO_1_D\[17\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[17] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[18\] a permanently disabled " "Pin GPIO_1_D\[18\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[18] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[19\] a permanently disabled " "Pin GPIO_1_D\[19\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[19] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[20\] a permanently disabled " "Pin GPIO_1_D\[20\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[20] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[21\] a permanently disabled " "Pin GPIO_1_D\[21\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[21] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[22\] a permanently disabled " "Pin GPIO_1_D\[22\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[22] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[23\] a permanently disabled " "Pin GPIO_1_D\[23\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[23] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[24\] a permanently disabled " "Pin GPIO_1_D\[24\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[24] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[25\] a permanently disabled " "Pin GPIO_1_D\[25\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[25] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[26\] a permanently disabled " "Pin GPIO_1_D\[26\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[26] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[27\] a permanently disabled " "Pin GPIO_1_D\[27\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[27] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[28\] a permanently disabled " "Pin GPIO_1_D\[28\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[28] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[29\] a permanently disabled " "Pin GPIO_1_D\[29\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[29] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[30\] a permanently disabled " "Pin GPIO_1_D\[30\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[30] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[31\] a permanently disabled " "Pin GPIO_1_D\[31\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[31] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[32\] a permanently disabled " "Pin GPIO_1_D\[32\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[32] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D\[33\] a permanently disabled " "Pin GPIO_1_D\[33\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_1_D[33] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently enabled " "Pin GPIO_0_D\[0\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[0] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently enabled " "Pin GPIO_0_D\[1\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[1] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently disabled " "Pin GPIO_0_D\[2\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[2] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently enabled " "Pin GPIO_0_D\[3\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[3] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently disabled " "Pin GPIO_0_D\[4\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[4] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently enabled " "Pin GPIO_0_D\[5\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[5] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently disabled " "Pin GPIO_0_D\[6\] has a permanently disabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[6] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently enabled " "Pin GPIO_0_D\[7\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[7] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently enabled " "Pin GPIO_0_D\[8\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[8] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently enabled " "Pin GPIO_0_D\[9\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[9] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently enabled " "Pin GPIO_0_D\[10\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[10] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently enabled " "Pin GPIO_0_D\[11\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[11] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently enabled " "Pin GPIO_0_D\[13\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[13] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently enabled " "Pin GPIO_0_D\[15\] has a permanently enabled output enable" {  } { { "/opt/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux64/pin_planner.ppl" { GPIO_0_D[15] } } } { "src/A-ESTF.v" "" { Text "/home/romu4/Source/soc/A-ESTF/src/A-ESTF.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/romu4/Source/soc/A-ESTF/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604162535526 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1604162535526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.fit.smsg " "Generated suppressed messages file /home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604162535887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1564 " "Peak virtual memory: 1564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604162536729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 19:42:16 2020 " "Processing ended: Sat Oct 31 19:42:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604162536729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604162536729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604162536729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604162536729 ""}
