

================================================================
== Vitis HLS Report for 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'
================================================================
* Date:           Tue Oct 28 17:21:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     232|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      43|     313|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_139_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln23_fu_162_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln24_1_fu_316_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln24_fu_230_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln25_fu_310_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln26_1_fu_262_p2       |         +|   0|  0|  17|          11|          11|
    |add_ln26_2_fu_284_p2       |         +|   0|  0|  16|          14|          14|
    |add_ln26_3_fu_294_p2       |         +|   0|  0|  16|          14|          14|
    |add_ln26_fu_206_p2         |         +|   0|  0|  17|          11|          11|
    |and_ln23_fu_224_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_133_p2        |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln24_fu_168_p2        |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln25_fu_218_p2        |      icmp|   0|  0|  12|           5|           5|
    |or_ln24_fu_236_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln23_1_fu_182_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln23_fu_174_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln24_1_fu_250_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln24_2_fu_322_p3    |    select|   0|  0|  10|           1|           1|
    |select_ln24_fu_242_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln23_fu_212_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 232|         129|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |conv2_to_conv3_blk_n                    |   9|          2|    1|          2|
    |feat_fu_78                              |   9|          2|    6|         12|
    |i_1_fu_70                               |   9|          2|    5|         10|
    |indvar_flatten12_fu_82                  |   9|          2|   14|         28|
    |indvar_flatten_fu_74                    |   9|          2|   10|         20|
    |j_fu_66                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   57|        114|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |feat_fu_78               |   6|   0|    6|          0|
    |i_1_fu_70                |   5|   0|    5|          0|
    |indvar_flatten12_fu_82   |  14|   0|   14|          0|
    |indvar_flatten_fu_74     |  10|   0|   10|          0|
    |j_fu_66                  |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|conv2_to_conv3_dout     |   in|   32|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|conv2_to_conv3_empty_n  |   in|    1|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|conv2_to_conv3_read     |  out|    1|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|input_tile_address0     |  out|   14|   ap_memory|                                                       input_tile|         array|
|input_tile_ce0          |  out|    1|   ap_memory|                                                       input_tile|         array|
|input_tile_we0          |  out|    1|   ap_memory|                                                       input_tile|         array|
|input_tile_d0           |  out|   32|   ap_memory|                                                       input_tile|         array|
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten12"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %feat"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i14 %indvar_flatten12" [src/conv3.cpp:23]   --->   Operation 17 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.83ns)   --->   "%icmp_ln23 = icmp_eq  i14 %indvar_flatten12_load, i14 9248" [src/conv3.cpp:23]   --->   Operation 19 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln23_1 = add i14 %indvar_flatten12_load, i14 1" [src/conv3.cpp:23]   --->   Operation 20 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc16, void %OUT_STATIONARY_CONV3.exitStub" [src/conv3.cpp:23]   --->   Operation 21 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln25 = store i14 %add_ln23_1, i14 %indvar_flatten12" [src/conv3.cpp:25]   --->   Operation 22 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/conv3.cpp:25]   --->   Operation 23 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_1_load = load i5 %i_1" [src/conv3.cpp:23]   --->   Operation 24 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv3.cpp:24]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%feat_load = load i6 %feat" [src/conv3.cpp:23]   --->   Operation 26 'load' 'feat_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln23 = add i6 %feat_load, i6 1" [src/conv3.cpp:23]   --->   Operation 27 'add' 'add_ln23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln24 = icmp_eq  i10 %indvar_flatten_load, i10 289" [src/conv3.cpp:24]   --->   Operation 30 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln23 = select i1 %icmp_ln24, i5 0, i5 %i_1_load" [src/conv3.cpp:23]   --->   Operation 31 'select' 'select_ln23' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%select_ln23_1 = select i1 %icmp_ln24, i6 %add_ln23, i6 %feat_load" [src/conv3.cpp:23]   --->   Operation 32 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln23_1" [src/conv3.cpp:26]   --->   Operation 33 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln23_1, i4 0" [src/conv3.cpp:26]   --->   Operation 34 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_5" [src/conv3.cpp:26]   --->   Operation 35 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26 = add i11 %zext_ln26_1, i11 %zext_ln26" [src/conv3.cpp:26]   --->   Operation 36 'add' 'add_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%xor_ln23 = xor i1 %icmp_ln24, i1 1" [src/conv3.cpp:23]   --->   Operation 38 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%icmp_ln25 = icmp_eq  i5 %j_load, i5 17" [src/conv3.cpp:25]   --->   Operation 39 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %icmp_ln25, i1 %xor_ln23" [src/conv3.cpp:23]   --->   Operation 40 'and' 'and_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln24 = add i5 %select_ln23, i5 1" [src/conv3.cpp:24]   --->   Operation 41 'add' 'add_ln24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_2_VITIS_LOOP_25_3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %and_ln23, i1 %icmp_ln24" [src/conv3.cpp:24]   --->   Operation 43 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, i5 0, i5 %j_load" [src/conv3.cpp:24]   --->   Operation 44 'select' 'select_ln24' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.41ns)   --->   "%select_ln24_1 = select i1 %and_ln23, i5 %add_ln24, i5 %select_ln23" [src/conv3.cpp:24]   --->   Operation 45 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %select_ln24_1" [src/conv3.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln26_1 = add i11 %add_ln26, i11 %zext_ln26_2" [src/conv3.cpp:26]   --->   Operation 47 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i11 %add_ln26_1" [src/conv3.cpp:26]   --->   Operation 48 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i11 %add_ln26_1" [src/conv3.cpp:26]   --->   Operation 49 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln26, i4 0" [src/conv3.cpp:26]   --->   Operation 50 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_2 = add i14 %p_shl, i14 %zext_ln26_3" [src/conv3.cpp:26]   --->   Operation 51 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i5 %select_ln24" [src/conv3.cpp:26]   --->   Operation 53 'zext' 'zext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln26_3 = add i14 %add_ln26_2, i14 %zext_ln26_4" [src/conv3.cpp:26]   --->   Operation 54 'add' 'add_ln26_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i14 %add_ln26_3" [src/conv3.cpp:26]   --->   Operation 55 'zext' 'zext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln26_5" [src/conv3.cpp:26]   --->   Operation 56 'getelementptr' 'input_tile_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv3.cpp:25]   --->   Operation 57 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.71ns)   --->   "%conv2_to_conv3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv2_to_conv3" [src/conv3.cpp:26]   --->   Operation 58 'read' 'conv2_to_conv3_read' <Predicate = true> <Delay = 1.71> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %conv2_to_conv3_read" [src/conv3.cpp:26]   --->   Operation 59 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln26 = store i32 %bitcast_ln26, i14 %input_tile_addr" [src/conv3.cpp:26]   --->   Operation 60 'store' 'store_ln26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln25 = add i5 %select_ln24, i5 1" [src/conv3.cpp:25]   --->   Operation 61 'add' 'add_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln24_1 = add i10 %indvar_flatten_load, i10 1" [src/conv3.cpp:24]   --->   Operation 62 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.40ns)   --->   "%select_ln24_2 = select i1 %icmp_ln24, i10 1, i10 %add_ln24_1" [src/conv3.cpp:24]   --->   Operation 63 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln25 = store i6 %select_ln23_1, i6 %feat" [src/conv3.cpp:25]   --->   Operation 64 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln25 = store i10 %select_ln24_2, i10 %indvar_flatten" [src/conv3.cpp:25]   --->   Operation 65 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln25 = store i5 %select_ln24_1, i5 %i_1" [src/conv3.cpp:25]   --->   Operation 66 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln25 = store i5 %add_ln25, i5 %j" [src/conv3.cpp:25]   --->   Operation 67 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [src/conv3.cpp:25]   --->   Operation 68 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv2_to_conv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011]
i_1                   (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 011]
feat                  (alloca           ) [ 011]
indvar_flatten12      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten12_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln23             (icmp             ) [ 010]
add_ln23_1            (add              ) [ 000]
br_ln23               (br               ) [ 000]
store_ln25            (store            ) [ 000]
j_load                (load             ) [ 000]
i_1_load              (load             ) [ 000]
indvar_flatten_load   (load             ) [ 000]
feat_load             (load             ) [ 000]
add_ln23              (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
icmp_ln24             (icmp             ) [ 000]
select_ln23           (select           ) [ 000]
select_ln23_1         (select           ) [ 000]
zext_ln26             (zext             ) [ 000]
tmp_5                 (bitconcatenate   ) [ 000]
zext_ln26_1           (zext             ) [ 000]
add_ln26              (add              ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
xor_ln23              (xor              ) [ 000]
icmp_ln25             (icmp             ) [ 000]
and_ln23              (and              ) [ 000]
add_ln24              (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
or_ln24               (or               ) [ 000]
select_ln24           (select           ) [ 000]
select_ln24_1         (select           ) [ 000]
zext_ln26_2           (zext             ) [ 000]
add_ln26_1            (add              ) [ 000]
zext_ln26_3           (zext             ) [ 000]
trunc_ln26            (trunc            ) [ 000]
p_shl                 (bitconcatenate   ) [ 000]
add_ln26_2            (add              ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
zext_ln26_4           (zext             ) [ 000]
add_ln26_3            (add              ) [ 000]
zext_ln26_5           (zext             ) [ 000]
input_tile_addr       (getelementptr    ) [ 000]
specloopname_ln25     (specloopname     ) [ 000]
conv2_to_conv3_read   (read             ) [ 000]
bitcast_ln26          (bitcast          ) [ 000]
store_ln26            (store            ) [ 000]
add_ln25              (add              ) [ 000]
add_ln24_1            (add              ) [ 000]
select_ln24_2         (select           ) [ 000]
store_ln25            (store            ) [ 000]
store_ln25            (store            ) [ 000]
store_ln25            (store            ) [ 000]
store_ln25            (store            ) [ 000]
br_ln25               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_to_conv3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_2_VITIS_LOOP_25_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="feat_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten12_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv2_to_conv3_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_to_conv3_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_tile_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln26_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="14" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="10" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten12_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln23_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="14" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln23_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln25_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="14" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_1_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="1"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="feat_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="1"/>
<pin id="161" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln23_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln24_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln23_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln23_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln26_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln26_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln26_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln23_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln25_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln23_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln24_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln24_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln24_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln24_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln26_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln26_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln26_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln26_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_shl_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln26_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln26_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln26_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln26_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bitcast_ln26_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln25_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln24_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln24_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln25_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="1"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln25_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln25_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="1"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln25_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="1"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="j_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="indvar_flatten_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="371" class="1005" name="feat_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="378" class="1005" name="indvar_flatten12_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="62" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="153" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="159" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="182" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="168" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="150" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="212" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="174" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="224" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="168" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="150" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="224" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="174" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="206" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="268" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="242" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="284" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="308"><net_src comp="86" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="314"><net_src comp="242" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="156" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="168" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="182" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="322" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="250" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="310" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="66" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="360"><net_src comp="70" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="367"><net_src comp="74" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="374"><net_src comp="78" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="381"><net_src comp="82" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="145" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_tile | {2 }
	Port: conv2_to_conv3 | {}
 - Input state : 
	Port: conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3 : conv2_to_conv3 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten12_load : 1
		icmp_ln23 : 2
		add_ln23_1 : 2
		br_ln23 : 3
		store_ln25 : 3
	State 2
		add_ln23 : 1
		icmp_ln24 : 1
		select_ln23 : 2
		select_ln23_1 : 2
		zext_ln26 : 3
		tmp_5 : 3
		zext_ln26_1 : 4
		add_ln26 : 5
		xor_ln23 : 2
		icmp_ln25 : 1
		and_ln23 : 2
		add_ln24 : 3
		or_ln24 : 2
		select_ln24 : 2
		select_ln24_1 : 2
		zext_ln26_2 : 3
		add_ln26_1 : 6
		zext_ln26_3 : 7
		trunc_ln26 : 7
		p_shl : 8
		add_ln26_2 : 9
		zext_ln26_4 : 3
		add_ln26_3 : 10
		zext_ln26_5 : 11
		input_tile_addr : 12
		store_ln26 : 13
		add_ln25 : 3
		add_ln24_1 : 1
		select_ln24_2 : 2
		store_ln25 : 3
		store_ln25 : 3
		store_ln25 : 3
		store_ln25 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln23_1_fu_139       |    0    |    21   |
|          |         add_ln23_fu_162        |    0    |    13   |
|          |         add_ln26_fu_206        |    0    |    18   |
|          |         add_ln24_fu_230        |    0    |    12   |
|    add   |        add_ln26_1_fu_262       |    0    |    17   |
|          |        add_ln26_2_fu_284       |    0    |    16   |
|          |        add_ln26_3_fu_294       |    0    |    16   |
|          |         add_ln25_fu_310        |    0    |    12   |
|          |        add_ln24_1_fu_316       |    0    |    17   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln23_fu_133        |    0    |    21   |
|   icmp   |        icmp_ln24_fu_168        |    0    |    17   |
|          |        icmp_ln25_fu_218        |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln23_fu_174       |    0    |    5    |
|          |      select_ln23_1_fu_182      |    0    |    6    |
|  select  |       select_ln24_fu_242       |    0    |    5    |
|          |      select_ln24_1_fu_250      |    0    |    5    |
|          |      select_ln24_2_fu_322      |    0    |    10   |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln23_fu_212        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln23_fu_224        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln24_fu_236         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   | conv2_to_conv3_read_read_fu_86 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln26_fu_190        |    0    |    0    |
|          |       zext_ln26_1_fu_202       |    0    |    0    |
|   zext   |       zext_ln26_2_fu_258       |    0    |    0    |
|          |       zext_ln26_3_fu_268       |    0    |    0    |
|          |       zext_ln26_4_fu_290       |    0    |    0    |
|          |       zext_ln26_5_fu_300       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_5_fu_194          |    0    |    0    |
|          |          p_shl_fu_276          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln26_fu_272       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   229   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      feat_reg_371      |    6   |
|       i_1_reg_357      |    5   |
|indvar_flatten12_reg_378|   14   |
| indvar_flatten_reg_364 |   10   |
|        j_reg_350       |    5   |
+------------------------+--------+
|          Total         |   40   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   229  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   40   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   229  |
+-----------+--------+--------+
