Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/homework/sec_win/sl/sy/susica/work11/MyCounter/Counter4b_Counter4b_sch_tb_isim_beh.exe -prj E:/homework/sec_win/sl/sy/susica/work11/MyCounter/Counter4b_Counter4b_sch_tb_beh.prj work.Counter4b_Counter4b_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/homework/sec_win/sl/sy/susica/work11/MyCounter/Counter4b.vf" into library work
Analyzing Verilog file "E:/homework/sec_win/sl/sy/susica/work11/MyCounter/testone.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module XNOR2
Compiling module NOR2
Compiling module NOR3
Compiling module NOR4
Compiling module FD
Compiling module Counter4b
Compiling module Counter4b_Counter4b_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable E:/homework/sec_win/sl/sy/susica/work11/MyCounter/Counter4b_Counter4b_sch_tb_isim_beh.exe
Fuse Memory Usage: 28208 KB
Fuse CPU Usage: 1249 ms
