$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Wed Oct 02 23:03:53 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module part2_vlg_vec_tst $end
$var reg 4 ! SW [3:0] $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 mm [3] $end
$var wire 1 1 mm [2] $end
$var wire 1 2 mm [1] $end
$var wire 1 3 mm [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; MUX0|B1|W~0_combout $end
$var wire 1 < MUX0|B2|W~0_combout $end
$var wire 1 = MUX0|B3|W~0_combout $end
$var wire 1 > SW~combout [3] $end
$var wire 1 ? SW~combout [2] $end
$var wire 1 @ SW~combout [1] $end
$var wire 1 A SW~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
0(
0'
0&
0%
0$
0#
0"
0/
0.
0-
0,
0+
0*
0)
13
02
11
00
x4
05
16
x7
18
19
1:
0;
1<
0=
1A
1@
1?
1>
$end
#1000000
