0.6
2018.2
Jun 14 2018
20:41:02
D:/2024-1/System_Semiconductor_Design/midproject/fpu/FMUL.v,1716621190,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/mult.v,,FMUL,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_project/fpu_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/mult.v,1716378463,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,,mult,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,1716394806,verilog,,,,tb,,,,,,,,
