#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-R' '-sverilog' '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv' '-debug_access+all' '-full64' '-debug_region+cell' '+memcbk' '-f' '/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f' '+incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim' '+define+prog14' '+prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog14' '+rdcycle=1' '+notimingcheck' 2>&1
