# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Mon Aug 20 13:20:21 2018 


#
# I/O constraints
#

set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io D_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io D_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io D_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io D_TXC -DIRECTION INPUT -pinname J18 -fixed no
set_io D_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io D_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io D_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io D_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io D_TXEN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io GPIO_0_BI -DIRECTION INOUT -pinname J2 -fixed no
set_io GPIO_1 -DIRECTION INOUT -pinname J1 -fixed no
set_io GPIO_11_M2F_SPI_FLASH_RSTn -DIRECTION OUTPUT -pinname K1 -fixed no
set_io GPIO_12_BI -DIRECTION INOUT -pinname G5 -fixed no
set_io GPIO_17_BI -DIRECTION INOUT -pinname P2 -fixed no
set_io GPIO_18_BI -DIRECTION INOUT -pinname R2 -fixed no
set_io GPIO_20_OUT -DIRECTION OUTPUT -pinname T1 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_28_M2F -DIRECTION OUTPUT -pinname G4 -fixed no
set_io GPIO_3_BI -DIRECTION INOUT -pinname T5 -fixed no
set_io GPIO_4_BI -DIRECTION INOUT -pinname U5 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6 -DIRECTION INOUT -pinname H5 -fixed no
set_io GPIO_7 -DIRECTION INOUT -pinname H4 -fixed no
set_io GPIO_88 -DIRECTION OUTPUT -pinname U4 -fixed no
set_io H_COL -DIRECTION OUTPUT -pinname M20 -fixed no
set_io H_MDC -DIRECTION INPUT -pinname H20 -fixed no
set_io H_MDIO -DIRECTION INOUT -pinname L5 -fixed no
set_io H_RXC -DIRECTION OUTPUT -pinname L7 -fixed no
set_io H_RXER -DIRECTION OUTPUT -pinname AA8 -fixed no
set_io H_TXC -DIRECTION OUTPUT -pinname J20 -fixed no
set_io H_TXD\[0\] -DIRECTION INPUT -pinname E20 -fixed no
set_io H_TXD\[1\] -DIRECTION INPUT -pinname F19 -fixed no
set_io H_TXD\[2\] -DIRECTION INPUT -pinname J17 -fixed no
set_io H_TXD\[3\] -DIRECTION INPUT -pinname J21 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io LED_BLUE_F3 -DIRECTION OUTPUT -pinname F3 -fixed no
set_io LED_GREEN_G1 -DIRECTION OUTPUT -pinname G1 -fixed no
set_io LED_RED_F2 -DIRECTION OUTPUT -pinname F2 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname T3 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io RTC_MATCH -DIRECTION OUTPUT -pinname G2 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DO_M2F -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_SS0 -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_FLASH_IO2 -DIRECTION OUTPUT -pinname L3 -fixed no
set_io SPI_FLASH_IO3 -DIRECTION OUTPUT -pinname H21 -fixed no
set_io nRESET_OUT -DIRECTION OUTPUT -pinname Y1 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[4\] -fixed no 583 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[12\] -fixed no 421 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[6\] -fixed no 797 130
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 529 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1 -fixed no 451 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 461 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2 -fixed no 520 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[19\] -fixed no 466 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[30\] -fixed no 393 12
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[158\] -fixed no 443 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[3\] -fixed no 849 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[2\] -fixed no 799 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_tr3_0_a2_0_a2 -fixed no 509 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[109\] -fixed no 474 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[27\] -fixed no 392 12
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[31\] -fixed no 479 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[11\] -fixed no 573 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2 -fixed no 468 141
set_location CommsFPGA_top_0/q\[10\] -fixed no 382 130
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 822 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[10\] -fixed no 465 52
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa_1 -fixed no 871 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[3\] -fixed no 494 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[13\] -fixed no 516 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[2\] -fixed no 522 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[14\] -fixed no 756 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 483 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[3\] -fixed no 561 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2 -fixed no 574 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[5\] -fixed no 597 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[75\] -fixed no 467 124
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_1 -fixed no 815 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_16 -fixed no 391 150
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 777 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 456 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_1 -fixed no 570 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[15\] -fixed no 794 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2 -fixed no 471 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[16\] -fixed no 431 114
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[12\] -fixed no 456 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0 -fixed no 481 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[18\] -fixed no 446 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[33\] -fixed no 570 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_8 -fixed no 491 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1 -fixed no 570 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[49\] -fixed no 461 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[9\] -fixed no 797 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0_RNIQMLO3 -fixed no 570 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[22\] -fixed no 466 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[0\] -fixed no 410 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 559 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[19\] -fixed no 435 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[3\] -fixed no 444 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[14\] -fixed no 761 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[7\] -fixed no 766 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[6\] -fixed no 849 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[188\] -fixed no 431 106
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 773 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[14\] -fixed no 400 153
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[0\] -fixed no 595 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[12\] -fixed no 776 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0_RNIIVUK2 -fixed no 408 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[35\] -fixed no 499 13
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[2\] -fixed no 415 120
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 875 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[12\] -fixed no 463 36
set_location ident_coreinst/IICE_INST/mdiclink_reg\[42\] -fixed no 558 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[21\] -fixed no 560 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[19\] -fixed no 496 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[4\] -fixed no 807 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[27\] -fixed no 392 13
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[26\] -fixed no 452 40
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[2\] -fixed no 434 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[1\] -fixed no 437 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[17\] -fixed no 467 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0 -fixed no 568 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1 -fixed no 476 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[177\] -fixed no 433 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[7\] -fixed no 757 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1 -fixed no 422 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[6\] -fixed no 459 37
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 869 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_o2 -fixed no 828 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[0\] -fixed no 786 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[220\] -fixed no 430 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[11\] -fixed no 768 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[2\] -fixed no 835 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[172\] -fixed no 432 136
set_location CoreAPB3_0/iPSELS_raw\[0\] -fixed no 864 153
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 857 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[17\] -fixed no 402 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1 -fixed no 500 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[4\] -fixed no 875 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[18\] -fixed no 404 154
set_location ident_coreinst/IICE_INST/mdiclink_reg\[52\] -fixed no 488 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[4\] -fixed no 451 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[55\] -fixed no 480 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr -fixed no 843 148
set_location CommsFPGA_top_0/q\[14\] -fixed no 386 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_2\[0\] -fixed no 506 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_10 -fixed no 498 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2_0 -fixed no 863 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1_1 -fixed no 575 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[21\] -fixed no 471 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_10 -fixed no 484 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[10\] -fixed no 777 117
set_location CommsFPGA_top_0/q\[1\] -fixed no 373 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[12\] -fixed no 773 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[6\] -fixed no 499 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[0\] -fixed no 504 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0 -fixed no 442 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2 -fixed no 468 147
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 862 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[2\] -fixed no 770 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0 -fixed no 513 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_313 -fixed no 804 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs13_0_a2 -fixed no 461 42
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[1\] -fixed no 594 151
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 482 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[1\] -fixed no 460 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[54\] -fixed no 489 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 513 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[5\] -fixed no 867 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1 -fixed no 560 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[7\] -fixed no 757 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0_RNI2LKD2 -fixed no 477 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[6\] -fixed no 858 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[7\] -fixed no 379 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0 -fixed no 500 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[7\] -fixed no 448 36
set_location CommsFPGA_top_0/q\[4\] -fixed no 376 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[1\] -fixed no 588 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[10\] -fixed no 763 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[0\] -fixed no 517 126
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 859 172
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[29\] -fixed no 514 40
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[82\] -fixed no 465 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[23\] -fixed no 430 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[125\] -fixed no 473 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[4\] -fixed no 408 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[8\] -fixed no 785 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[66\] -fixed no 538 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[47\] -fixed no 462 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[15\] -fixed no 774 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[3\] -fixed no 811 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[17\] -fixed no 487 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 567 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0_RNI6DU73 -fixed no 484 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_22_0 -fixed no 821 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[3\] -fixed no 580 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[60\] -fixed no 329 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[15\] -fixed no 448 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11 -fixed no 762 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 514 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_10 -fixed no 513 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0_RNI5D6T2 -fixed no 500 147
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 778 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0 -fixed no 461 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[1\] -fixed no 435 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[4\] -fixed no 829 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[15\] -fixed no 429 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0_RNIE0AI2 -fixed no 514 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[14\] -fixed no 760 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[40\] -fixed no 503 12
set_location ident_coreinst/IICE_INST/mdiclink_reg\[26\] -fixed no 504 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[15\] -fixed no 465 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0_0 -fixed no 593 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[15\] -fixed no 456 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[3\] -fixed no 802 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[4\] -fixed no 794 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[3\] -fixed no 864 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1 -fixed no 573 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_11 -fixed no 765 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0_RNIMO2I2 -fixed no 469 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable_325 -fixed no 823 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse -fixed no 552 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 435 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[5\] -fixed no 445 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO -fixed no 568 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[78\] -fixed no 457 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[5\] -fixed no 839 115
set_location CommsFPGA_top_0/RESET_i_a2 -fixed no 572 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout4 -fixed no 444 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[13\] -fixed no 449 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[6\] -fixed no 583 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[2\] -fixed no 860 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 872 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[18\] -fixed no 503 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[7\] -fixed no 518 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_2\[4\] -fixed no 873 147
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 829 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[202\] -fixed no 482 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[21\] -fixed no 451 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o -fixed no 485 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 517 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1 -fixed no 480 129
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31\[12\] -fixed no 864 168
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[4\] -fixed no 447 99
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_96_i -fixed no 824 147
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 866 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[14\] -fixed no 783 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[13\] -fixed no 759 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1 -fixed no 499 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[1\] -fixed no 592 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1_1 -fixed no 589 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[10\] -fixed no 572 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0 -fixed no 574 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_8 -fixed no 452 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[21\] -fixed no 497 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[2\] -fixed no 780 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[25\] -fixed no 391 12
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[18\] -fixed no 479 42
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[3\] -fixed no 502 40
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 855 172
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[9\] -fixed no 496 40
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[0\] -fixed no 442 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[15\] -fixed no 511 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1 -fixed no 423 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[5\] -fixed no 525 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNIK8KR1\[4\] -fixed no 585 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[8\] -fixed no 527 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[7\] -fixed no 784 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0 -fixed no 503 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[59\] -fixed no 437 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[61\] -fixed no 439 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[29\] -fixed no 475 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns -fixed no 412 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[23\] -fixed no 430 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[49\] -fixed no 452 112
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 774 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0 -fixed no 557 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[204\] -fixed no 481 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 507 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[233\] -fixed no 473 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0 -fixed no 450 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2\[3\] -fixed no 525 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_RNO\[0\] -fixed no 566 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNI93FE\[5\] -fixed no 558 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[7\] -fixed no 813 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[59\] -fixed no 335 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7_4 -fixed no 564 138
set_location CommsFPGA_top_0/idle_line_s\[1\] -fixed no 572 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 540 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 570 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[9\] -fixed no 441 40
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[32\] -fixed no 451 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[7\] -fixed no 379 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[29\] -fixed no 456 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[2\] -fixed no 455 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_8 -fixed no 563 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0 -fixed no 496 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[13\] -fixed no 493 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_2\[5\] -fixed no 870 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1 -fixed no 483 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[0\] -fixed no 807 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[159\] -fixed no 452 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2 -fixed no 509 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/i_Jabber_detect -fixed no 425 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un18_irx_center_sample_0_a2 -fixed no 511 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1 -fixed no 451 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2_1\[0\] -fixed no 806 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[11\] -fixed no 779 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[4\] -fixed no 838 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1 -fixed no 432 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[14\] -fixed no 510 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[1\] -fixed no 565 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[10\] -fixed no 773 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[15\] -fixed no 785 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2 -fixed no 498 138
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 662 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[5\] -fixed no 501 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[62\] -fixed no 454 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[198\] -fixed no 468 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[14\] -fixed no 455 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[0\] -fixed no 465 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg_RNION9F -fixed no 516 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[20\] -fixed no 423 115
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 769 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[6\] -fixed no 525 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[15\] -fixed no 407 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[78\] -fixed no 313 130
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s -fixed no 868 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[7\] -fixed no 568 156
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[5\] -fixed no 790 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req -fixed no 446 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0_RNI6B8V2 -fixed no 566 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_3 -fixed no 764 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[20\] -fixed no 445 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1 -fixed no 453 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[7\] -fixed no 755 118
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 871 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_nss_i\[0\] -fixed no 519 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[1\] -fixed no 771 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[13\] -fixed no 759 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[1\] -fixed no 830 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[76\] -fixed no 482 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[241\] -fixed no 477 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[7\] -fixed no 463 52
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_15 -fixed no 421 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[53\] -fixed no 503 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[25\] -fixed no 449 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[28\] -fixed no 566 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[42\] -fixed no 448 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_16 -fixed no 422 120
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[0\] -fixed no 447 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[9\] -fixed no 760 121
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 857 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1 -fixed no 465 36
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[4\] -fixed no 786 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[62\] -fixed no 330 129
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 833 174
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[10\] -fixed no 478 42
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 811 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[5\] -fixed no 801 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0_RNISGG02 -fixed no 514 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[231\] -fixed no 470 148
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[6\] -fixed no 489 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 515 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_sn_m6 -fixed no 860 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1 -fixed no 555 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[206\] -fixed no 480 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[189\] -fixed no 450 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 557 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[3\] -fixed no 824 123
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[15\] -fixed no 594 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 867 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[57\] -fixed no 497 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.start_bit_cntr7 -fixed no 538 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[11\] -fixed no 795 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_9 -fixed no 468 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[1\] -fixed no 783 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[4\] -fixed no 860 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0 -fixed no 496 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[6\] -fixed no 569 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1_1 -fixed no 449 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[73\] -fixed no 424 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[7\] -fixed no 463 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[126\] -fixed no 470 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1 -fixed no 479 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 868 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb -fixed no 455 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 871 148
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 777 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[18\] -fixed no 464 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 857 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[29\] -fixed no 478 36
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[10\] -fixed no 757 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNI5O9F\[3\] -fixed no 569 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[6\] -fixed no 457 37
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[1\] -fixed no 472 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[2\] -fixed no 772 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_4\[2\] -fixed no 515 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[13\] -fixed no 493 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1_1 -fixed no 431 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[3\] -fixed no 464 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[5\] -fixed no 462 51
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[2\] -fixed no 866 150
set_location ident_coreinst/IICE_INST/mdiclink_reg\[49\] -fixed no 473 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[1\] -fixed no 771 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_13 -fixed no 757 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[1\] -fixed no 565 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[210\] -fixed no 422 130
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[5\] -fixed no 477 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[5\] -fixed no 832 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm\[1\] -fixed no 859 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[26\] -fixed no 572 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 446 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[29\] -fixed no 467 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[12\] -fixed no 810 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIEGI5\[1\] -fixed no 865 150
set_location m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 -fixed no 875 168
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[4\] -fixed no 452 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[7\] -fixed no 760 115
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[13\] -fixed no 592 142
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_0_2 -fixed no 494 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2 -fixed no 481 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[99\] -fixed no 480 142
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 472 121
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 -fixed no 469 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[237\] -fixed no 479 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[68\] -fixed no 508 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[59\] -fixed no 491 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1_1 -fixed no 566 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[10\] -fixed no 434 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[7\] -fixed no 764 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[23\] -fixed no 454 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0_RNI420J3 -fixed no 553 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.iMII_MUX_control_en_1 -fixed no 842 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1 -fixed no 433 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[22\] -fixed no 428 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[7\] -fixed no 756 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[1\] -fixed no 483 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 509 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0 -fixed no 487 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[25\] -fixed no 449 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[5\] -fixed no 796 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[36\] -fixed no 577 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[4\] -fixed no 787 127
set_location CommsFPGA_top_0/long_reset_set -fixed no 843 151
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 869 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1 -fixed no 826 123
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[1\] -fixed no 580 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[1\] -fixed no 598 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[28\] -fixed no 472 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0_RNI54FR1 -fixed no 449 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[66\] -fixed no 328 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[5\] -fixed no 524 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[141\] -fixed no 512 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a4_1 -fixed no 808 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2 -fixed no 552 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[0\] -fixed no 779 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[9\] -fixed no 759 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[131\] -fixed no 475 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[3\] -fixed no 780 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[6\] -fixed no 838 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[52\] -fixed no 486 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[115\] -fixed no 459 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[13\] -fixed no 532 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[16\] -fixed no 862 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[0\] -fixed no 599 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[1\] -fixed no 781 127
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 548 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[38\] -fixed no 555 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[5\] -fixed no 572 130
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 802 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[4\] -fixed no 592 106
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[17\] -fixed no 477 42
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[7\] -fixed no 864 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm\[2\] -fixed no 856 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr4 -fixed no 437 39
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[1\] -fixed no 461 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[1\] -fixed no 559 129
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 832 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[27\] -fixed no 465 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[12\] -fixed no 508 124
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 833 178
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[6\] -fixed no 451 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0 -fixed no 561 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1 -fixed no 471 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[5\] -fixed no 810 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 867 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1_1 -fixed no 503 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[4\] -fixed no 565 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNITMH9\[2\] -fixed no 588 150
set_location CommsFPGA_top_0/long_reset -fixed no 772 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[167\] -fixed no 448 136
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 800 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr4 -fixed no 460 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[7\] -fixed no 573 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 532 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[13\] -fixed no 439 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2\[0\] -fixed no 523 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1_1 -fixed no 420 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[83\] -fixed no 526 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[40\] -fixed no 568 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[162\] -fixed no 451 121
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 861 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0 -fixed no 476 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[7\] -fixed no 457 46
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[0\] -fixed no 791 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[2\] -fixed no 524 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[1\] -fixed no 813 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_12 -fixed no 766 123
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 836 178
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[8\] -fixed no 462 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[8\] -fixed no 380 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0 -fixed no 448 135
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2_m1_e_0 -fixed no 472 39
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[77\] -fixed no 420 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs -fixed no 825 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[6\] -fixed no 870 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[11\] -fixed no 383 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 863 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0_RNI0FP52 -fixed no 471 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[66\] -fixed no 328 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 869 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[9\] -fixed no 871 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[12\] -fixed no 453 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[10\] -fixed no 460 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[2\] -fixed no 565 144
set_location CommsFPGA_top_0/q\[16\] -fixed no 388 130
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 875 169
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 873 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[23\] -fixed no 458 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[65\] -fixed no 495 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_edge_detect -fixed no 845 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[8\] -fixed no 419 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[71\] -fixed no 318 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[0\] -fixed no 556 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[14\] -fixed no 792 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO_0 -fixed no 574 138
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 796 177
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[14\] -fixed no 530 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1_1 -fixed no 436 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[1\] -fixed no 569 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1 -fixed no 457 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[9\] -fixed no 420 120
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_0 -fixed no 489 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_8 -fixed no 496 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_rx_packet_end_all -fixed no 509 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1 -fixed no 462 126
set_location CommsFPGA_top_0/q\[11\] -fixed no 383 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[5\] -fixed no 808 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[5\] -fixed no 814 124
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 869 168
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[4\] -fixed no 494 40
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_1 -fixed no 581 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[64\] -fixed no 503 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[7\] -fixed no 767 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[6\] -fixed no 874 174
set_location ident_coreinst/IICE_INST/mdiclink_reg\[78\] -fixed no 457 148
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[19\] -fixed no 464 99
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 852 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 872 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_1_1 -fixed no 779 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[107\] -fixed no 479 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[199\] -fixed no 469 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[25\] -fixed no 464 115
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 870 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[102\] -fixed no 484 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[11\] -fixed no 745 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 562 136
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 832 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[87\] -fixed no 463 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[0\] -fixed no 831 118
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 858 172
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1 -fixed no 865 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_2_0 -fixed no 575 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0 -fixed no 510 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[81\] -fixed no 323 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 492 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[79\] -fixed no 322 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_sn_m8 -fixed no 862 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_apb3_reset_0 -fixed no 821 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 510 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[39\] -fixed no 454 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[238\] -fixed no 471 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[43\] -fixed no 493 13
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[10\] -fixed no 771 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[2\] -fixed no 800 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[9\] -fixed no 795 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 868 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[22\] -fixed no 500 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[51\] -fixed no 481 139
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 471 43
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[22\] -fixed no 449 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0 -fixed no 445 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[1\] -fixed no 447 37
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 868 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[69\] -fixed no 459 124
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 870 172
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[0\] -fixed no 852 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0_RNIABFD3 -fixed no 570 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[0\] -fixed no 496 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 834 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa_1_0_a3 -fixed no 446 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1 -fixed no 557 105
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 799 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1 -fixed no 565 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[0\] -fixed no 454 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un20_read_reg_en_0 -fixed no 862 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/un1_TX_Enable_1_sqmuxa_0_a3 -fixed no 598 153
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2_m1_e -fixed no 463 42
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 871 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[62\] -fixed no 330 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[2\] -fixed no 864 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[3\] -fixed no 564 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[116\] -fixed no 463 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[2\] -fixed no 461 55
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 448 106
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 544 123
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[3\] -fixed no 462 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[4\] -fixed no 382 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[7\] -fixed no 558 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[38\] -fixed no 577 106
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[7\] -fixed no 586 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[10\] -fixed no 762 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[49\] -fixed no 443 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[15\] -fixed no 782 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 469 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[4\] -fixed no 500 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIU83S\[0\] -fixed no 542 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10_RNI8GKP -fixed no 488 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0 -fixed no 507 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[175\] -fixed no 434 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[8\] -fixed no 798 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[0\] -fixed no 376 190
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[2\] -fixed no 592 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[7\] -fixed no 749 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[0\] -fixed no 827 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[2\] -fixed no 374 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1 -fixed no 433 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[6\] -fixed no 381 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[15\] -fixed no 775 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[4\] -fixed no 524 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable -fixed no 502 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[6\] -fixed no 569 147
set_location CommsFPGA_top_0/q\[5\] -fixed no 377 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 573 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[85\] -fixed no 464 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[18\] -fixed no 404 153
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 832 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[34\] -fixed no 502 12
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[0\] -fixed no 850 151
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[2\] -fixed no 581 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[15\] -fixed no 447 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 494 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[0\] -fixed no 446 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[3\] -fixed no 802 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[17\] -fixed no 447 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[0\] -fixed no 380 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1_r -fixed no 597 147
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[8\] -fixed no 493 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 517 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1_RNIE8141 -fixed no 820 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[8\] -fixed no 798 127
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 793 178
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[50\] -fixed no 486 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[20\] -fixed no 480 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[14\] -fixed no 765 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[2\] -fixed no 574 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[4\] -fixed no 826 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[4\] -fixed no 490 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[37\] -fixed no 453 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[15\] -fixed no 557 106
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 475 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1_1 -fixed no 473 138
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[11\] -fixed no 454 106
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 -fixed no 436 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[0\] -fixed no 782 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[19\] -fixed no 397 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[3\] -fixed no 808 121
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_0 -fixed no 887 9
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[7\] -fixed no 869 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT -fixed no 590 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1_1 -fixed no 492 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[26\] -fixed no 390 12
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2 -fixed no 460 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[67\] -fixed no 453 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[1\] -fixed no 434 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[0\] -fixed no 459 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[14\] -fixed no 556 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i\[4\] -fixed no 566 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[9\] -fixed no 374 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[2\] -fixed no 770 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 489 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2 -fixed no 513 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_11 -fixed no 467 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[223\] -fixed no 425 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[144\] -fixed no 509 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0_RNIC2UT1 -fixed no 501 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[8\] -fixed no 801 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2 -fixed no 448 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[1\] -fixed no 768 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/Jabber_detect_int_clr -fixed no 851 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 869 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[6\] -fixed no 557 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[3\] -fixed no 555 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[16\] -fixed no 488 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[134\] -fixed no 495 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[10\] -fixed no 769 112
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 828 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[47\] -fixed no 442 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[28\] -fixed no 463 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[5\] -fixed no 558 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN10_i -fixed no 464 42
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 828 175
set_location CommsFPGA_top_0/q\[22\] -fixed no 394 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1 -fixed no 575 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_15_0 -fixed no 818 117
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_109 -fixed no 861 174
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_or\[15\] -fixed no 592 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2 -fixed no 564 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[43\] -fixed no 555 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0 -fixed no 514 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1 -fixed no 512 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[2\] -fixed no 543 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[6\] -fixed no 460 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[67\] -fixed no 488 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[4\] -fixed no 778 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[5\] -fixed no 381 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 477 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm\[0\] -fixed no 871 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0_o2 -fixed no 592 153
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 870 180
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[68\] -fixed no 439 139
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[9\] -fixed no 476 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2 -fixed no 460 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[11\] -fixed no 771 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[3\] -fixed no 487 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1 -fixed no 424 105
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 482 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[35\] -fixed no 452 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[50\] -fixed no 493 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[11\] -fixed no 751 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[12\] -fixed no 450 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[1\] -fixed no 854 147
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 874 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2_1\[2\] -fixed no 522 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[24\] -fixed no 468 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2 -fixed no 446 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[221\] -fixed no 426 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[12\] -fixed no 442 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly_RNO\[0\] -fixed no 515 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[10\] -fixed no 786 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[21\] -fixed no 398 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[2\] -fixed no 775 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[0\] -fixed no 814 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[65\] -fixed no 452 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[1\] -fixed no 790 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[43\] -fixed no 561 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[3\] -fixed no 566 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[2\] -fixed no 378 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[5\] -fixed no 574 156
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[14\] -fixed no 762 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 516 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9_RNI9AE71 -fixed no 492 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[17\] -fixed no 452 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1 -fixed no 489 144
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 853 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_o2 -fixed no 820 114
set_location CommsFPGA_top_0/q\[3\] -fixed no 375 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 511 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1_1 -fixed no 445 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[26\] -fixed no 450 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[6\] -fixed no 418 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 512 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 559 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[12\] -fixed no 421 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[51\] -fixed no 441 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[157\] -fixed no 432 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[6\] -fixed no 381 189
set_location ident_coreinst/IICE_INST/mdiclink_reg\[53\] -fixed no 470 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[11\] -fixed no 796 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 574 135
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 868 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[10\] -fixed no 372 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[20\] -fixed no 559 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[45\] -fixed no 440 121
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 776 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[0\] -fixed no 842 151
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 866 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[5\] -fixed no 441 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[12\] -fixed no 798 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[12\] -fixed no 456 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_8 -fixed no 390 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[152\] -fixed no 441 148
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[1\] -fixed no 598 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 479 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_11 -fixed no 493 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2 -fixed no 465 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[58\] -fixed no 493 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[10\] -fixed no 761 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[6\] -fixed no 373 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[44\] -fixed no 501 12
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1_1 -fixed no 568 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[176\] -fixed no 433 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 566 127
set_location CommsFPGA_top_0/q\[7\] -fixed no 379 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[13\] -fixed no 763 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[64\] -fixed no 491 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[1\] -fixed no 419 126
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 830 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[8\] -fixed no 457 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[62\] -fixed no 499 151
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[1\] -fixed no 597 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[14\] -fixed no 744 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[227\] -fixed no 460 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[74\] -fixed no 427 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[1\] -fixed no 457 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[38\] -fixed no 494 13
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[0\] -fixed no 541 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[12\] -fixed no 444 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[4\] -fixed no 586 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 806 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1_1 -fixed no 507 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[4\] -fixed no 797 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2 -fixed no 560 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[0\] -fixed no 459 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[8\] -fixed no 798 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[15\] -fixed no 407 154
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 536 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[24\] -fixed no 517 148
set_location CFG0_GND_INST -fixed no 830 174
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 537 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme -fixed no 457 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[5\] -fixed no 809 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_14 -fixed no 424 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 475 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[12\] -fixed no 802 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[12\] -fixed no 532 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1_1 -fixed no 483 144
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[12\] -fixed no 449 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[50\] -fixed no 493 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[1\] -fixed no 574 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[187\] -fixed no 428 106
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[22\] -fixed no 469 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[0\] -fixed no 459 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[8\] -fixed no 801 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[1\] -fixed no 506 124
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[3\] -fixed no 473 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[12\] -fixed no 804 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[9\] -fixed no 774 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[8\] -fixed no 800 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[0\] -fixed no 519 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[5\] -fixed no 769 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[182\] -fixed no 432 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_MAC_MII_RX_DV_1\[0\] -fixed no 882 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0_RNIPUJT2 -fixed no 561 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[93\] -fixed no 502 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[56\] -fixed no 481 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un3_reset_i_a2_i_RNIAEFL -fixed no 539 120
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 769 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1_1 -fixed no 441 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_1 -fixed no 597 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[121\] -fixed no 500 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0 -fixed no 487 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[79\] -fixed no 510 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[1\] -fixed no 769 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 445 100
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect_1 -fixed no 588 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[14\] -fixed no 779 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1 -fixed no 430 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[0\] -fixed no 520 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 865 174
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 813 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[3\] -fixed no 467 54
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[0\] -fixed no 463 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_o2\[2\] -fixed no 518 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 844 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0_RNI4UO03 -fixed no 480 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[17\] -fixed no 558 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[0\] -fixed no 456 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[35\] -fixed no 575 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 561 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[68\] -fixed no 332 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[9\] -fixed no 777 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0 -fixed no 441 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 540 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[15\] -fixed no 475 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[35\] -fixed no 563 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 874 169
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 874 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[2\] -fixed no 563 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 847 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1_1 -fixed no 468 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 525 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[4\] -fixed no 838 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0 -fixed no 426 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[5\] -fixed no 383 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[34\] -fixed no 568 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[3\] -fixed no 799 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2 -fixed no 539 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[21\] -fixed no 448 46
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[2\] -fixed no 588 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[0\] -fixed no 409 126
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 792 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[38\] -fixed no 451 118
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 770 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIMCCQ\[0\] -fixed no 458 36
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[5\] -fixed no 784 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[8\] -fixed no 432 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1_1 -fixed no 420 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 554 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1_RNO -fixed no 467 36
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[3\] -fixed no 813 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[21\] -fixed no 444 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0_RNIKHFV2 -fixed no 472 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[4\] -fixed no 436 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[3\] -fixed no 460 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1 -fixed no 433 126
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[2\] -fixed no 500 40
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[0\] -fixed no 598 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[235\] -fixed no 483 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[5\] -fixed no 455 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[15\] -fixed no 451 124
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 867 169
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 469 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg -fixed no 798 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 514 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[3\] -fixed no 786 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[18\] -fixed no 444 49
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 545 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[1\] -fixed no 575 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[68\] -fixed no 455 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 487 127
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 481 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[4\] -fixed no 457 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 494 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[20\] -fixed no 496 190
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 821 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0_RNIG31M2 -fixed no 438 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[1\] -fixed no 447 36
set_location ident_coreinst/IICE_INST/mdiclink_reg\[45\] -fixed no 565 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[8\] -fixed no 553 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[47\] -fixed no 594 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 858 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[14\] -fixed no 450 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[63\] -fixed no 331 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[4\] -fixed no 460 52
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 446 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[5\] -fixed no 572 139
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 441 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[213\] -fixed no 430 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[0\] -fixed no 805 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1 -fixed no 567 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI4UB41\[1\] -fixed no 595 150
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 773 150
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 872 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12\[0\] -fixed no 598 150
set_location ident_coreinst/IICE_INST/mdiclink_reg\[74\] -fixed no 503 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[48\] -fixed no 439 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2_RNICVQ12 -fixed no 503 39
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 840 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2 -fixed no 514 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[1\] -fixed no 785 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m21_1 -fixed no 765 120
set_location ident_coreinst/IICE_INST/mdiclink_reg\[55\] -fixed no 444 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[9\] -fixed no 441 100
set_location ident_coreinst/IICE_INST/mdiclink_reg\[57\] -fixed no 499 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[0\] -fixed no 410 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[56\] -fixed no 454 121
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[10\] -fixed no 442 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[11\] -fixed no 783 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[12\] -fixed no 555 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 572 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[61\] -fixed no 498 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[19\] -fixed no 499 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[3\] -fixed no 375 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[3\] -fixed no 566 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[5\] -fixed no 437 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1 -fixed no 512 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[11\] -fixed no 507 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2 -fixed no 428 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[8\] -fixed no 458 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[19\] -fixed no 454 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[0\] -fixed no 436 124
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_RNO\[0\] -fixed no 421 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[1\] -fixed no 776 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[5\] -fixed no 518 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 868 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0_RNINSQR3 -fixed no 480 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[2\] -fixed no 461 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[41\] -fixed no 574 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[9\] -fixed no 814 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 874 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[165\] -fixed no 451 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[3\] -fixed no 469 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 541 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[7\] -fixed no 449 99
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 868 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[11\] -fixed no 417 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[10\] -fixed no 442 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[4\] -fixed no 795 118
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[7\] -fixed no 486 42
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 465 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 831 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2 -fixed no 434 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[200\] -fixed no 478 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[40\] -fixed no 503 13
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1_1 -fixed no 525 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[11\] -fixed no 812 112
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 447 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[76\] -fixed no 431 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[228\] -fixed no 462 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 554 136
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_ibScJX_ab_0_a2_0_0_0 -fixed no 486 39
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[0\] -fixed no 443 37
set_location ident_coreinst/IICE_INST/mdiclink_reg\[9\] -fixed no 425 106
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_3 -fixed no 491 39
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[7\] -fixed no 439 40
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[23\] -fixed no 444 102
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 -fixed no 218 192
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 777 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[211\] -fixed no 428 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[37\] -fixed no 500 12
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[32\] -fixed no 589 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[1\] -fixed no 589 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 561 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0 -fixed no 519 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[14\] -fixed no 774 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[31\] -fixed no 388 13
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme3 -fixed no 457 39
set_location CommsFPGA_top_0/idle_line_s_r\[0\] -fixed no 552 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2 -fixed no 487 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[6\] -fixed no 838 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[3\] -fixed no 873 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[74\] -fixed no 320 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2 -fixed no 594 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[2\] -fixed no 499 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[34\] -fixed no 559 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1 -fixed no 438 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[6\] -fixed no 467 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2_0 -fixed no 806 114
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 778 153
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[19\] -fixed no 493 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[6\] -fixed no 552 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 509 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_6 -fixed no 762 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0_RNI4QPC3 -fixed no 554 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3 -fixed no 583 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0_RNIMOIL3 -fixed no 452 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[197\] -fixed no 475 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[3\] -fixed no 784 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[7\] -fixed no 379 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[0\] -fixed no 452 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 482 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[56\] -fixed no 494 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3 -fixed no 582 156
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/un1_tx_enable -fixed no 593 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1_1 -fixed no 559 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[192\] -fixed no 447 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[5\] -fixed no 574 157
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 870 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[105\] -fixed no 499 148
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_9 -fixed no 595 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[4\] -fixed no 452 36
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 872 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[8\] -fixed no 419 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[2\] -fixed no 574 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[7\] -fixed no 379 189
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 866 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[23\] -fixed no 451 40
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[2\] -fixed no 436 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0 -fixed no 562 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[18\] -fixed no 427 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[79\] -fixed no 322 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/N_627_i -fixed no 482 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[217\] -fixed no 408 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[5\] -fixed no 796 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[4\] -fixed no 564 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[2\] -fixed no 466 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[9\] -fixed no 566 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[0\] -fixed no 517 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[143\] -fixed no 515 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[3\] -fixed no 462 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2 -fixed no 505 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1_1 -fixed no 490 138
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[4\] -fixed no 485 42
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[7\] -fixed no 490 40
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 874 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1_1 -fixed no 469 141
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 866 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[1\] -fixed no 560 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[65\] -fixed no 324 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[1\] -fixed no 833 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/REN_d1 -fixed no 562 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[5\] -fixed no 383 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[133\] -fixed no 472 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[0\] -fixed no 778 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[3\] -fixed no 837 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[37\] -fixed no 567 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 469 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[81\] -fixed no 323 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[16\] -fixed no 492 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed no 872 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o -fixed no 469 126
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[0\] -fixed no 485 40
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[0\] -fixed no 577 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[3\] -fixed no 467 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2 -fixed no 413 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[9\] -fixed no 793 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_0 -fixed no 586 156
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_1_1 -fixed no 495 39
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW7 -fixed no 456 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0 -fixed no 469 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[11\] -fixed no 559 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 570 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[111\] -fixed no 512 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[8\] -fixed no 800 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[11\] -fixed no 446 51
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[13\] -fixed no 406 154
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 871 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2 -fixed no 470 117
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_12 -fixed no 597 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[124\] -fixed no 502 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[4\] -fixed no 409 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 534 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[71\] -fixed no 466 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in_0_sqmuxa_0_a2 -fixed no 810 114
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\] -fixed no 437 108
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[6\] -fixed no 792 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1 -fixed no 565 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[70\] -fixed no 321 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[0\] -fixed no 560 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[28\] -fixed no 389 12
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[0\] -fixed no 380 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1_1 -fixed no 565 120
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 823 178
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 809 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1 -fixed no 471 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[3\] -fixed no 411 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_0 -fixed no 461 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY -fixed no 461 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1 -fixed no 472 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[51\] -fixed no 485 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 521 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[21\] -fixed no 483 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI3KBM1\[4\] -fixed no 583 150
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC -fixed no 440 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2 -fixed no 552 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[3\] -fixed no 465 100
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[9\] -fixed no 588 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un3_reset_i_a2_i -fixed no 526 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[7\] -fixed no 767 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[10\] -fixed no 530 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[10\] -fixed no 466 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2 -fixed no 816 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[166\] -fixed no 445 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[52\] -fixed no 495 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[6\] -fixed no 585 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1_1 -fixed no 495 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[11\] -fixed no 417 120
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_112 -fixed no 870 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[3\] -fixed no 815 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0_RNI10VF3 -fixed no 555 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11_0 -fixed no 763 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[22\] -fixed no 450 46
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa -fixed no 435 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[65\] -fixed no 451 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[3\] -fixed no 837 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[47\] -fixed no 493 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[0\] -fixed no 802 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0_RNIBEGH2 -fixed no 469 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[68\] -fixed no 481 145
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[5\] -fixed no 768 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[32\] -fixed no 573 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[8\] -fixed no 464 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[18\] -fixed no 447 49
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[11\] -fixed no 808 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 515 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0_RNIIGOA2 -fixed no 514 141
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 834 178
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 875 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr -fixed no 840 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[11\] -fixed no 474 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[6\] -fixed no 788 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[23\] -fixed no 465 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1 -fixed no 421 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[2\] -fixed no 776 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[1\] -fixed no 454 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[2\] -fixed no 578 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[11\] -fixed no 799 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[5\] -fixed no 795 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0_RNI741T1 -fixed no 445 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0_RNI4K093 -fixed no 524 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[16\] -fixed no 401 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_9 -fixed no 501 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0 -fixed no 822 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[8\] -fixed no 377 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[1\] -fixed no 578 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[12\] -fixed no 501 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[5\] -fixed no 570 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[23\] -fixed no 396 153
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[10\] -fixed no 498 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[4\] -fixed no 565 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[6\] -fixed no 793 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[31\] -fixed no 388 12
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0_RNIHTAA2 -fixed no 440 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[35\] -fixed no 499 12
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0_RNI0VGV3 -fixed no 510 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[7\] -fixed no 763 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 453 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[8\] -fixed no 504 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 867 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_0 -fixed no 554 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1 -fixed no 505 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[15\] -fixed no 781 121
set_location CoreAPB3_0/iPSELS_raw_1\[0\] -fixed no 872 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 838 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[10\] -fixed no 461 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[13\] -fixed no 767 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[1\] -fixed no 516 126
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[5\] -fixed no 492 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[2\] -fixed no 530 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1 -fixed no 593 105
set_location CommsFPGA_top_0/Phy_Mux_Inst/F_MDI -fixed no 859 177
set_location CommsFPGA_top_0/q\[17\] -fixed no 389 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[11\] -fixed no 447 124
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 770 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[2\] -fixed no 842 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[23\] -fixed no 455 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1_1 -fixed no 439 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[8\] -fixed no 801 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[6\] -fixed no 565 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[2\] -fixed no 570 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[4\] -fixed no 464 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[11\] -fixed no 773 114
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[3\] -fixed no 582 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[0\] -fixed no 853 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[66\] -fixed no 486 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[26\] -fixed no 390 13
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[106\] -fixed no 494 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[10\] -fixed no 529 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0_RNINN1F2 -fixed no 497 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[2\] -fixed no 374 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_8 -fixed no 400 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 573 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0_RNIJUTH2 -fixed no 431 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[1\] -fixed no 454 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[8\] -fixed no 571 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed no 861 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_apb3_reset_0_i -fixed no 822 147
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 873 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0_RNI313L3 -fixed no 498 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0 -fixed no 477 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[77\] -fixed no 319 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[3\] -fixed no 788 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i -fixed no 874 171
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 479 121
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 871 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 837 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[11\] -fixed no 813 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[9\] -fixed no 788 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[21\] -fixed no 398 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[218\] -fixed no 420 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[7\] -fixed no 503 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/full_r -fixed no 574 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[7\] -fixed no 449 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0 -fixed no 487 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0_RNIOGBI2 -fixed no 428 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1_1 -fixed no 481 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1_1 -fixed no 473 141
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[13\] -fixed no 445 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[50\] -fixed no 474 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_o2 -fixed no 492 39
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[14\] -fixed no 757 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[15\] -fixed no 769 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 521 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 510 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_1 -fixed no 817 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[11\] -fixed no 462 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[8\] -fixed no 799 118
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[24\] -fixed no 446 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0_RNIF0MR1 -fixed no 434 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNI57E04 -fixed no 517 135
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2 -fixed no 478 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1 -fixed no 474 147
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[20\] -fixed no 498 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_8 -fixed no 477 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[13\] -fixed no 784 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1 -fixed no 595 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[85\] -fixed no 518 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 845 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[3\] -fixed no 787 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[5\] -fixed no 439 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 513 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 865 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1_1 -fixed no 495 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[3\] -fixed no 446 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[155\] -fixed no 442 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 481 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[84\] -fixed no 523 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[76\] -fixed no 463 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 864 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[46\] -fixed no 488 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 466 100
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 538 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[171\] -fixed no 436 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 510 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[60\] -fixed no 482 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_19 -fixed no 399 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 -fixed no 479 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0_RNI185M3 -fixed no 483 138
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[4\] -fixed no 479 40
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[8\] -fixed no 450 106
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 872 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0_a2\[0\] -fixed no 453 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[62\] -fixed no 455 121
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 833 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i\[5\] -fixed no 595 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[12\] -fixed no 753 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed no 873 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[10\] -fixed no 443 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1_1 -fixed no 481 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[2\] -fixed no 463 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[11\] -fixed no 573 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 569 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[73\] -fixed no 483 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_9 -fixed no 535 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[8\] -fixed no 833 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[5\] -fixed no 455 58
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[2\] -fixed no 835 114
set_location ident_coreinst/IICE_INST/mdiclink_reg\[20\] -fixed no 444 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1_1 -fixed no 558 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0_RNIEO0B2 -fixed no 491 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[18\] -fixed no 554 121
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[3\] -fixed no 593 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[31\] -fixed no 574 106
set_location CommsFPGA_top_0/q\[12\] -fixed no 384 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[6\] -fixed no 855 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_10 -fixed no 470 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[225\] -fixed no 456 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[4\] -fixed no 465 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[9\] -fixed no 775 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1_1 -fixed no 493 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[79\] -fixed no 458 127
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 436 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0_RNI0PM32 -fixed no 427 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[3\] -fixed no 812 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[22\] -fixed no 500 190
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 874 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 873 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 509 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1 -fixed no 557 117
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 865 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[14\] -fixed no 746 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[9\] -fixed no 420 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[1\] -fixed no 514 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2 -fixed no 444 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[5\] -fixed no 871 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o -fixed no 499 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[13\] -fixed no 758 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNIK31A\[3\] -fixed no 573 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[10\] -fixed no 461 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[185\] -fixed no 422 106
set_location CommsFPGA_top_0/RESET_i_a2_i -fixed no 564 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 552 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[2\] -fixed no 775 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[1\] -fixed no 567 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0_RNITJ243 -fixed no 425 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2 -fixed no 437 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_temp -fixed no 488 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/un1_b13_PLF_2grFt_FH911_i_a2 -fixed no 480 39
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[10\] -fixed no 513 124
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[5\] -fixed no 450 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout -fixed no 505 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 830 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[0\] -fixed no 444 37
set_location ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X_0_a2 -fixed no 499 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2 -fixed no 511 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[10\] -fixed no 778 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0 -fixed no 573 105
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 869 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[8\] -fixed no 440 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[5\] -fixed no 453 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[41\] -fixed no 498 12
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[4\] -fixed no 458 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[45\] -fixed no 492 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 865 180
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 874 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk3.b8_vABZ3qsY -fixed no 458 40
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 867 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[5\] -fixed no 454 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[114\] -fixed no 457 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[16\] -fixed no 559 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2 -fixed no 561 105
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb_0_sqmuxa -fixed no 450 90
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4 -fixed no 774 117
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 839 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_11 -fixed no 564 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2 -fixed no 479 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[4\] -fixed no 440 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[1\] -fixed no 433 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[23\] -fixed no 396 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0\[3\] -fixed no 507 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2_0\[2\] -fixed no 520 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[1\] -fixed no 417 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[8\] -fixed no 444 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un16_read_reg_en_1 -fixed no 847 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 564 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[2\] -fixed no 448 55
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_2\[7\] -fixed no 874 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[2\] -fixed no 378 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2 -fixed no 482 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[9\] -fixed no 529 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[25\] -fixed no 448 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[7\] -fixed no 573 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un9_fifo_memre -fixed no 562 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[2\] -fixed no 468 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg -fixed no 549 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[14\] -fixed no 454 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1 -fixed no 501 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1 -fixed no 434 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[15\] -fixed no 785 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[16\] -fixed no 433 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[6\] -fixed no 789 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_a4_1\[0\] -fixed no 571 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1_1 -fixed no 499 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[42\] -fixed no 495 13
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_3L3 -fixed no 859 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[4\] -fixed no 545 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[19\] -fixed no 473 42
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[5\] -fixed no 853 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b13_oRB_MqCD2_EdR_0_ -fixed no 450 91
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[1\] -fixed no 460 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[11\] -fixed no 461 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 557 141
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[10\] -fixed no 453 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm_1\[0\] -fixed no 852 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_4 -fixed no 587 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[12\] -fixed no 748 118
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 439 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIIKI5\[5\] -fixed no 867 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[10\] -fixed no 770 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[12\] -fixed no 405 154
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[10\] -fixed no 469 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[2\] -fixed no 775 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[11\] -fixed no 443 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_11 -fixed no 436 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[7\] -fixed no 760 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[1\] -fixed no 497 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[2\] -fixed no 779 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0 -fixed no 472 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[16\] -fixed no 461 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[33\] -fixed no 591 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[70\] -fixed no 475 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[3\] -fixed no 567 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[2\] -fixed no 498 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[54\] -fixed no 501 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m36 -fixed no 756 117
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 871 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0 -fixed no 427 129
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[7\] -fixed no 455 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0_RNIH5SO2 -fixed no 490 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNIJV7V\[3\] -fixed no 457 48
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 433 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 816 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[15\] -fixed no 788 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7_RNIRTPI -fixed no 599 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[3\] -fixed no 570 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[48\] -fixed no 473 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[0\] -fixed no 409 127
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 852 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 843 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[5\] -fixed no 413 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[4\] -fixed no 800 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10 -fixed no 536 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[8\] -fixed no 452 99
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_110 -fixed no 866 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[13\] -fixed no 509 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[5\] -fixed no 417 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[156\] -fixed no 438 127
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 864 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_9 -fixed no 569 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[1\] -fixed no 821 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_1 -fixed no 566 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[7\] -fixed no 435 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2 -fixed no 559 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i_RNO\[4\] -fixed no 566 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[12\] -fixed no 531 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[4\] -fixed no 788 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[0\] -fixed no 805 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[15\] -fixed no 462 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o -fixed no 543 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[87\] -fixed no 528 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[7\] -fixed no 767 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 468 43
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 547 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[50\] -fixed no 438 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[2\] -fixed no 817 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[1\] -fixed no 447 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1_1 -fixed no 422 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_20 -fixed no 410 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[1\] -fixed no 519 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0_RNIP6BD2 -fixed no 434 126
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[9\] -fixed no 452 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[6\] -fixed no 792 121
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 865 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[7\] -fixed no 429 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[4\] -fixed no 797 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 485 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[140\] -fixed no 507 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_a3 -fixed no 599 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[0\] -fixed no 783 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[123\] -fixed no 492 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[2\] -fixed no 516 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[5\] -fixed no 584 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 520 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[7\] -fixed no 761 115
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO -fixed no 873 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i\[5\] -fixed no 519 130
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 872 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[0\] -fixed no 869 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 792 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[45\] -fixed no 556 112
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[14\] -fixed no 455 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[130\] -fixed no 476 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1 -fixed no 509 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 460 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 841 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[0\] -fixed no 558 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[2\] -fixed no 819 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[8\] -fixed no 785 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 572 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en4 -fixed no 447 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0_RNIR3HH2 -fixed no 597 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[21\] -fixed no 466 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[10\] -fixed no 377 189
set_location ident_coreinst/IICE_INST/mdiclink_reg\[30\] -fixed no 487 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1_1 -fixed no 474 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[186\] -fixed no 430 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_6\[0\] -fixed no 376 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[17\] -fixed no 426 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 497 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_2_0_a2 -fixed no 490 39
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un6_fifo_memre -fixed no 556 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 474 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[7\] -fixed no 568 157
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 793 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[4\] -fixed no 773 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[21\] -fixed no 425 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 476 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[19\] -fixed no 455 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[4\] -fixed no 382 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[34\] -fixed no 502 13
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[44\] -fixed no 552 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[38\] -fixed no 571 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_7 -fixed no 454 36
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[14\] -fixed no 758 118
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[12\] -fixed no 492 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[32\] -fixed no 387 12
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[4\] -fixed no 464 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0 -fixed no 468 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[2\] -fixed no 578 156
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 853 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[195\] -fixed no 476 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[11\] -fixed no 449 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[20\] -fixed no 445 45
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[22\] -fixed no 428 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 493 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0 -fixed no 427 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1_1 -fixed no 474 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[6\] -fixed no 484 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[203\] -fixed no 483 130
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 535 124
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 829 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i_a3 -fixed no 872 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0_RNI0TO92 -fixed no 501 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[0\] -fixed no 807 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m6 -fixed no 854 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[0\] -fixed no 445 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[174\] -fixed no 435 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[0\] -fixed no 566 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 868 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[1\] -fixed no 847 151
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[3\] -fixed no 475 40
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 446 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2\[0\] -fixed no 512 126
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 662 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0 -fixed no 458 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[1\] -fixed no 520 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[37\] -fixed no 553 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[82\] -fixed no 522 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[39\] -fixed no 492 13
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1 -fixed no 554 120
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[14\] -fixed no 593 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_8 -fixed no 427 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[20\] -fixed no 452 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en -fixed no 447 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[3\] -fixed no 375 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[215\] -fixed no 423 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 871 174
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 838 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0_RNIRM8U2 -fixed no 471 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[26\] -fixed no 472 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[36\] -fixed no 573 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[10\] -fixed no 589 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[4\] -fixed no 796 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 522 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[15\] -fixed no 777 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1_1 -fixed no 463 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[28\] -fixed no 453 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 555 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[1\] -fixed no 777 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[1\] -fixed no 378 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[1\] -fixed no 597 150
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[21\] -fixed no 462 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0 -fixed no 814 114
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[22\] -fixed no 509 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[6\] -fixed no 822 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[69\] -fixed no 327 129
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 871 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 846 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_phy_address -fixed no 816 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[7\] -fixed no 448 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[17\] -fixed no 402 153
set_location ident_coreinst/IICE_INST/mdiclink_reg\[18\] -fixed no 453 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[15\] -fixed no 776 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[12\] -fixed no 752 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[1\] -fixed no 554 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1_1 -fixed no 456 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[3\] -fixed no 793 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_REGISTER_ENABLE_PROC.un11_apb3_reset -fixed no 818 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIGII5\[3\] -fixed no 868 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[201\] -fixed no 484 130
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 541 124
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[11\] -fixed no 466 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[2\] -fixed no 771 123
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[11\] -fixed no 494 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[9\] -fixed no 453 40
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[58\] -fixed no 435 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[28\] -fixed no 490 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[55\] -fixed no 497 127
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[12\] -fixed no 444 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[1\] -fixed no 460 54
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 873 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[60\] -fixed no 494 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[36\] -fixed no 496 12
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa -fixed no 450 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[73\] -fixed no 312 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_int_mask_reg_en -fixed no 845 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[9\] -fixed no 445 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1_1 -fixed no 470 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[95\] -fixed no 495 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2 -fixed no 428 129
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 548 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0 -fixed no 420 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2 -fixed no 442 138
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[9\] -fixed no 464 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[20\] -fixed no 399 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 849 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[161\] -fixed no 450 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_5\[5\] -fixed no 538 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[3\] -fixed no 527 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[7\] -fixed no 566 139
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 873 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[15\] -fixed no 770 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 515 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 832 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[7\] -fixed no 765 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 507 130
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line -fixed no 544 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[5\] -fixed no 533 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[94\] -fixed no 496 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_a4_0 -fixed no 795 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[15\] -fixed no 794 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/un1_b13_PLF_2grFt_FH923_i_a2 -fixed no 462 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1_1 -fixed no 470 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[54\] -fixed no 437 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[15\] -fixed no 494 190
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[13\] -fixed no 499 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[7\] -fixed no 763 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[9\] -fixed no 528 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2 -fixed no 490 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[207\] -fixed no 471 130
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 834 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[0\] -fixed no 808 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[46\] -fixed no 564 118
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[21\] -fixed no 504 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[15\] -fixed no 794 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[4\] -fixed no 372 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI53MG -fixed no 507 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1_1 -fixed no 473 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[22\] -fixed no 403 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[81\] -fixed no 463 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[0\] -fixed no 599 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1_1 -fixed no 482 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[0\] -fixed no 790 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[5\] -fixed no 449 36
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_5\[2\] -fixed no 507 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0_RNIO85T2 -fixed no 559 111
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy5_0_a2 -fixed no 481 39
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[42\] -fixed no 495 12
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_13 -fixed no 429 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_RNIIAL6 -fixed no 480 126
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 838 178
set_location ident_coreinst/IICE_INST/mdiclink_reg\[56\] -fixed no 446 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[2\] -fixed no 415 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[1\] -fixed no 856 147
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[12\] -fixed no 591 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[3\] -fixed no 523 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[4\] -fixed no 781 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIVBP6\[2\] -fixed no 444 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[3\] -fixed no 556 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address -fixed no 812 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_set -fixed no 561 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 451 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[81\] -fixed no 521 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[101\] -fixed no 485 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[10\] -fixed no 765 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[11\] -fixed no 436 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[15\] -fixed no 768 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 565 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[196\] -fixed no 471 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[74\] -fixed no 320 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[70\] -fixed no 429 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[7\] -fixed no 503 124
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 860 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0 -fixed no 556 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[63\] -fixed no 448 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[47\] -fixed no 532 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_12 -fixed no 415 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2 -fixed no 553 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[9\] -fixed no 376 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIFHI5\[2\] -fixed no 875 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 866 177
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[11\] -fixed no 443 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s\[0\] -fixed no 733 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[14\] -fixed no 758 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[1\] -fixed no 769 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[7\] -fixed no 412 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[0\] -fixed no 456 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[3\] -fixed no 593 106
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[23\] -fixed no 512 40
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3\[6\] -fixed no 858 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[3\] -fixed no 440 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1 -fixed no 440 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[3\] -fixed no 873 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[2\] -fixed no 446 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[3\] -fixed no 485 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2 -fixed no 432 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[2\] -fixed no 804 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[0\] -fixed no 568 145
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[1\] -fixed no 414 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[21\] -fixed no 444 45
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 867 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[37\] -fixed no 500 13
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0_RNIPJSR3 -fixed no 485 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[29\] -fixed no 564 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1_1 -fixed no 435 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[6\] -fixed no 526 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[3\] -fixed no 456 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[239\] -fixed no 472 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[21\] -fixed no 425 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1_1 -fixed no 555 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[113\] -fixed no 481 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr -fixed no 844 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2 -fixed no 569 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[3\] -fixed no 806 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[3\] -fixed no 544 142
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[7\] -fixed no 484 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[6\] -fixed no 794 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[3\] -fixed no 782 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[2\] -fixed no 806 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 574 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 449 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[1\] -fixed no 455 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[1\] -fixed no 458 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[5\] -fixed no 839 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[11\] -fixed no 448 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse_d1 -fixed no 552 130
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIEP3S\[4\] -fixed no 550 123
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 872 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[26\] -fixed no 461 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[3\] -fixed no 809 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[10\] -fixed no 554 118
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3_0_a2 -fixed no 492 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1 -fixed no 432 114
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX_0_a2 -fixed no 502 39
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9 -fixed no 458 48
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_5 -fixed no 761 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en -fixed no 851 147
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 775 154
set_location ident_coreinst/IICE_INST/mdiclink_reg\[61\] -fixed no 505 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1 -fixed no 430 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 -fixed no 495 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[68\] -fixed no 332 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[2\] -fixed no 448 99
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 486 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[14\] -fixed no 472 42
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 487 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask -fixed no 538 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[46\] -fixed no 488 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[31\] -fixed no 460 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[11\] -fixed no 800 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_314 -fixed no 805 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[2\] -fixed no 774 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[2\] -fixed no 465 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[2\] -fixed no 570 156
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[19\] -fixed no 424 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[11\] -fixed no 449 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[57\] -fixed no 496 126
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 -fixed no 467 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_11 -fixed no 517 120
set_location ident_coreinst/IICE_INST/mdiclink_reg\[21\] -fixed no 443 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[10\] -fixed no 778 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[12\] -fixed no 754 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[25\] -fixed no 391 13
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI8AD01\[8\] -fixed no 527 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 856 148
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[27\] -fixed no 459 102
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[7\] -fixed no 449 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[42\] -fixed no 557 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[61\] -fixed no 450 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2\[3\] -fixed no 522 129
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3 -fixed no 482 39
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[10\] -fixed no 778 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[1\] -fixed no 455 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[53\] -fixed no 436 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[1\] -fixed no 836 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 558 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[8\] -fixed no 377 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[24\] -fixed no 447 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[12\] -fixed no 772 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 484 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[0\] -fixed no 553 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[22\] -fixed no 447 46
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[5\] -fixed no 794 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1_1 -fixed no 450 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_7_i_m4 -fixed no 773 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 568 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0_RNIKKR12 -fixed no 496 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0 -fixed no 596 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[70\] -fixed no 462 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 504 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un12_clk1x_enable_0_a2 -fixed no 487 126
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 772 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[15\] -fixed no 786 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0 -fixed no 511 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[5\] -fixed no 815 124
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 831 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0_RNIVM692 -fixed no 448 111
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[8\] -fixed no 587 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/RS_LATCH.un2_reset_all_pkt_cntrs -fixed no 551 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[148\] -fixed no 433 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0_RNILHDM2 -fixed no 459 141
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 473 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed no 859 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC.un15_rst_0 -fixed no 514 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[41\] -fixed no 450 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[1\] -fixed no 540 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[30\] -fixed no 477 36
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed no 870 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[4\] -fixed no 875 147
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 805 178
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 864 178
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[2\] -fixed no 483 42
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[0\] -fixed no 445 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[138\] -fixed no 505 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0 -fixed no 423 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[6\] -fixed no 373 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[97\] -fixed no 482 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[29\] -fixed no 386 12
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[67\] -fixed no 441 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2 -fixed no 498 39
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[4\] -fixed no 526 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[1\] -fixed no 821 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0 -fixed no 466 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[208\] -fixed no 467 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 448 100
set_location ident_coreinst/IICE_INST/mdiclink_reg\[0\] -fixed no 513 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[26\] -fixed no 445 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[9\] -fixed no 376 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[86\] -fixed no 462 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[17\] -fixed no 453 49
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[12\] -fixed no 806 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[4\] -fixed no 825 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_10 -fixed no 760 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[1\] -fixed no 529 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[1\] -fixed no 482 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[45\] -fixed no 497 13
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1_1 -fixed no 504 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[4\] -fixed no 810 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[2\] -fixed no 545 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 478 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1 -fixed no 473 117
set_location CommsFPGA_top_0/q\[23\] -fixed no 395 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1 -fixed no 444 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[12\] -fixed no 471 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[3\] -fixed no 810 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 557 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[1\] -fixed no 861 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r -fixed no 568 139
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 445 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[45\] -fixed no 566 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[4\] -fixed no 451 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[0\] -fixed no 789 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[0\] -fixed no 453 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[34\] -fixed no 555 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_o4\[0\] -fixed no 564 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[24\] -fixed no 446 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[22\] -fixed no 403 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0 -fixed no 475 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[6\] -fixed no 457 36
set_location ident_coreinst/IICE_INST/mdiclink_reg\[48\] -fixed no 596 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4\[6\] -fixed no 855 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset -fixed no 814 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0_o2\[3\] -fixed no 505 126
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[2\] -fixed no 457 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0_a4_1 -fixed no 812 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_RNO\[0\] -fixed no 516 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 447 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[11\] -fixed no 770 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[3\] -fixed no 411 120
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[1\] -fixed no 433 106
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 795 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[164\] -fixed no 446 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[8\] -fixed no 801 123
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[5\] -fixed no 437 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[7\] -fixed no 751 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[58\] -fixed no 499 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2 -fixed no 590 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[10\] -fixed no 768 112
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 820 178
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[11\] -fixed no 447 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[71\] -fixed no 471 139
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[0\] -fixed no 491 40
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[5\] -fixed no 476 40
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_clr -fixed no 846 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[2\] -fixed no 578 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[0\] -fixed no 855 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[10\] -fixed no 572 156
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[13\] -fixed no 753 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[88\] -fixed no 525 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[120\] -fixed no 469 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memre -fixed no 554 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[16\] -fixed no 445 49
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2 -fixed no 483 39
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/un1_in_en_1 -fixed no 446 90
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[3\] -fixed no 453 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[5\] -fixed no 546 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[1\] -fixed no 519 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 508 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_2 -fixed no 567 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_mdio_rd_wr_0_sqmuxa_0 -fixed no 824 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0_RNI4FB03 -fixed no 488 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0_RNIRK0G3 -fixed no 506 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0_RNIVCPP2 -fixed no 432 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[92\] -fixed no 490 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_2 -fixed no 579 156
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 591 138
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1 -fixed no 663 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[1\] -fixed no 811 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[62\] -fixed no 504 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[10\] -fixed no 462 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1 -fixed no 452 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 458 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1 -fixed no 502 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[26\] -fixed no 467 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[173\] -fixed no 437 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[4\] -fixed no 791 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[11\] -fixed no 530 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/L1.empty_r_3 -fixed no 573 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2 -fixed no 437 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 467 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[4\] -fixed no 802 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[151\] -fixed no 432 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[41\] -fixed no 568 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[9\] -fixed no 795 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNIQP5I\[2\] -fixed no 525 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[22\] -fixed no 436 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0_RNIP46T2 -fixed no 561 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[1\] -fixed no 461 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[36\] -fixed no 449 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[5\] -fixed no 821 117
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 863 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_2 -fixed no 465 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[8\] -fixed no 826 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[2\] -fixed no 469 40
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[10\] -fixed no 460 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[3\] -fixed no 572 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0 -fixed no 436 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[4\] -fixed no 523 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[10\] -fixed no 382 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1_1 -fixed no 470 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[3\] -fixed no 567 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[2\] -fixed no 575 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[1\] -fixed no 772 121
set_location ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY_0_a2 -fixed no 493 39
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_a3\[3\] -fixed no 447 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[104\] -fixed no 494 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[86\] -fixed no 520 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1 -fixed no 484 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[6\] -fixed no 463 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[66\] -fixed no 449 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 852 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[8\] -fixed no 789 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/empty_r -fixed no 573 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[5\] -fixed no 413 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[61\] -fixed no 325 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[30\] -fixed no 565 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1_1 -fixed no 484 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0_RNIK3MK2 -fixed no 474 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[51\] -fixed no 498 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[55\] -fixed no 497 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2 -fixed no 585 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_1\[5\] -fixed no 509 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[6\] -fixed no 788 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[6\] -fixed no 418 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[12\] -fixed no 463 37
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[11\] -fixed no 590 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2 -fixed no 486 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[12\] -fixed no 796 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa_0_a2 -fixed no 496 39
set_location ident_coreinst/IICE_INST/mdiclink_reg\[31\] -fixed no 457 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1 -fixed no 521 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[74\] -fixed no 461 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[12\] -fixed no 810 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[13\] -fixed no 775 118
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 797 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[0\] -fixed no 458 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[46\] -fixed no 435 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1 -fixed no 492 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_10 -fixed no 571 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[181\] -fixed no 434 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0 -fixed no 574 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[13\] -fixed no 406 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2 -fixed no 475 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 492 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_4 -fixed no 573 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[8\] -fixed no 438 40
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 829 177
set_location ident_coreinst/IICE_INST/mdiclink_reg\[14\] -fixed no 443 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[42\] -fixed no 566 106
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 869 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[9\] -fixed no 787 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 456 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2 -fixed no 497 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[8\] -fixed no 451 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 575 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[5\] -fixed no 556 141
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 864 181
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 456 100
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 875 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[2\] -fixed no 866 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0 -fixed no 461 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_nss_i\[0\] -fixed no 595 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2 -fixed no 527 138
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 588 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[4\] -fixed no 875 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 560 142
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 768 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2 -fixed no 488 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[12\] -fixed no 807 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 571 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[70\] -fixed no 321 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[11\] -fixed no 446 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0_RNIJHBD2 -fixed no 477 147
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 804 178
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[4\] -fixed no 468 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1_1 -fixed no 441 147
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 872 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_0\[5\] -fixed no 516 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 572 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[55\] -fixed no 510 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_5\[0\] -fixed no 819 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[25\] -fixed no 445 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[9\] -fixed no 780 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[1\] -fixed no 569 156
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[17\] -fixed no 460 102
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[30\] -fixed no 513 40
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[19\] -fixed no 455 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[2\] -fixed no 438 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[5\] -fixed no 481 42
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[11\] -fixed no 383 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_9 -fixed no 506 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_sqmuxa -fixed no 459 36
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[6\] -fixed no 486 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_10 -fixed no 454 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[6\] -fixed no 793 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIHJI5\[4\] -fixed no 871 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[1\] -fixed no 791 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[1\] -fixed no 455 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[36\] -fixed no 540 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[3\] -fixed no 462 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[2\] -fixed no 466 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_edge_detect -fixed no 768 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 541 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2 -fixed no 453 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[1\] -fixed no 778 120
set_location ident_coreinst/IICE_INST/mdiclink_reg\[72\] -fixed no 468 139
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 866 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[149\] -fixed no 439 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[9\] -fixed no 774 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 483 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[38\] -fixed no 494 12
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm_1\[2\] -fixed no 858 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[91\] -fixed no 482 136
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[8\] -fixed no 488 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_o2\[0\] -fixed no 434 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[77\] -fixed no 319 129
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 826 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[139\] -fixed no 512 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[7\] -fixed no 764 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[6\] -fixed no 558 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwe -fixed no 553 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[1\] -fixed no 454 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0 -fixed no 447 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[23\] -fixed no 474 36
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[4\] -fixed no 467 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[75\] -fixed no 509 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 870 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[7\] -fixed no 412 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[1\] -fixed no 780 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 507 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0 -fixed no 507 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNIOLEB1 -fixed no 432 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[5\] -fixed no 790 123
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 779 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_23_0 -fixed no 824 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[7\] -fixed no 757 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[1\] -fixed no 378 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[13\] -fixed no 447 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed no 856 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0_RNIISUK2 -fixed no 438 138
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[20\] -fixed no 459 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[6\] -fixed no 442 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[14\] -fixed no 498 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[10\] -fixed no 777 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[3\] -fixed no 531 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[1\] -fixed no 589 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0 -fixed no 553 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[4\] -fixed no 571 130
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[6\] -fixed no 452 103
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[0\] -fixed no 857 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 572 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_0 -fixed no 839 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[13\] -fixed no 748 115
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 798 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[74\] -fixed no 490 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req -fixed no 444 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2 -fixed no 457 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_get_phy_address_0_sqmuxa_0 -fixed no 816 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[6\] -fixed no 800 124
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 808 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[7\] -fixed no 827 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1 -fixed no 470 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[33\] -fixed no 491 12
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[33\] -fixed no 385 13
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[8\] -fixed no 571 156
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 435 108
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_o3\[3\] -fixed no 445 54
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 870 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[14\] -fixed no 448 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 560 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed no 865 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.N_120_i -fixed no 817 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1 -fixed no 588 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[4\] -fixed no 438 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[3\] -fixed no 446 40
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en -fixed no 843 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI246M2\[1\] -fixed no 521 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[2\] -fixed no 565 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[2\] -fixed no 790 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[14\] -fixed no 459 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[4\] -fixed no 599 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1_1 -fixed no 435 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[5\] -fixed no 818 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0_RNI9FTH2 -fixed no 475 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[73\] -fixed no 460 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[0\] -fixed no 560 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_edge_detect -fixed no 826 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0_RNIBAEA3 -fixed no 569 105
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 476 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[60\] -fixed no 329 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_0\[0\] -fixed no 827 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[32\] -fixed no 479 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden -fixed no 570 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[229\] -fixed no 466 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1_1 -fixed no 464 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[48\] -fixed no 453 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[5\] -fixed no 595 106
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_cLqgOF_0_a2_0 -fixed no 500 39
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[64\] -fixed no 442 136
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[4\] -fixed no 436 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[7\] -fixed no 759 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[5\] -fixed no 582 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[110\] -fixed no 504 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0 -fixed no 820 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO -fixed no 512 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[5\] -fixed no 811 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0 -fixed no 552 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[4\] -fixed no 868 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[11\] -fixed no 779 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[205\] -fixed no 490 130
set_location ident_coreinst/comm_block_INST/b11_uRrc_9urXBb\[0\] -fixed no 485 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1 -fixed no 484 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[52\] -fixed no 471 124
set_location CommsFPGA_top_0/q\[0\] -fixed no 381 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[22\] -fixed no 498 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0 -fixed no 475 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0 -fixed no 437 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[16\] -fixed no 446 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0_1 -fixed no 818 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1_1 -fixed no 478 126
set_location CommsFPGA_top_0/idle_line_s_r\[1\] -fixed no 568 147
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[6\] -fixed no 451 103
set_location ident_coreinst/IICE_INST/mdiclink_reg\[69\] -fixed no 476 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[3\] -fixed no 864 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[23\] -fixed no 565 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 875 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[11\] -fixed no 746 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[0\] -fixed no 590 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1 -fixed no 474 126
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_RNO\[0\] -fixed no 577 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0 -fixed no 447 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[191\] -fixed no 455 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[3\] -fixed no 527 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[13\] -fixed no 445 52
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_0_sqmuxa_2 -fixed no 425 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[59\] -fixed no 493 145
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[2\] -fixed no 589 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[71\] -fixed no 420 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[4\] -fixed no 564 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[154\] -fixed no 437 127
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNO -fixed no 470 39
set_location ident_coreinst/IICE_INST/mdiclink_reg\[29\] -fixed no 489 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[7\] -fixed no 574 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[12\] -fixed no 773 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_11 -fixed no 414 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[46\] -fixed no 559 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 477 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[8\] -fixed no 456 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1_1 -fixed no 482 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[13\] -fixed no 749 115
set_location CommsFPGA_top_0/idle_line_s\[0\] -fixed no 568 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[3\] -fixed no 439 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[20\] -fixed no 449 46
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[20\] -fixed no 399 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2 -fixed no 494 141
set_location ident_coreinst/IICE_INST/mdiclink_reg\[2\] -fixed no 460 127
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 818 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0_RNIEM9T2 -fixed no 500 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[10\] -fixed no 756 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[3\] -fixed no 524 130
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 855 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[48\] -fixed no 499 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNO\[6\] -fixed no 863 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0_RNITR0O2 -fixed no 459 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[2\] -fixed no 446 36
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 546 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1 -fixed no 559 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[28\] -fixed no 452 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[0\] -fixed no 577 156
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 473 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[4\] -fixed no 791 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[2\] -fixed no 437 40
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 837 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[9\] -fixed no 777 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 476 37
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[3\] -fixed no 522 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[15\] -fixed no 535 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[2\] -fixed no 771 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[242\] -fixed no 475 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[4\] -fixed no 500 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[128\] -fixed no 472 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[11\] -fixed no 456 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0_RNI4CQ23 -fixed no 483 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[1\] -fixed no 594 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[3\] -fixed no 375 189
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 219 192
set_location ident_coreinst/IICE_INST/b5_nUTGT/un13\[2\] -fixed no 445 51
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m4 -fixed no 855 171
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2_0_m1_e_2 -fixed no 468 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[184\] -fixed no 423 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[2\] -fixed no 458 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[232\] -fixed no 471 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[0\] -fixed no 522 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_0\[8\] -fixed no 805 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_2\[6\] -fixed no 852 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[71\] -fixed no 318 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[27\] -fixed no 444 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[75\] -fixed no 317 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[4\] -fixed no 460 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[1\] -fixed no 542 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[27\] -fixed no 454 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[15\] -fixed no 456 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 854 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0 -fixed no 494 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_bm_1\[1\] -fixed no 853 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[3\] -fixed no 860 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address_RNO -fixed no 812 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[3\] -fixed no 455 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2 -fixed no 442 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa -fixed no 448 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[163\] -fixed no 444 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2 -fixed no 469 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[13\] -fixed no 463 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[2\] -fixed no 557 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[43\] -fixed no 493 12
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 868 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[98\] -fixed no 486 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0_RNIIC922 -fixed no 437 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2 -fixed no 508 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[16\] -fixed no 451 48
set_location ident_coreinst/IICE_INST/mdiclink_reg\[44\] -fixed no 552 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[20\] -fixed no 459 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[234\] -fixed no 478 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[9\] -fixed no 466 49
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_RNI8O1S\[0\] -fixed no 488 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[77\] -fixed no 506 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2 -fixed no 818 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 514 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2 -fixed no 443 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 450 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[0\] -fixed no 452 55
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNICEKT\[8\] -fixed no 549 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 545 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 857 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0 -fixed no 595 105
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 873 175
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 459 100
set_location ident_coreinst/IICE_INST/mdiclink_reg\[54\] -fixed no 467 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2 -fixed no 531 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0 -fixed no 574 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[58\] -fixed no 491 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4\[1\] -fixed no 827 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[13\] -fixed no 756 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am\[1\] -fixed no 861 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[0\] -fixed no 784 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[12\] -fixed no 747 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[2\] -fixed no 461 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 512 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[52\] -fixed no 495 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 839 151
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[2\] -fixed no 866 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2\[3\] -fixed no 527 129
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 829 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_nYJ_BFM8 -fixed no 465 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1_1 -fixed no 556 117
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 854 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[79\] -fixed no 481 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[24\] -fixed no 446 42
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[5\] -fixed no 381 151
set_location CommsFPGA_top_0/q\[8\] -fixed no 380 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_2 -fixed no 846 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[1\] -fixed no 593 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte_valid -fixed no 514 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[0\] -fixed no 804 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[76\] -fixed no 315 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0 -fixed no 787 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0 -fixed no 490 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[96\] -fixed no 493 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[18\] -fixed no 427 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 505 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 553 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 840 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[14\] -fixed no 763 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[6\] -fixed no 800 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 511 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[66\] -fixed no 440 136
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 860 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1 -fixed no 481 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1_1 -fixed no 506 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0_RNI6RTH3 -fixed no 571 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[10\] -fixed no 447 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_311 -fixed no 808 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[103\] -fixed no 491 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[6\] -fixed no 438 100
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 438 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[1\] -fixed no 527 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[170\] -fixed no 447 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[13\] -fixed no 764 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[1\] -fixed no 373 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[18\] -fixed no 503 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2 -fixed no 498 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 475 43
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[13\] -fixed no 533 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 455 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[12\] -fixed no 448 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[0\] -fixed no 515 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[4\] -fixed no 557 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 500 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2 -fixed no 488 138
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 807 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[80\] -fixed no 511 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i -fixed no 848 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[236\] -fixed no 478 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1_1 -fixed no 502 141
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[32\] -fixed no 515 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[3\] -fixed no 821 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1_1 -fixed no 446 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 509 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_RNO\[0\] -fixed no 571 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[18\] -fixed no 497 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2 -fixed no 425 105
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[0\] -fixed no 421 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[4\] -fixed no 586 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 555 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[72\] -fixed no 484 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_ack -fixed no 449 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[6\] -fixed no 791 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[6\] -fixed no 797 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am\[2\] -fixed no 859 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[80\] -fixed no 461 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[39\] -fixed no 552 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 514 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 874 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[2\] -fixed no 525 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 557 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[4\] -fixed no 567 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0 -fixed no 459 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[11\] -fixed no 815 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[20\] -fixed no 496 189
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 473 37
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am_1\[0\] -fixed no 857 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[9\] -fixed no 505 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[219\] -fixed no 423 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[9\] -fixed no 479 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[9\] -fixed no 776 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[4\] -fixed no 784 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[56\] -fixed no 494 126
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 870 178
set_location ident_coreinst/IICE_INST/mdiclink_reg\[39\] -fixed no 570 124
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 835 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 565 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0_RNIGRQF2 -fixed no 444 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2 -fixed no 480 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_o5_0_i_a2\[2\] -fixed no 518 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[13\] -fixed no 762 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[2\] -fixed no 853 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[6\] -fixed no 797 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[2\] -fixed no 783 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_1_sqmuxa -fixed no 408 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_315 -fixed no 810 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[12\] -fixed no 451 106
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_0 -fixed no 475 39
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3 -fixed no 865 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[43\] -fixed no 567 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0_RNI4DTD2 -fixed no 434 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 849 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1 -fixed no 509 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 511 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0 -fixed no 554 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1 -fixed no 480 135
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 794 177
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_e -fixed no 864 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_8_0_iv\[1\] -fixed no 417 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0_RNI4GPT2 -fixed no 425 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[1\] -fixed no 768 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[15\] -fixed no 792 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNII1AT -fixed no 825 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[9\] -fixed no 467 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1_1 -fixed no 511 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[13\] -fixed no 770 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[3\] -fixed no 445 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[72\] -fixed no 316 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[4\] -fixed no 826 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 867 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[10\] -fixed no 382 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0_RNIVS372 -fixed no 433 147
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[4\] -fixed no 458 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNIMRM54 -fixed no 516 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[0\] -fixed no 445 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_24_0 -fixed no 801 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_reg -fixed no 809 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_15 -fixed no 423 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P\[1\] -fixed no 844 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_312 -fixed no 811 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_9 -fixed no 460 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1 -fixed no 458 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[2\] -fixed no 518 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[0\] -fixed no 492 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[194\] -fixed no 454 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0_RNI6T8L3 -fixed no 532 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[24\] -fixed no 444 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[5\] -fixed no 812 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[5\] -fixed no 467 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_timeout_int_clr -fixed no 850 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[0\] -fixed no 831 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[31\] -fixed no 510 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1_1 -fixed no 439 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[17\] -fixed no 495 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[9\] -fixed no 556 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 869 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 872 175
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 472 43
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 480 43
set_location ident_coreinst/IICE_INST/b13_wRBtT_ME83hHx -fixed no 543 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 559 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0 -fixed no 499 150
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 530 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[24\] -fixed no 458 115
set_location CommsFPGA_top_0/q\[13\] -fixed no 385 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[13\] -fixed no 800 115
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[3\] -fixed no 596 139
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 768 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0_RNICA942 -fixed no 485 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 575 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un15_imii_mux_control_en -fixed no 837 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[11\] -fixed no 457 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1_1 -fixed no 558 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[7\] -fixed no 493 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 507 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1 -fixed no 483 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[3\] -fixed no 459 43
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_10 -fixed no 854 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_11 -fixed no 418 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[64\] -fixed no 334 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[26\] -fixed no 445 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[30\] -fixed no 457 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[3\] -fixed no 567 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_3 -fixed no 471 135
set_location ident_coreinst/IICE_INST/mdiclink_reg\[10\] -fixed no 432 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[129\] -fixed no 474 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[28\] -fixed no 389 13
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[0\] -fixed no 594 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0 -fixed no 440 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[13\] -fixed no 775 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8 -fixed no 434 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[4\] -fixed no 567 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 566 136
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[9\] -fixed no 441 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[1\] -fixed no 459 49
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[16\] -fixed no 431 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[118\] -fixed no 471 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 468 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[60\] -fixed no 448 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[1\] -fixed no 373 189
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 777 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[4\] -fixed no 372 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[8\] -fixed no 803 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 486 43
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[10\] -fixed no 457 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[8\] -fixed no 802 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 503 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[51\] -fixed no 498 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0 -fixed no 811 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[28\] -fixed no 475 36
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[2\] -fixed no 575 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[69\] -fixed no 327 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[3\] -fixed no 854 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[0\] -fixed no 825 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1 -fixed no 557 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[6\] -fixed no 569 148
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 863 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[71\] -fixed no 487 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[40\] -fixed no 455 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 531 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_18 -fixed no 430 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1_1 -fixed no 458 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[30\] -fixed no 393 13
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[13\] -fixed no 765 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[6\] -fixed no 459 52
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[9\] -fixed no 775 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0_RNITTLL2 -fixed no 558 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0 -fixed no 504 147
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[2\] -fixed no 781 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1 -fixed no 523 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[3\] -fixed no 567 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5\[0\] -fixed no 864 150
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 485 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1 -fixed no 412 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[6\] -fixed no 519 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.SUM_0_o4\[4\] -fixed no 823 123
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 819 178
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2_0_2 -fixed no 476 39
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[7\] -fixed no 439 106
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_N_2L1 -fixed no 473 39
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1 -fixed no 664 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[1\] -fixed no 814 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[19\] -fixed no 424 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask_RNIFERE -fixed no 511 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[47\] -fixed no 558 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[3\] -fixed no 782 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[15\] -fixed no 464 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1_1 -fixed no 429 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[147\] -fixed no 440 148
set_location ident_coreinst/IICE_INST/mdiclink_reg\[4\] -fixed no 428 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[11\] -fixed no 377 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[14\] -fixed no 400 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0_RNIUK683 -fixed no 466 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0 -fixed no 489 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[48\] -fixed no 499 127
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_1 -fixed no 497 39
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[84\] -fixed no 460 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[5\] -fixed no 770 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[142\] -fixed no 504 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_edge_detect -fixed no 828 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[2\] -fixed no 835 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0 -fixed no 590 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[9\] -fixed no 790 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[137\] -fixed no 500 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[63\] -fixed no 489 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[6\] -fixed no 441 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[69\] -fixed no 489 145
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[2\] -fixed no 859 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[132\] -fixed no 470 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[52\] -fixed no 433 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_13 -fixed no 431 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[14\] -fixed no 534 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[6\] -fixed no 565 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1 -fixed no 457 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[10\] -fixed no 416 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[4\] -fixed no 432 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[3\] -fixed no 576 157
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[11\] -fixed no 456 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2 -fixed no 422 105
set_location CommsFPGA_top_0/q\[6\] -fixed no 378 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 498 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[153\] -fixed no 433 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1_1 -fixed no 568 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[1\] -fixed no 450 99
set_location ident_coreinst/IICE_INST/mdiclink_reg\[23\] -fixed no 516 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 567 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[53\] -fixed no 489 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[23\] -fixed no 494 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIQ6T1\[0\] -fixed no 518 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[72\] -fixed no 316 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[80\] -fixed no 314 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[20\] -fixed no 470 36
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[0\] -fixed no 807 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[16\] -fixed no 469 42
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[5\] -fixed no 570 147
set_location ident_coreinst/IICE_INST/b3_SoW/N_16_i -fixed no 459 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[6\] -fixed no 817 117
set_location CommsFPGA_top_0/BIT_CLK -fixed no 591 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[40\] -fixed no 572 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 569 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1_1 -fixed no 526 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[2\] -fixed no 450 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 545 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_a2 -fixed no 501 39
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[23\] -fixed no 456 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_4\[0\] -fixed no 823 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[2\] -fixed no 772 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2 -fixed no 495 150
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 488 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[2\] -fixed no 449 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[8\] -fixed no 450 40
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[6\] -fixed no 792 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[10\] -fixed no 752 117
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 853 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[0\] -fixed no 590 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0 -fixed no 491 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_3_0_a2\[0\] -fixed no 827 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1_1 -fixed no 415 129
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 833 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req_d -fixed no 451 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[10\] -fixed no 462 36
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_8 -fixed no 518 120
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 856 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[183\] -fixed no 424 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[12\] -fixed no 803 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[12\] -fixed no 467 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0 -fixed no 553 105
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1\[12\] -fixed no 867 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[18\] -fixed no 444 48
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_10 -fixed no 578 141
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 875 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_a2_0_0\[5\] -fixed no 499 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[53\] -fixed no 486 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 515 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 478 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[11\] -fixed no 447 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[15\] -fixed no 494 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am\[0\] -fixed no 855 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[15\] -fixed no 780 121
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 862 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2 -fixed no 505 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2 -fixed no 494 138
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 470 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2 -fixed no 439 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[34\] -fixed no 447 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 478 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 539 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_13 -fixed no 398 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 867 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2 -fixed no 472 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[78\] -fixed no 461 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[69\] -fixed no 443 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[7\] -fixed no 439 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 534 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[222\] -fixed no 421 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1_1 -fixed no 495 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[6\] -fixed no 433 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0 -fixed no 426 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[6\] -fixed no 573 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[6\] -fixed no 494 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[8\] -fixed no 433 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[64\] -fixed no 447 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[0\] -fixed no 480 42
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_3_3 -fixed no 575 156
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[28\] -fixed no 461 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_6\[0\] -fixed no 822 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_9 -fixed no 433 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[76\] -fixed no 315 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[12\] -fixed no 405 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[178\] -fixed no 441 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[4\] -fixed no 581 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7 -fixed no 571 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[21\] -fixed no 497 190
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 470 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[14\] -fixed no 775 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[67\] -fixed no 326 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[4\] -fixed no 563 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[160\] -fixed no 446 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[11\] -fixed no 770 114
set_location ident_coreinst/IICE_INST/mdiclink_reg\[73\] -fixed no 502 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[9\] -fixed no 440 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2 -fixed no 433 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[224\] -fixed no 456 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[80\] -fixed no 314 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[14\] -fixed no 533 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[83\] -fixed no 459 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[44\] -fixed no 446 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable -fixed no 577 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_12 -fixed no 393 150
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 858 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[2\] -fixed no 599 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[17\] -fixed no 448 48
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[5\] -fixed no 784 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[11\] -fixed no 744 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[2\] -fixed no 579 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[19\] -fixed no 557 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp -fixed no 513 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_4 -fixed no 758 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 575 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[27\] -fixed no 476 36
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[8\] -fixed no 528 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[1\] -fixed no 784 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0_RNIIR4T2 -fixed no 429 126
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 830 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[57\] -fixed no 511 148
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[27\] -fixed no 479 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.field_cntr_10_i_a3\[1\] -fixed no 581 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[12\] -fixed no 444 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[8\] -fixed no 451 36
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[2\] -fixed no 569 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1_1 -fixed no 563 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[0\] -fixed no 577 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[0\] -fixed no 591 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[65\] -fixed no 531 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[6\] -fixed no 798 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[13\] -fixed no 747 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[67\] -fixed no 527 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[7\] -fixed no 457 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0 -fixed no 489 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[90\] -fixed no 480 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[16\] -fixed no 449 49
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 866 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[0\] -fixed no 804 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2 -fixed no 490 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[64\] -fixed no 334 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[78\] -fixed no 509 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[119\] -fixed no 468 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1_1 -fixed no 482 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iMII_MUX_control_en -fixed no 835 148
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0 -fixed no 487 39
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in -fixed no 801 115
set_location CommsFPGA_top_0/idle_line_s_RNICHO9\[1\] -fixed no 574 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_1 -fixed no 589 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[0\] -fixed no 571 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/un1_TX_STATE_2_i_i_o2 -fixed no 588 153
set_location ident_coreinst/IICE_INST/mdiclink_reg\[25\] -fixed no 516 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[27\] -fixed no 488 142
set_location CommsFPGA_top_0/q\[20\] -fixed no 392 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[8\] -fixed no 785 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout_RNO -fixed no 505 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[9\] -fixed no 445 124
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_13 -fixed no 598 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[3\] -fixed no 582 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2 -fixed no 567 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_9 -fixed no 450 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[14\] -fixed no 762 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[0\] -fixed no 467 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m57 -fixed no 785 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1_1 -fixed no 436 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[0\] -fixed no 815 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[41\] -fixed no 498 13
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_1 -fixed no 580 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NoClock_Detected -fixed no 517 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1 -fixed no 528 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[14\] -fixed no 448 52
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 846 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[100\] -fixed no 487 142
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 837 178
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 856 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[40\] -fixed no 575 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[30\] -fixed no 487 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1 -fixed no 556 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[0\] -fixed no 786 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1 -fixed no 494 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[3\] -fixed no 579 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 505 121
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[5\] -fixed no 453 103
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 533 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9 -fixed no 512 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[0\] -fixed no 807 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[3\] -fixed no 805 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[2\] -fixed no 819 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[3\] -fixed no 582 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[226\] -fixed no 464 127
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[16\] -fixed no 497 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[39\] -fixed no 492 12
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[2\] -fixed no 565 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[16\] -fixed no 401 154
set_location ident_coreinst/IICE_INST/mdiclink_reg\[33\] -fixed no 553 115
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 865 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[76\] -fixed no 506 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[50\] -fixed no 482 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[5\] -fixed no 813 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_1 -fixed no 759 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in -fixed no 804 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[13\] -fixed no 422 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[1\] -fixed no 776 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[5\] -fixed no 866 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_11 -fixed no 482 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[6\] -fixed no 822 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 445 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[3\] -fixed no 579 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1_1 -fixed no 591 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_11 -fixed no 517 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0 -fixed no 410 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[33\] -fixed no 445 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 553 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 480 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_rd_wr -fixed no 824 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2 -fixed no 473 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[15\] -fixed no 529 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[2\] -fixed no 774 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[0\] -fixed no 568 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o -fixed no 564 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[2\] -fixed no 510 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIQ00G -fixed no 537 120
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[17\] -fixed no 493 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1_1 -fixed no 435 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[30\] -fixed no 477 37
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable_RNO -fixed no 577 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1\[7\] -fixed no 874 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 459 103
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[15\] -fixed no 500 37
set_location CommsFPGA_top_0/q\[2\] -fixed no 374 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 566 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[0\] -fixed no 832 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[15\] -fixed no 774 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0 -fixed no 486 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0 -fixed no 439 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[63\] -fixed no 446 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 863 148
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[2\] -fixed no 463 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[36\] -fixed no 496 13
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[9\] -fixed no 453 36
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2\[5\] -fixed no 536 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[4\] -fixed no 563 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[8\] -fixed no 796 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[3\] -fixed no 455 36
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 865 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[4\] -fixed no 778 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_out -fixed no 818 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[193\] -fixed no 448 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[10\] -fixed no 416 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3_0 -fixed no 869 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0_RNI3HLE3 -fixed no 518 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[4\] -fixed no 789 130
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 828 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIJLI5\[6\] -fixed no 870 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[28\] -fixed no 447 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0 -fixed no 451 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[12\] -fixed no 450 51
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[2\] -fixed no 470 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1_1 -fixed no 508 141
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 -fixed no 474 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0 -fixed no 440 135
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 828 178
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[26\] -fixed no 508 40
set_location CommsFPGA_top_0/q_RNO\[0\] -fixed no 381 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[43\] -fixed no 444 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[4\] -fixed no 564 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[58\] -fixed no 491 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[80\] -fixed no 515 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[2\] -fixed no 563 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[8\] -fixed no 380 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[15\] -fixed no 773 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns_1 -fixed no 411 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0 -fixed no 489 141
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[1\] -fixed no 495 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2_1\[5\] -fixed no 510 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[2\] -fixed no 578 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[59\] -fixed no 445 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932 -fixed no 766 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 469 43
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[6\] -fixed no 793 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[75\] -fixed no 476 142
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 871 172
set_location ident_coreinst/IICE_INST/mdiclink_reg\[77\] -fixed no 465 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1 -fixed no 477 141
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 467 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[44\] -fixed no 575 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[2\] -fixed no 450 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 506 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[27\] -fixed no 511 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[2\] -fixed no 523 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 848 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un16_read_reg_en_1_0 -fixed no 845 147
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 810 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_2\[0\] -fixed no 825 114
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[25\] -fixed no 506 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1 -fixed no 489 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[9\] -fixed no 458 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 508 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[3\] -fixed no 523 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[3\] -fixed no 375 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[2\] -fixed no 580 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[10\] -fixed no 766 112
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 815 178
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[1\] -fixed no 593 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[1\] -fixed no 521 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[11\] -fixed no 773 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[75\] -fixed no 317 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 472 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[27\] -fixed no 444 42
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[22\] -fixed no 446 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[53\] -fixed no 503 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[72\] -fixed no 465 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[8\] -fixed no 464 51
set_location ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 -fixed no 454 91
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3_18 -fixed no 484 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0_RNIUSKI2 -fixed no 592 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[6\] -fixed no 459 51
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 835 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[8\] -fixed no 791 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[5\] -fixed no 449 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[14\] -fixed no 745 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[27\] -fixed no 451 43
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_16 -fixed no 409 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2 -fixed no 471 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un11_rx_center_sample_0_a2_0_a2 -fixed no 521 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0 -fixed no 472 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[212\] -fixed no 426 130
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 803 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[39\] -fixed no 565 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[4\] -fixed no 552 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[179\] -fixed no 442 139
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[18\] -fixed no 456 99
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 816 178
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2_0_m1_0_a2_0 -fixed no 477 39
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[2\] -fixed no 434 100
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[6\] -fixed no 438 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_ack -fixed no 449 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1_1 -fixed no 530 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[15\] -fixed no 534 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[6\] -fixed no 559 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[6\] -fixed no 421 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[32\] -fixed no 387 13
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[12\] -fixed no 507 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[0\] -fixed no 541 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[4\] -fixed no 500 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[57\] -fixed no 445 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[9\] -fixed no 762 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2 -fixed no 435 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[49\] -fixed no 492 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[20\] -fixed no 423 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[0\] -fixed no 806 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[12\] -fixed no 444 52
set_location ident_coreinst/IICE_INST/mdiclink_reg\[35\] -fixed no 576 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[37\] -fixed no 572 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2 -fixed no 841 150
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 831 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2 -fixed no 504 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[214\] -fixed no 431 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 464 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_0\[8\] -fixed no 804 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 506 118
set_location CommsFPGA_top_0/q\[18\] -fixed no 390 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[14\] -fixed no 503 37
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_ns\[0\] -fixed no 869 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2 -fixed no 572 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[80\] -fixed no 497 148
set_location CommsFPGA_top_0/q\[19\] -fixed no 391 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[12\] -fixed no 769 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_7 -fixed no 758 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0_RNI908J2 -fixed no 482 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[7\] -fixed no 526 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[2\] -fixed no 449 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1_1 -fixed no 510 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[25\] -fixed no 569 121
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2_m1_e -fixed no 471 39
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[25\] -fixed no 448 40
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6 -fixed no 432 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1_1 -fixed no 483 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[11\] -fixed no 440 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[6\] -fixed no 547 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable_RNO -fixed no 502 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 452 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[1\] -fixed no 520 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[127\] -fixed no 469 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0 -fixed no 848 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[1\] -fixed no 562 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/un1_reset -fixed no 575 147
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 812 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[24\] -fixed no 436 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0 -fixed no 522 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1 -fixed no 484 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[122\] -fixed no 495 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[14\] -fixed no 420 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[0\] -fixed no 591 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[12\] -fixed no 501 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[5\] -fixed no 866 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[2\] -fixed no 555 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[24\] -fixed no 575 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[19\] -fixed no 450 49
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RE_d1 -fixed no 563 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 836 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 568 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2 -fixed no 475 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[240\] -fixed no 474 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[16\] -fixed no 451 49
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 801 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1_1 -fixed no 554 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[0\] -fixed no 733 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2 -fixed no 423 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[6\] -fixed no 796 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d_RNO\[0\] -fixed no 594 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 571 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[209\] -fixed no 466 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr -fixed no 850 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[9\] -fixed no 794 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[150\] -fixed no 434 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[230\] -fixed no 465 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 496 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[6\] -fixed no 569 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[1\] -fixed no 782 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 524 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2 -fixed no 512 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[2\] -fixed no 518 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[7\] -fixed no 584 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[63\] -fixed no 502 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[54\] -fixed no 501 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16_RNIG4F02\[0\] -fixed no 786 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[0\] -fixed no 504 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1 -fixed no 475 138
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[24\] -fixed no 505 40
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 449 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[55\] -fixed no 449 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0_RNI53T82 -fixed no 446 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0 -fixed no 573 120
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 864 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[4\] -fixed no 785 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[12\] -fixed no 769 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[216\] -fixed no 412 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1 -fixed no 503 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[168\] -fixed no 444 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_4\[5\] -fixed no 537 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[9\] -fixed no 374 189
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_11 -fixed no 576 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[7\] -fixed no 750 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[54\] -fixed no 513 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[24\] -fixed no 451 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_6 -fixed no 391 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[1\] -fixed no 465 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[22\] -fixed no 446 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2 -fixed no 468 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[3\] -fixed no 433 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_1\[4\] -fixed no 830 117
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 814 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[12\] -fixed no 457 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable -fixed no 596 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[46\] -fixed no 553 112
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed no 870 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1_1 -fixed no 476 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[145\] -fixed no 510 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 468 120
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 868 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[59\] -fixed no 335 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am_1\[2\] -fixed no 863 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[5\] -fixed no 437 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[0\] -fixed no 826 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_end_all_clr -fixed no 842 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[60\] -fixed no 441 127
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 867 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[180\] -fixed no 435 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2 -fixed no 552 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[14\] -fixed no 498 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[135\] -fixed no 501 139
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 830 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_2\[3\] -fixed no 865 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[13\] -fixed no 447 51
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 455 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[1\] -fixed no 772 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1_1 -fixed no 567 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0_RNIM7193 -fixed no 572 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0_RNIMVCM2 -fixed no 472 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[1\] -fixed no 503 148
set_location ident_coreinst/IICE_INST/mdiclink_reg\[3\] -fixed no 427 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 506 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[16\] -fixed no 492 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1 -fixed no 509 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[3\] -fixed no 824 124
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23 -fixed no 416 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2 -fixed no 566 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[63\] -fixed no 331 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[10\] -fixed no 446 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 484 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[4\] -fixed no 783 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIANT1\[4\] -fixed no 526 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req_RNO -fixed no 445 90
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[9\] -fixed no 458 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0 -fixed no 481 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[14\] -fixed no 772 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[7\] -fixed no 443 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[67\] -fixed no 326 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_mac_mii_tx_en_1\[0\] -fixed no 877 144
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_0 -fixed no 767 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_1 -fixed no 816 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 563 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[19\] -fixed no 499 190
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[75\] -fixed no 413 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[108\] -fixed no 478 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[14\] -fixed no 750 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[13\] -fixed no 422 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[5\] -fixed no 556 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0_RNITJRQ1 -fixed no 508 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 847 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2\[2\] -fixed no 526 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[13\] -fixed no 468 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[9\] -fixed no 811 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[2\] -fixed no 557 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2 -fixed no 424 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable -fixed no 823 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[11\] -fixed no 452 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1 -fixed no 497 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0 -fixed no 503 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 851 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7 -fixed no 596 126
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 873 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_control_reg_en -fixed no 861 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[0\] -fixed no 807 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[9\] -fixed no 772 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m60 -fixed no 794 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[15\] -fixed no 429 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1_1 -fixed no 485 141
set_location ident_coreinst/IICE_INST/mdiclink_reg\[12\] -fixed no 445 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0 -fixed no 493 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RD_FIFO_WE_0_a2 -fixed no 555 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 564 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNI94O5\[5\] -fixed no 474 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[78\] -fixed no 313 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 553 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0 -fixed no 441 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI56CC1\[2\] -fixed no 517 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[25\] -fixed no 473 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[3\] -fixed no 435 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_8 -fixed no 494 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[13\] -fixed no 764 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed no 852 148
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO -fixed no 454 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer -fixed no 397 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[14\] -fixed no 780 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[0\] -fixed no 577 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[17\] -fixed no 448 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1 -fixed no 432 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden_r -fixed no 570 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1 -fixed no 486 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2\[5\] -fixed no 508 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[6\] -fixed no 502 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_9 -fixed no 761 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[1\] -fixed no 865 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0_RNIR20Q3 -fixed no 560 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[13\] -fixed no 554 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[6\] -fixed no 795 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1 -fixed no 454 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 525 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIKMI5\[7\] -fixed no 872 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1_1 -fixed no 555 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_14 -fixed no 396 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_3 -fixed no 586 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[9\] -fixed no 566 156
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[8\] -fixed no 460 49
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 866 180
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[15\] -fixed no 797 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[27\] -fixed no 567 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[3\] -fixed no 576 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_1_i_m4 -fixed no 779 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[5\] -fixed no 462 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[58\] -fixed no 444 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_a2\[4\] -fixed no 526 126
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 861 175
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[8\] -fixed no 440 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0 -fixed no 596 150
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 869 172
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 474 43
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 444 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[70\] -fixed no 485 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[73\] -fixed no 312 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[3\] -fixed no 555 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[2\] -fixed no 590 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0_RNIGE0P2 -fixed no 456 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[9\] -fixed no 456 112
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[18\] -fixed no 501 37
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[1\] -fixed no 836 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[1\] -fixed no 520 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[24\] -fixed no 465 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[4\] -fixed no 825 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[11\] -fixed no 531 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[79\] -fixed no 458 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 525 127
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 774 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0 -fixed no 477 117
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1 -fixed no 858 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 839 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0 -fixed no 571 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_r -fixed no 590 138
set_location CommsFPGA_top_0/q\[21\] -fixed no 393 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[1\] -fixed no 562 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[0\] -fixed no 598 148
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 776 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 511 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[8\] -fixed no 799 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1_1 -fixed no 453 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[14\] -fixed no 860 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[56\] -fixed no 505 148
set_location ident_coreinst/IICE_INST/mdiclink_reg\[1\] -fixed no 463 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[1\] -fixed no 464 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[26\] -fixed no 474 118
set_location CommsFPGA_top_0/q\[9\] -fixed no 381 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 554 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[3\] -fixed no 561 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2 -fixed no 497 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNO\[0\] -fixed no 454 99
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 471 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[146\] -fixed no 455 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[3\] -fixed no 813 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1_1 -fixed no 455 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 487 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[5\] -fixed no 466 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_o2_0\[4\] -fixed no 513 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[117\] -fixed no 477 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 512 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[57\] -fixed no 496 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[72\] -fixed no 433 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o -fixed no 455 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[112\] -fixed no 514 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[29\] -fixed no 386 13
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0 -fixed no 435 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[10\] -fixed no 797 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[136\] -fixed no 496 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_12 -fixed no 428 120
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[3\] -fixed no 435 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[0\] -fixed no 598 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIO4SI\[3\] -fixed no 464 36
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2 -fixed no 856 171
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[25\] -fixed no 458 102
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_17 -fixed no 384 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[1\] -fixed no 575 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[17\] -fixed no 426 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[7\] -fixed no 456 46
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[8\] -fixed no 803 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_8 -fixed no 764 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[0\] -fixed no 534 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0 -fixed no 476 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0 -fixed no 476 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2 -fixed no 502 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[19\] -fixed no 397 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[5\] -fixed no 572 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[9\] -fixed no 453 37
set_location ident_coreinst/IICE_INST/mdiclink_reg\[41\] -fixed no 559 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[3\] -fixed no 524 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[14\] -fixed no 420 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[7\] -fixed no 527 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 508 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_x2 -fixed no 819 114
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[28\] -fixed no 507 40
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 448 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[190\] -fixed no 449 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[5\] -fixed no 789 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI71661 -fixed no 433 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[1\] -fixed no 574 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_am_1\[1\] -fixed no 857 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[11\] -fixed no 801 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[4\] -fixed no 532 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr -fixed no 426 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[22\] -fixed no 553 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[31\] -fixed no 457 118
set_location CommsFPGA_top_0/q\[15\] -fixed no 387 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[3\] -fixed no 576 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0_a2_1 -fixed no 515 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[23\] -fixed no 455 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[1\] -fixed no 787 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[1\] -fixed no 463 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[3\] -fixed no 564 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[44\] -fixed no 501 13
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0 -fixed no 809 114
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 861 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_8 -fixed no 444 36
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr -fixed no 841 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0 -fixed no 529 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_2 -fixed no 763 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[169\] -fixed no 449 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2 -fixed no 455 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[51\] -fixed no 481 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1 -fixed no 666 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[13\] -fixed no 451 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[77\] -fixed no 458 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[17\] -fixed no 495 190
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 868 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[2\] -fixed no 773 121
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[10\] -fixed no 864 177
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b8_ubTt3_YG_0_a2 -fixed no 466 42
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_TX_Disable -fixed no 419 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[15\] -fixed no 777 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[7\] -fixed no 869 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[61\] -fixed no 325 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[65\] -fixed no 324 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0_RNIR6UG2 -fixed no 475 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 502 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2 -fixed no 562 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1_1 -fixed no 429 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[1\] -fixed no 414 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2 -fixed no 485 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[49\] -fixed no 492 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[0\] -fixed no 469 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[5\] -fixed no 445 40
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_0\[0\] -fixed no 504 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[1\] -fixed no 592 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[14\] -fixed no 760 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[28\] -fixed no 447 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[89\] -fixed no 505 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0_RNI3HD23 -fixed no 493 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[6\] -fixed no 790 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 556 136
set_location m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1_s -fixed no 868 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNILE291 -fixed no 513 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[2\] -fixed no 521 121
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw -fixed no 876 8
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_35 -fixed no 264 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_39 -fixed no 228 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_38 -fixed no 144 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_32 -fixed no 108 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_23 -fixed no 672 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_37 -fixed no 72 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_10 -fixed no 480 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_26 -fixed no 516 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 -fixed no 264 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_11 -fixed no 408 134
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RW1_UI_ram_wrapper_1/U2_asyncnonpipe/CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0 -fixed no 516 146
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_14 -fixed no 408 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_40 -fixed no 708 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_33 -fixed no 372 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 -fixed no 300 194
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 18 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_15 -fixed no 336 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_19 -fixed no 552 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_36 -fixed no 264 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_9 -fixed no 552 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_18 -fixed no 480 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_20 -fixed no 588 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 -fixed no 408 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_12 -fixed no 300 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_17 -fixed no 516 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_21 -fixed no 444 11
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 0 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_24 -fixed no 444 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_8 -fixed no 588 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_30 -fixed no 180 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_25 -fixed no 480 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_29 -fixed no 228 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 -fixed no 336 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_28 -fixed no 552 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_13 -fixed no 372 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_6 -fixed no 516 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_31 -fixed no 336 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_22 -fixed no 588 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_16 -fixed no 624 11
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_34 -fixed no 300 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 -fixed no 372 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_27 -fixed no 624 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_5 -fixed no 444 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_7 -fixed no 624 194
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_s_441 -fixed no 567 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux -fixed no 768 117
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_448 -fixed no 768 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 552 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\] -fixed no 495 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\] -fixed no 774 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rdiff_bus_cry_0 -fixed no 564 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 471 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_445 -fixed no 408 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\] -fixed no 756 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_446 -fixed no 372 153
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\] -fixed no 444 39
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\] -fixed no 792 117
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\] -fixed no 528 123
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux -fixed no 456 42
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\] -fixed no 747 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux -fixed no 771 117
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_443 -fixed no 798 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\] -fixed no 759 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\] -fixed no 810 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\] -fixed no 756 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\] -fixed no 768 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_444 -fixed no 564 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\] -fixed no 804 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\] -fixed no 747 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\] -fixed no 798 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r_cry_cy\[0\] -fixed no 540 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\] -fixed no 576 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\] -fixed no 768 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\] -fixed no 744 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\] -fixed no 774 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\] -fixed no 774 111
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_442 -fixed no 579 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\] -fixed no 750 117
set_location CommsFPGA_top_0/q_s_438 -fixed no 372 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\] -fixed no 780 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\] -fixed no 768 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\] -fixed no 792 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_s_440 -fixed no 528 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\] -fixed no 744 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\] -fixed no 798 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\] -fixed no 504 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\] -fixed no 519 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_447 -fixed no 828 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\] -fixed no 810 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_s_437 -fixed no 432 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\] -fixed no 786 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\] -fixed no 780 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux -fixed no 792 123
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_436 -fixed no 432 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\] -fixed no 780 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\] -fixed no 798 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\] -fixed no 792 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\] -fixed no 762 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 495 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\] -fixed no 435 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\] -fixed no 771 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_439 -fixed no 519 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\] -fixed no 786 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wdiff_bus_cry_0 -fixed no 564 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\] -fixed no 795 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\] -fixed no 804 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\] -fixed no 789 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 192
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 664 150
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 663 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 220 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 664 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 220 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 664 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 218 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 664 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 664 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 218 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB20 -fixed no 664 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB21 -fixed no 219 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB22 -fixed no 664 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB23 -fixed no 664 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB24 -fixed no 219 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB25 -fixed no 663 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB26 -fixed no 663 102
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB27 -fixed no 663 99
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB28 -fixed no 663 90
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB29 -fixed no 663 57
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 664 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB30 -fixed no 663 54
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB31 -fixed no 663 48
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB32 -fixed no 663 39
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB33 -fixed no 663 36
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB34 -fixed no 219 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB35 -fixed no 663 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 663 144
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 664 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 220 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 664 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 664 135
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB0 -fixed no 662 138
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 218 153
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 662 153
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10 -fixed no 218 114
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 218 150
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 663 150
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 663 147
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 219 138
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 663 135
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 219 129
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 219 126
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9 -fixed no 219 120
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB0 -fixed no 666 147
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB1 -fixed no 664 144
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB2 -fixed no 665 141
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB3 -fixed no 665 138
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB4 -fixed no 665 135
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB5 -fixed no 665 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB0 -fixed no 665 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB1 -fixed no 665 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB2 -fixed no 665 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB3 -fixed no 665 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB4 -fixed no 665 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB5 -fixed no 665 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 -fixed no 662 192
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB1 -fixed no 218 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10 -fixed no 218 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11 -fixed no 662 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB12 -fixed no 218 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13 -fixed no 662 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14 -fixed no 218 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB15 -fixed no 662 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB16 -fixed no 218 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB17 -fixed no 662 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB18 -fixed no 662 123
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB19 -fixed no 218 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2 -fixed no 662 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB20 -fixed no 662 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB21 -fixed no 662 117
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB22 -fixed no 662 114
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB23 -fixed no 662 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB24 -fixed no 218 105
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB25 -fixed no 662 105
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB26 -fixed no 662 102
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB27 -fixed no 218 99
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB28 -fixed no 662 99
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB29 -fixed no 662 90
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB3 -fixed no 662 150
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB30 -fixed no 662 66
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB31 -fixed no 662 57
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB32 -fixed no 662 54
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB33 -fixed no 662 51
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB34 -fixed no 662 48
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB35 -fixed no 662 45
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB36 -fixed no 662 42
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB37 -fixed no 218 39
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB38 -fixed no 662 39
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB39 -fixed no 218 36
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB4 -fixed no 218 147
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB40 -fixed no 662 36
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB41 -fixed no 218 12
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB42 -fixed no 662 12
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB43 -fixed no 218 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB44 -fixed no 662 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB5 -fixed no 662 147
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6 -fixed no 662 144
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7 -fixed no 663 141
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8 -fixed no 218 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9 -fixed no 663 138
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 177
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 174
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 665 150
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 665 147
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 662 180
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 -fixed no 662 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2 -fixed no 662 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB3 -fixed no 662 171
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB4 -fixed no 662 168
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB0 -fixed no 663 126
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB1 -fixed no 663 123
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB2 -fixed no 663 120
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB3 -fixed no 663 117
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB4 -fixed no 663 114
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB5 -fixed no 663 111
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_442_CC_0 -fixed no 579 143
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_442_CC_1 -fixed no 588 143
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_0 -fixed no 528 125
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_1 -fixed no 540 125
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 471 122
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 480 122
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memraddr_r_cry_cy\[0\]_CC_0 -fixed no 540 143
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memwaddr_r_s_440_CC_0 -fixed no 528 143
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 564 137
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rptr_s_441_CC_0 -fixed no 567 131
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 564 143
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 552 140
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_0 -fixed no 495 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_1 -fixed no 504 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_0 -fixed no 504 119
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_1 -fixed no 516 119
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 495 122
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 504 122
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_0 -fixed no 519 137
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_1 -fixed no 528 137
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_0 -fixed no 435 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_1 -fixed no 444 125
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_439_CC_0 -fixed no 519 122
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_439_CC_1 -fixed no 528 122
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_445_CC_0 -fixed no 408 119
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_445_CC_1 -fixed no 420 119
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_446_CC_0 -fixed no 372 155
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_446_CC_1 -fixed no 384 155
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_444_CC_0 -fixed no 564 161
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\]_CC_0 -fixed no 576 155
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux_CC_0 -fixed no 792 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux_CC_0 -fixed no 771 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux_CC_0 -fixed no 768 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\]_CC_0 -fixed no 804 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\]_CC_0 -fixed no 768 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\]_CC_0 -fixed no 798 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\]_CC_0 -fixed no 804 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\]_CC_0 -fixed no 762 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\]_CC_0 -fixed no 774 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\]_CC_0 -fixed no 768 128
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\]_CC_0 -fixed no 780 128
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\]_CC_0 -fixed no 774 128
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\]_CC_0 -fixed no 810 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\]_CC_0 -fixed no 786 128
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\]_CC_0 -fixed no 810 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\]_CC_0 -fixed no 792 128
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\]_CC_0 -fixed no 756 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\]_CC_0 -fixed no 798 128
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\]_CC_0 -fixed no 792 113
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\]_CC_0 -fixed no 780 125
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\]_CC_0 -fixed no 789 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\]_CC_0 -fixed no 756 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\]_CC_0 -fixed no 744 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\]_CC_0 -fixed no 747 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\]_CC_0 -fixed no 747 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\]_CC_0 -fixed no 744 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\]_CC_0 -fixed no 780 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\]_CC_0 -fixed no 771 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\]_CC_0 -fixed no 774 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\]_CC_0 -fixed no 786 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\]_CC_0 -fixed no 795 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\]_CC_0 -fixed no 768 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\]_CC_0 -fixed no 792 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\]_CC_0 -fixed no 750 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\]_CC_0 -fixed no 798 119
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\]_CC_0 -fixed no 759 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_447_CC_0 -fixed no 828 116
set_location CommsFPGA_top_0/q_s_438_CC_0 -fixed no 372 131
set_location CommsFPGA_top_0/q_s_438_CC_1 -fixed no 384 131
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_448_CC_0 -fixed no 768 155
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_436_CC_0 -fixed no 432 107
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_436_CC_1 -fixed no 444 107
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_437_CC_0 -fixed no 432 101
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_437_CC_1 -fixed no 444 101
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_0 -fixed no 444 41
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_1 -fixed no 456 41
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux_CC_0 -fixed no 456 44
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_443_CC_0 -fixed no 798 179
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_443_CC_1 -fixed no 804 179
