

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_67_3'
================================================================
* Date:           Fri Mar 21 12:04:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_3  |       14|       14|         6|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2199|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    126|    -|
|Register         |        -|    -|     852|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     852|   2389|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+------+------------+------------+
    |    Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+------+------------+------------+
    |i_37_fu_276_p2       |         +|   0|  0|    12|           4|           1|
    |ap_condition_403     |       and|   0|  0|     2|           1|           1|
    |icmp_ln67_fu_270_p2  |      icmp|   0|  0|    12|           4|           4|
    |lshr_ln69_fu_299_p2  |      lshr|   0|  0|  2171|         640|         640|
    |ap_enable_pp0        |       xor|   0|  0|     2|           1|           2|
    +---------------------+----------+----+---+------+------------+------------+
    |Total                |          |   0|  0|  2199|         650|         648|
    +---------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |final_error_0_10_fu_78   |   9|          2|   64|        128|
    |final_error_0_11_fu_82   |   9|          2|   64|        128|
    |final_error_0_12_fu_86   |   9|          2|   64|        128|
    |final_error_0_13_fu_90   |   9|          2|   64|        128|
    |final_error_0_14_fu_94   |   9|          2|   64|        128|
    |final_error_0_15_fu_98   |   9|          2|   64|        128|
    |final_error_0_16_fu_102  |   9|          2|   64|        128|
    |final_error_0_17_fu_106  |   9|          2|   64|        128|
    |final_error_0_18_fu_110  |   9|          2|   64|        128|
    |final_error_0_19_fu_114  |   9|          2|   64|        128|
    |i_42_fu_74               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  650|       1300|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |final_error_0_10_fu_78            |  64|   0|   64|          0|
    |final_error_0_11_fu_82            |  64|   0|   64|          0|
    |final_error_0_12_fu_86            |  64|   0|   64|          0|
    |final_error_0_13_fu_90            |  64|   0|   64|          0|
    |final_error_0_14_fu_94            |  64|   0|   64|          0|
    |final_error_0_15_fu_98            |  64|   0|   64|          0|
    |final_error_0_16_fu_102           |  64|   0|   64|          0|
    |final_error_0_17_fu_106           |  64|   0|   64|          0|
    |final_error_0_18_fu_110           |  64|   0|   64|          0|
    |final_error_0_19_fu_114           |  64|   0|   64|          0|
    |i_42_fu_74                        |   4|   0|    4|          0|
    |i_reg_485                         |   4|   0|    4|          0|
    |icmp_ln67_reg_489                 |   1|   0|    1|          0|
    |trunc_ln69_reg_498                |  64|   0|   64|          0|
    |i_reg_485                         |  64|  32|    4|          0|
    |icmp_ln67_reg_489                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 852|  64|  729|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_din0           |  out|   64|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_din1           |  out|   64|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_opcode         |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_dout0          |   in|   64|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|grp_fu_8485_p_ce             |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_67_3|  return value|
|result_l3_0_address0         |  out|    4|   ap_memory|                           result_l3_0|         array|
|result_l3_0_ce0              |  out|    1|   ap_memory|                           result_l3_0|         array|
|result_l3_0_q0               |   in|   64|   ap_memory|                           result_l3_0|         array|
|y_true_load                  |   in|  640|     ap_none|                           y_true_load|        scalar|
|final_error_0_19_out         |  out|   64|      ap_vld|                  final_error_0_19_out|       pointer|
|final_error_0_19_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_19_out|       pointer|
|final_error_0_18_out         |  out|   64|      ap_vld|                  final_error_0_18_out|       pointer|
|final_error_0_18_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_18_out|       pointer|
|final_error_0_17_out         |  out|   64|      ap_vld|                  final_error_0_17_out|       pointer|
|final_error_0_17_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_17_out|       pointer|
|final_error_0_16_out         |  out|   64|      ap_vld|                  final_error_0_16_out|       pointer|
|final_error_0_16_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_16_out|       pointer|
|final_error_0_15_out         |  out|   64|      ap_vld|                  final_error_0_15_out|       pointer|
|final_error_0_15_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_15_out|       pointer|
|final_error_0_14_out         |  out|   64|      ap_vld|                  final_error_0_14_out|       pointer|
|final_error_0_14_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_14_out|       pointer|
|final_error_0_13_out         |  out|   64|      ap_vld|                  final_error_0_13_out|       pointer|
|final_error_0_13_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_13_out|       pointer|
|final_error_0_12_out         |  out|   64|      ap_vld|                  final_error_0_12_out|       pointer|
|final_error_0_12_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_12_out|       pointer|
|final_error_0_11_out         |  out|   64|      ap_vld|                  final_error_0_11_out|       pointer|
|final_error_0_11_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_11_out|       pointer|
|final_error_0_10_out         |  out|   64|      ap_vld|                  final_error_0_10_out|       pointer|
|final_error_0_10_out_ap_vld  |  out|    1|      ap_vld|                  final_error_0_10_out|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+

