<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/fpu_div_exp_dp.v.html" target="file-frame">third_party/tests/utd-sv/fpu_div_exp_dp.v</a>
time_elapsed: 0.018s



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/fpu_div_exp_dp.v.html" target="file-frame">third_party/tests/utd-sv/fpu_div_exp_dp.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\fpu_div_exp_dp&#39;.
Warning: Identifier `\clk&#39; is implicitly declared at <a href="../../../../third_party/tests/utd-sv/fpu_div_exp_dp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/fpu_div_exp_dp.v:142</a>.
Successfully finished Verilog frontend.


</pre>