Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jul 15 09:57:26 2016
| Host         : heplnw236.pp.rl.ac.uk running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file HoughFilter_timing_summary_routed.rpt -rpx HoughFilter_timing_summary_routed.rpx
| Design       : HoughFilter
| Device       : 7k480t-ffg901
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.136        0.000                      0                57062        0.030        0.000                      0                57062        1.315        0.000                       0                 27816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.083}        4.167           239.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.136        0.000                      0                57062        0.030        0.000                      0                57062        1.315        0.000                       0                 27816  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/stub_reg[layerId][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.223ns (6.347%)  route 3.291ns (93.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.917     5.503    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.223     5.726 r  stub_reg[layerId][1]/Q
                         net (fo=17, routed)          3.291     9.017    columns[2].Column/inputStub[layerId][1]
    SLICE_X97Y90         FDRE                                         r  columns[2].Column/stub_reg[layerId][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.440     8.972    columns[2].Column/clk
    SLICE_X97Y90         FDRE                                         r  columns[2].Column/stub_reg[layerId][1]/C
                         clock pessimism              0.238     9.210    
                         clock uncertainty           -0.035     9.175    
    SLICE_X97Y90         FDRE (Setup_fdre_C_D)       -0.022     9.153    columns[2].Column/stub_reg[layerId][1]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[1].Column/stub_reg[layerId][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.223ns (6.779%)  route 3.067ns (93.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 8.796 - 4.167 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.917     5.503    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.223     5.726 r  stub_reg[layerId][1]/Q
                         net (fo=17, routed)          3.067     8.793    columns[1].Column/inputStub[layerId][1]
    SLICE_X75Y103        FDRE                                         r  columns[1].Column/stub_reg[layerId][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.264     8.796    columns[1].Column/clk
    SLICE_X75Y103        FDRE                                         r  columns[1].Column/stub_reg[layerId][1]/C
                         clock pessimism              0.236     9.032    
                         clock uncertainty           -0.035     8.997    
    SLICE_X75Y103        FDRE (Setup_fdre_C_D)       -0.031     8.966    columns[1].Column/stub_reg[layerId][1]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 stub_reg[r][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/stub_reg[r][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.259ns (7.543%)  route 3.175ns (92.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.919     5.505    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  stub_reg[r][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259     5.764 r  stub_reg[r][0]/Q
                         net (fo=17, routed)          3.175     8.939    columns[2].Column/inputStub[r][0]
    SLICE_X99Y90         FDRE                                         r  columns[2].Column/stub_reg[r][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.440     8.972    columns[2].Column/clk
    SLICE_X99Y90         FDRE                                         r  columns[2].Column/stub_reg[r][0]/C
                         clock pessimism              0.238     9.210    
                         clock uncertainty           -0.035     9.175    
    SLICE_X99Y90         FDRE (Setup_fdre_C_D)       -0.022     9.153    columns[2].Column/stub_reg[r][0]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 stub_reg[r][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/stub_reg[r][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.259ns (7.650%)  route 3.126ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.919     5.505    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  stub_reg[r][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259     5.764 r  stub_reg[r][2]/Q
                         net (fo=17, routed)          3.126     8.890    columns[2].Column/inputStub[r][2]
    SLICE_X96Y90         FDRE                                         r  columns[2].Column/stub_reg[r][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.440     8.972    columns[2].Column/clk
    SLICE_X96Y90         FDRE                                         r  columns[2].Column/stub_reg[r][2]/C
                         clock pessimism              0.238     9.210    
                         clock uncertainty           -0.035     9.175    
    SLICE_X96Y90         FDRE (Setup_fdre_C_D)       -0.022     9.153    columns[2].Column/stub_reg[r][2]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 stub_reg[r][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/stub_reg[r][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.259ns (7.704%)  route 3.103ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.972 - 4.167 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.916     5.502    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  stub_reg[r][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     5.761 r  stub_reg[r][3]/Q
                         net (fo=17, routed)          3.103     8.864    columns[2].Column/inputStub[r][3]
    SLICE_X96Y90         FDRE                                         r  columns[2].Column/stub_reg[r][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.440     8.972    columns[2].Column/clk
    SLICE_X96Y90         FDRE                                         r  columns[2].Column/stub_reg[r][3]/C
                         clock pessimism              0.238     9.210    
                         clock uncertainty           -0.035     9.175    
    SLICE_X96Y90         FDRE (Setup_fdre_C_D)       -0.031     9.144    columns[2].Column/stub_reg[r][3]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 stub_reg[r][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[10].Column/stub_reg[r][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.259ns (7.713%)  route 3.099ns (92.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 8.961 - 4.167 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.916     5.502    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  stub_reg[r][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     5.761 r  stub_reg[r][3]/Q
                         net (fo=17, routed)          3.099     8.860    columns[10].Column/inputStub[r][3]
    SLICE_X87Y94         FDRE                                         r  columns[10].Column/stub_reg[r][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.429     8.961    columns[10].Column/clk
    SLICE_X87Y94         FDRE                                         r  columns[10].Column/stub_reg[r][3]/C
                         clock pessimism              0.238     9.199    
                         clock uncertainty           -0.035     9.164    
    SLICE_X87Y94         FDRE (Setup_fdre_C_D)       -0.019     9.145    columns[10].Column/stub_reg[r][3]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 stub_reg[r][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[1].Column/stub_reg[r][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.259ns (8.079%)  route 2.947ns (91.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 8.796 - 4.167 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.916     5.502    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  stub_reg[r][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     5.761 r  stub_reg[r][3]/Q
                         net (fo=17, routed)          2.947     8.708    columns[1].Column/inputStub[r][3]
    SLICE_X70Y102        FDRE                                         r  columns[1].Column/stub_reg[r][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.264     8.796    columns[1].Column/clk
    SLICE_X70Y102        FDRE                                         r  columns[1].Column/stub_reg[r][3]/C
                         clock pessimism              0.236     9.032    
                         clock uncertainty           -0.035     8.997    
    SLICE_X70Y102        FDRE (Setup_fdre_C_D)        0.000     8.997    columns[1].Column/stub_reg[r][3]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 stub_reg[r][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[1].Column/stub_reg[r][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.259ns (8.124%)  route 2.929ns (91.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 8.796 - 4.167 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.919     5.505    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  stub_reg[r][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259     5.764 r  stub_reg[r][2]/Q
                         net (fo=17, routed)          2.929     8.693    columns[1].Column/inputStub[r][2]
    SLICE_X70Y102        FDRE                                         r  columns[1].Column/stub_reg[r][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.264     8.796    columns[1].Column/clk
    SLICE_X70Y102        FDRE                                         r  columns[1].Column/stub_reg[r][2]/C
                         clock pessimism              0.236     9.032    
                         clock uncertainty           -0.035     8.997    
    SLICE_X70Y102        FDRE (Setup_fdre_C_D)       -0.010     8.987    columns[1].Column/stub_reg[r][2]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 stub_reg[r][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/stub_reg[r][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.259ns (7.737%)  route 3.088ns (92.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.973 - 4.167 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.917     5.503    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  stub_reg[r][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.259     5.762 r  stub_reg[r][5]/Q
                         net (fo=17, routed)          3.088     8.850    columns[2].Column/inputStub[r][5]
    SLICE_X96Y92         FDRE                                         r  columns[2].Column/stub_reg[r][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.441     8.973    columns[2].Column/clk
    SLICE_X96Y92         FDRE                                         r  columns[2].Column/stub_reg[r][5]/C
                         clock pessimism              0.238     9.211    
                         clock uncertainty           -0.035     9.176    
    SLICE_X96Y92         FDRE (Setup_fdre_C_D)       -0.031     9.145    columns[2].Column/stub_reg[r][5]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 stub_reg[layerId][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[10].Column/stub_reg[layerId][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk rise@4.167ns - clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.223ns (6.678%)  route 3.116ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 8.963 - 4.167 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.917     5.503    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  stub_reg[layerId][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.223     5.726 r  stub_reg[layerId][1]/Q
                         net (fo=17, routed)          3.116     8.842    columns[10].Column/inputStub[layerId][1]
    SLICE_X85Y93         FDRE                                         r  columns[10].Column/stub_reg[layerId][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.167     4.167 r  
    AH16                                              0.000     4.167 r  clk (IN)
                         net (fo=0)                   0.000     4.167    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.870 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     7.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.532 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       1.431     8.963    columns[10].Column/clk
    SLICE_X85Y93         FDRE                                         r  columns[10].Column/stub_reg[layerId][1]/C
                         clock pessimism              0.238     9.201    
                         clock uncertainty           -0.035     9.166    
    SLICE_X85Y93         FDRE (Setup_fdre_C_D)       -0.008     9.158    columns[10].Column/stub_reg[layerId][1]
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 columns[2].Column/rows[14].Cell/reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/rows[14].Cell/outputRegister_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.955%)  route 0.118ns (54.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.668     2.130    columns[2].Column/rows[14].Cell/clk
    SLICE_X127Y99        FDRE                                         r  columns[2].Column/rows[14].Cell/reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y99        FDRE (Prop_fdre_C_Q)         0.100     2.230 r  columns[2].Column/rows[14].Cell/reg_reg[9]/Q
                         net (fo=2, routed)           0.118     2.347    columns[2].Column/rows[14].Cell/reg[9]
    SLICE_X127Y100       FDRE                                         r  columns[2].Column/rows[14].Cell/outputRegister_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.837     2.624    columns[2].Column/rows[14].Cell/clk
    SLICE_X127Y100       FDRE                                         r  columns[2].Column/rows[14].Cell/outputRegister_reg[9]/C
                         clock pessimism             -0.353     2.271    
    SLICE_X127Y100       FDRE (Hold_fdre_C_D)         0.047     2.318    columns[2].Column/rows[14].Cell/outputRegister_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 columns[5].Column/stub_reg[r][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[5].Column/StubBuffer_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.055%)  route 0.108ns (51.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.682     2.144    columns[5].Column/clk
    SLICE_X61Y57         FDRE                                         r  columns[5].Column/stub_reg[r][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.100     2.244 r  columns[5].Column/stub_reg[r][0]/Q
                         net (fo=2, routed)           0.108     2.352    columns[5].Column/StubBuffer_reg_0_31_0_5/DIB0
    SLICE_X62Y57         RAMD32                                       r  columns[5].Column/StubBuffer_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.922     2.709    columns[5].Column/StubBuffer_reg_0_31_0_5/WCLK
    SLICE_X62Y57         RAMD32                                       r  columns[5].Column/StubBuffer_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.533     2.176    
    SLICE_X62Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.308    columns[5].Column/StubBuffer_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 columns[2].Column/rows[7].Cell/reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[2].Column/rows[7].Cell/outputRegister_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.084%)  route 0.118ns (49.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.664     2.126    columns[2].Column/rows[7].Cell/clk
    SLICE_X114Y99        FDRE                                         r  columns[2].Column/rows[7].Cell/reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y99        FDRE (Prop_fdre_C_Q)         0.118     2.244 r  columns[2].Column/rows[7].Cell/reg_reg[29]/Q
                         net (fo=2, routed)           0.118     2.361    columns[2].Column/rows[7].Cell/reg[29]
    SLICE_X115Y100       FDRE                                         r  columns[2].Column/rows[7].Cell/outputRegister_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.833     2.620    columns[2].Column/rows[7].Cell/clk
    SLICE_X115Y100       FDRE                                         r  columns[2].Column/rows[7].Cell/outputRegister_reg[29]/C
                         clock pessimism             -0.353     2.267    
    SLICE_X115Y100       FDRE (Hold_fdre_C_D)         0.047     2.314    columns[2].Column/rows[7].Cell/outputRegister_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 columns[4].Column/stub_reg[r][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[4].Column/StubBuffer_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.423%)  route 0.111ns (52.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.729     2.191    columns[4].Column/clk
    SLICE_X53Y28         FDRE                                         r  columns[4].Column/stub_reg[r][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.100     2.291 r  columns[4].Column/stub_reg[r][2]/Q
                         net (fo=2, routed)           0.111     2.402    columns[4].Column/StubBuffer_reg_0_31_0_5/DIC0
    SLICE_X50Y27         RAMD32                                       r  columns[4].Column/StubBuffer_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.989     2.776    columns[4].Column/StubBuffer_reg_0_31_0_5/WCLK
    SLICE_X50Y27         RAMD32                                       r  columns[4].Column/StubBuffer_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.553     2.223    
    SLICE_X50Y27         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.352    columns[4].Column/StubBuffer_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 columns[13].Column/stub_reg[phi][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[13].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.677     2.139    columns[13].Column/clk
    SLICE_X23Y103        FDRE                                         r  columns[13].Column/stub_reg[phi][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDRE (Prop_fdre_C_Q)         0.091     2.230 r  columns[13].Column/stub_reg[phi][9]/Q
                         net (fo=1, routed)           0.053     2.283    columns[13].Column/StubBuffer_reg_0_31_18_23/DIB1
    SLICE_X22Y103        RAMD32                                       r  columns[13].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.900     2.687    columns[13].Column/StubBuffer_reg_0_31_18_23/WCLK
    SLICE_X22Y103        RAMD32                                       r  columns[13].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.537     2.150    
    SLICE_X22Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.229    columns[13].Column/StubBuffer_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 columns[9].Column/stub_reg[phi][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[9].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.631     2.093    columns[9].Column/clk
    SLICE_X59Y103        FDRE                                         r  columns[9].Column/stub_reg[phi][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.091     2.184 r  columns[9].Column/stub_reg[phi][9]/Q
                         net (fo=1, routed)           0.053     2.237    columns[9].Column/StubBuffer_reg_0_31_18_23/DIB1
    SLICE_X58Y103        RAMD32                                       r  columns[9].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.853     2.640    columns[9].Column/StubBuffer_reg_0_31_18_23/WCLK
    SLICE_X58Y103        RAMD32                                       r  columns[9].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.536     2.104    
    SLICE_X58Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.183    columns[9].Column/StubBuffer_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 columns[14].Column/stub_reg[phi][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[14].Column/StubBuffer_reg_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.682     2.144    columns[14].Column/clk
    SLICE_X43Y81         FDRE                                         r  columns[14].Column/stub_reg[phi][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.091     2.235 r  columns[14].Column/stub_reg[phi][3]/Q
                         net (fo=1, routed)           0.053     2.288    columns[14].Column/StubBuffer_reg_0_31_12_17/DIB1
    SLICE_X42Y81         RAMD32                                       r  columns[14].Column/StubBuffer_reg_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.923     2.710    columns[14].Column/StubBuffer_reg_0_31_12_17/WCLK
    SLICE_X42Y81         RAMD32                                       r  columns[14].Column/StubBuffer_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.555     2.155    
    SLICE_X42Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.234    columns[14].Column/StubBuffer_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 columns[1].Column/stub_reg[phi][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[1].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.597     2.059    columns[1].Column/clk
    SLICE_X73Y104        FDRE                                         r  columns[1].Column/stub_reg[phi][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y104        FDRE (Prop_fdre_C_Q)         0.091     2.150 r  columns[1].Column/stub_reg[phi][9]/Q
                         net (fo=1, routed)           0.053     2.203    columns[1].Column/StubBuffer_reg_0_31_18_23/DIB1
    SLICE_X72Y104        RAMD32                                       r  columns[1].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.819     2.606    columns[1].Column/StubBuffer_reg_0_31_18_23/WCLK
    SLICE_X72Y104        RAMD32                                       r  columns[1].Column/StubBuffer_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.536     2.070    
    SLICE_X72Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.149    columns[1].Column/StubBuffer_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 columns[14].Column/stub_reg[phi][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[14].Column/StubBuffer_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.684     2.146    columns[14].Column/clk
    SLICE_X41Y82         FDRE                                         r  columns[14].Column/stub_reg[phi][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.100     2.246 r  columns[14].Column/stub_reg[phi][10]/Q
                         net (fo=1, routed)           0.096     2.342    columns[14].Column/StubBuffer_reg_0_31_18_23/DIC0
    SLICE_X40Y82         RAMD32                                       r  columns[14].Column/StubBuffer_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.924     2.711    columns[14].Column/StubBuffer_reg_0_31_18_23/WCLK
    SLICE_X40Y82         RAMD32                                       r  columns[14].Column/StubBuffer_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.554     2.157    
    SLICE_X40Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.286    columns[14].Column/StubBuffer_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 columns[7].Column/stub_reg[r][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            columns[7].Column/StubBuffer_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.819%)  route 0.105ns (51.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.688     2.150    columns[7].Column/clk
    SLICE_X73Y25         FDRE                                         r  columns[7].Column/stub_reg[r][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y25         FDRE (Prop_fdre_C_Q)         0.100     2.250 r  columns[7].Column/stub_reg[r][1]/Q
                         net (fo=2, routed)           0.105     2.355    columns[7].Column/StubBuffer_reg_0_31_0_5/DIB1
    SLICE_X70Y25         RAMD32                                       r  columns[7].Column/StubBuffer_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=27815, routed)       0.947     2.734    columns[7].Column/StubBuffer_reg_0_31_0_5/WCLK
    SLICE_X70Y25         RAMD32                                       r  columns[7].Column/StubBuffer_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.553     2.181    
    SLICE_X70Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.296    columns[7].Column/StubBuffer_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         4.167       2.758      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X98Y62   columns[0].Column/A[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X98Y62   columns[0].Column/A[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X94Y62   columns[0].Column/A[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X94Y62   columns[0].Column/A[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X94Y62   columns[0].Column/A[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X54Y101  columns[9].Column/dspAddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X48Y63   columns[8].Column/dspAddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X60Y104  columns[9].Column/dsp_cmin_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.167       3.417      SLICE_X59Y106  columns[9].Column/dsp_cmin_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y63   columns[8].Column/StubBuffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y63   columns[8].Column/StubBuffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y63   columns[8].Column/StubBuffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y63   columns[8].Column/StubBuffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y63   columns[8].Column/StubBuffer_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y63   columns[8].Column/StubBuffer_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X72Y25   columns[7].Column/StubBufferForCells_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X72Y25   columns[7].Column/StubBufferForCells_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X72Y25   columns[7].Column/StubBufferForCells_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X72Y25   columns[7].Column/StubBufferForCells_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         2.083       1.315      SLICE_X2Y31    stubBuffer_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y62   columns[8].Column/StubBufferForCells_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.083       1.315      SLICE_X46Y62   columns[8].Column/StubBufferForCells_reg_0_31_0_5/RAMA_D1/CLK



