<?xml version="1.0" encoding="UTF-8"?>
<project name="pass.hw.xilinx_u50_gen3x16_xdma_201920_3">
  <platform vendor="xilinx" boardid="u50" name="gen3x16_xdma" featureRomTime="0">
    <version major="201920" minor="3"/>
    <description/>
    <board name="xilinx.com:au50:1.0" vendor="xilinx.com" fpga="xcu50-fsvh2104-2-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="hbm" size="8GB"/>
      </memories>
      <images>
        <image name="au50_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplusHBM:xcu50:fsvh2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="pass" language="c" vlnv="xilinx.com:hls:pass:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="pass">
            <module name="pass_dataflow" instName="grp_pass_dataflow_fu_88" type="DataflowHS">
              <rtlPort name="m_axi_p0_AWVALID" object="p0" protocol="m_axi"/>
              <rtlPort name="input_r" object="input_r" protocol="ap_none"/>
              <rtlPort name="m_axi_p1_AWVALID" object="p1" protocol="m_axi"/>
              <rtlPort name="output_r" object="output_r" protocol="ap_none"/>
              <rtlPort name="numInputs" object="numInputs" protocol="ap_none"/>
              <rtlPort name="processDelay" object="processDelay" protocol="ap_none"/>
              <module name="read_r" instName="read_U0" type="DataflowHS">
                <rtlPort name="m_axi_p0_AWVALID" object="p0" protocol="m_axi"/>
                <rtlPort name="input_r" object="input_r" protocol="ap_none"/>
                <rtlPort name="numInputs" object="numInputs" protocol="ap_none"/>
                <module name="read_Pipeline_VITIS_LOOP_13_1" instName="grp_read_Pipeline_VITIS_LOOP_13_1_fu_82" type="NonDataflowHS">
                  <rtlPort name="m_axi_p0_AWVALID" object="p0" protocol="m_axi"/>
                  <rtlPort name="sext_ln13" object="sext_ln13" protocol="ap_none"/>
                  <rtlPort name="numInputs" object="numInputs" protocol="ap_none"/>
                </module>
              </module>
              <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                <rtlPort name="output_r" object="output_r" protocol="ap_none"/>
                <rtlPort name="processDelay" object="processDelay" protocol="ap_none"/>
              </module>
              <module name="exec" instName="exec_U0" type="DataflowHS">
                <module name="exec_Pipeline_VITIS_LOOP_23_1" instName="grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60" type="NonDataflowHS">
                  <rtlPort name="numInputs_load" object="numInputs_load" protocol="ap_none"/>
                  <rtlPort name="zext_ln25" object="zext_ln25" protocol="ap_none"/>
                  <rtlPort name="cmp29" object="cmp29" protocol="ap_none"/>
                </module>
              </module>
              <module name="write_r" instName="write_U0" type="DataflowHS">
                <rtlPort name="m_axi_p1_AWVALID" object="p1" protocol="m_axi"/>
                <module name="write_Pipeline_VITIS_LOOP_35_1" instName="grp_write_Pipeline_VITIS_LOOP_35_1_fu_73" type="NonDataflowHS">
                  <rtlPort name="m_axi_p1_AWVALID" object="p1" protocol="m_axi"/>
                  <rtlPort name="sext_ln35" object="sext_ln35" protocol="ap_none"/>
                  <rtlPort name="numInputs_load" object="numInputs_load" protocol="ap_none"/>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_P0" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_P1" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x38" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input_r" addressQualifier="1" id="0" port="M_AXI_P0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_r" addressQualifier="1" id="1" port="M_AXI_P1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="numInputs" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="processDelay" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="pass_1"/>
          <FIFOInformation>
            <FIFOInst>
              <Name>inStream_U</Name>
              <ParentInst>grp_pass_dataflow_fu_88</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>outStream_U</Name>
              <ParentInst>grp_pass_dataflow_fu_88</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
      </core>
    </device>
  </platform>
</project>
