INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/imports/L0/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'knn'
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Vivado/test_iris/test_iris.srcs/sources_1/new/knn.vhd:92]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.srcs/sim_1/new/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
