==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@W [HLS-40] Cannot find library '/opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/Defense-grade Kintex UltraScale FPGAs/Defense-grade Kintex UltraScale FPGAs.lib'.
@W [HLS-40] Cannot find library 'xilinx/Defense-grade Kintex UltraScale FPGAs/Defense-grade Kintex UltraScale FPGAs'.
@I [HLS-10] Setting target device to 'xqku115-rlf1924-2-i'
@W [HLS-40] Skipped source file 'time_benchmark.sh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'run-all.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'polybench.spec'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Analyzing design file '../../utilities/polybench.c' ... 
@W [HLS-40] Skipped source file 'polybench.R'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'papi_counters.list'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'makefile-gen.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'header-gen.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Analyzing design file 'floyd-warshall.c' ... 
@W [HLS-40] Skipped source file 'create_cpped_version.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'clean.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 329.336 ; gain = 12.586 ; free physical = 1727 ; free virtual = 11592
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 329.336 ; gain = 12.586 ; free physical = 1728 ; free virtual = 11593
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 329.336 ; gain = 12.586 ; free physical = 1727 ; free virtual = 11593
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 329.336 ; gain = 12.586 ; free physical = 1727 ; free virtual = 11593
@I [XFORM-501] Unrolling loop 'kernel_floyd_warshall_label2' (floyd-warshall.c:73) in function 'kernel_floyd_warshall' completely.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 457.332 ; gain = 140.582 ; free physical = 1701 ; free virtual = 11567
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 457.332 ; gain = 140.582 ; free physical = 1702 ; free virtual = 11568
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'kernel_floyd_warshall' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'kernel_floyd_warshall' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 10.89 seconds; current allocated memory: 71.385 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.79 seconds; current allocated memory: 74.099 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'kernel_floyd_warshall' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'kernel_floyd_warshall/path' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'kernel_floyd_warshall' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'kernel_floyd_warshall'.
@I [HLS-111]  Elapsed time: 1.09 seconds; current allocated memory: 79.606 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 463.785 ; gain = 147.035 ; free physical = 1659 ; free virtual = 11546
@I [SYSC-301] Generating SystemC RTL for kernel_floyd_warshall.
@I [VHDL-304] Generating VHDL RTL for kernel_floyd_warshall.
@I [VLOG-307] Generating Verilog RTL for kernel_floyd_warshall.
@I [HLS-112] Total elapsed time: 16.28 seconds; peak allocated memory: 79.606 MB.
