(assume nst116.0 (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)))
(assume nst116.1 (not (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))))))
(assume t115 (or (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))) (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)))
(step t115' (cl (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))) (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) :rule or :premises (t115))
(step st116 (cl (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))))) :rule reordering :premises (t115'))
(step t.end (cl) :rule resolution :premises (nst116.0 nst116.1 st116))
