Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Dec  5 02:26:23 2018
| Host         : ame running 64-bit elementary OS 0.4.1 Loki
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------+------------------+------------------+----------------+
|    Clock Signal   |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------------+------------------+------------------+----------------+
|  debounce1/out[0] |                           | debounce2/E[0]   |                1 |              2 |
|  debounce2/E[0]   |                           |                  |                3 |             16 |
|  clk_IBUF_BUFG    |                           |                  |                5 |             20 |
|  clk_IBUF_BUFG    | debounce2/k[0]_i_2__0_n_0 | debounce2/k0     |                6 |             42 |
|  clk_IBUF_BUFG    | debounce1/sel             | debounce1/k0     |                6 |             42 |
+-------------------+---------------------------+------------------+------------------+----------------+


