// Seed: 102743278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout tri id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1 != 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output reg id_7;
  inout wire _id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_2;
  always_latch id_7 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  wire id_8;
  wire [id_6 : -1  *  1] id_9;
endmodule
