
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__res_generic_po and Circuit 2 cell sky130_fd_pr__res_generic_po are black boxes.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_generic_po    |Circuit 2: sky130_fd_pr__res_generic_po    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_generic_po and sky130_fd_pr__res_generic_po are equivalent.

Circuit 1 cell sky130_fd_pr__special_nfet_01v8 and Circuit 2 cell sky130_fd_pr__special_nfet_01v8 are black boxes.

Subcircuit pins:
Circuit 1: sky130_fd_pr__special_nfet_01v8 |Circuit 2: sky130_fd_pr__special_nfet_01v8 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__special_nfet_01v8 and sky130_fd_pr__special_nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: NE_sky130_fd_sc_hd__decap_3     |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NE_sky130_fd_sc_hd__decap_3     |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes NE_sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Cell NE_sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell NE_sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Subcircuit summary:
Circuit 1: NE_sky130_fd_sc_hd__conb_1      |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_generic_po (2)           |sky130_fd_pr__res_generic_po (2)           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NE_sky130_fd_sc_hd__conb_1      |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
LO                                         |LO                                         
HI                                         |HI                                         
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes NE_sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2b_1       |Circuit 2: sky130_fd_sc_hd__nand2b_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2b_1       |Circuit 2: sky130_fd_sc_hd__nand2b_1       
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A_N                                        |A_N                                        
VGND                                       |VGND                                       
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2b_1 and sky130_fd_sc_hd__nand2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_1        |Circuit 2: sky130_fd_sc_hd__dfrtp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (10)               |sky130_fd_pr__nfet_01v8 (10)               
sky130_fd_pr__special_nfet_01v8 (4)        |sky130_fd_pr__special_nfet_01v8 (4)        
sky130_fd_pr__pfet_01v8_hvt (14)           |sky130_fd_pr__pfet_01v8_hvt (14)           
Number of devices: 28                      |Number of devices: 28                      
Number of nets: 21                         |Number of nets: 21                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_1        |Circuit 2: sky130_fd_sc_hd__dfrtp_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
RESET_B                                    |RESET_B                                    
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
D                                          |D                                          
Q                                          |Q                                          
CLK                                        |CLK                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_1 and sky130_fd_sc_hd__dfrtp_1 are equivalent.

Class sky130_fd_sc_hd__dfbbn_2 (0):  Merged 4 parallel devices.
Class sky130_fd_sc_hd__dfbbn_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfbbn_2        |Circuit 2: sky130_fd_sc_hd__dfbbn_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (18->16)           |sky130_fd_pr__nfet_01v8 (18->16)           
sky130_fd_pr__pfet_01v8_hvt (22->20)       |sky130_fd_pr__pfet_01v8_hvt (22->20)       
sky130_fd_pr__special_nfet_01v8 (4)        |sky130_fd_pr__special_nfet_01v8 (4)        
Number of devices: 40                      |Number of devices: 40                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfbbn_2        |Circuit 2: sky130_fd_sc_hd__dfbbn_2        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
RESET_B                                    |RESET_B                                    
Q_N                                        |Q_N                                        
Q                                          |Q                                          
D                                          |D                                          
CLK_N                                      |CLK_N                                      
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VGND                                       |VGND                                       
SET_B                                      |SET_B                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfbbn_2 and sky130_fd_sc_hd__dfbbn_2 are equivalent.

Class sky130_fd_sc_hd__buf_12 (0):  Merged 28 parallel devices.
Class sky130_fd_sc_hd__buf_12 (1):  Merged 28 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_12         |Circuit 2: sky130_fd_sc_hd__buf_12         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (16->2)            |sky130_fd_pr__nfet_01v8 (16->2)            
sky130_fd_pr__pfet_01v8_hvt (16->2)        |sky130_fd_pr__pfet_01v8_hvt (16->2)        
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_12         |Circuit 2: sky130_fd_sc_hd__buf_12         
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_12 and sky130_fd_sc_hd__buf_12 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlygate4sd3_1 and sky130_fd_sc_hd__dlygate4sd3_1 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Class sky130_fd_sc_hd__clkbuf_8 (0):  Merged 16 parallel devices.
Class sky130_fd_sc_hd__clkbuf_8 (1):  Merged 16 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_8       |Circuit 2: sky130_fd_sc_hd__clkbuf_8       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (10->2)        |sky130_fd_pr__pfet_01v8_hvt (10->2)        
sky130_fd_pr__nfet_01v8 (10->2)            |sky130_fd_pr__nfet_01v8 (10->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_8       |Circuit 2: sky130_fd_sc_hd__clkbuf_8       
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_8 and sky130_fd_sc_hd__clkbuf_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_2 and sky130_fd_sc_hd__clkbuf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
X                                          |X                                          
B                                          |B                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent.

Class sky130_fd_sc_hd__buf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
A                                          |A                                          
B                                          |B                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_1 and sky130_fd_sc_hd__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A0                                         |A0                                         
A1                                         |A1                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
S                                          |S                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
A                                          |A                                          
VNB                                        |VNB                                        
X                                          |X                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_generic_po (2)           |sky130_fd_pr__res_generic_po (2)           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
LO                                         |LO                                         
HI                                         |HI                                         
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Class gpio_logic_high (0):  Merged 4 parallel devices.
Class gpio_logic_high (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: gpio_logic_high                 |Circuit 2: gpio_logic_high                 
-------------------------------------------|-------------------------------------------
NE_sky130_fd_sc_hd__decap_3 (5->1)         |sky130_fd_sc_hd__decap_3 (5->1)            
NE_sky130_fd_sc_hd__conb_1 (1)             |sky130_fd_sc_hd__conb_1 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: gpio_logic_high                 |Circuit 2: gpio_logic_high                 

---------------------------------------------------------------------------------------
Net: gpio_logic_high_1/LO                  |Net: _noconnect_1_                         
  NE_sky130_fd_sc_hd__conb_1/LO = 1        |  sky130_fd_sc_hd__conb_1/LO = 1           
                                           |                                           
Net: gpio_logic1                           |Net: gpio_logic1                           
  NE_sky130_fd_sc_hd__conb_1/HI = 1        |  sky130_fd_sc_hd__conb_1/HI = 1           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vccd1                                 |Net: vccd1                                 
  NE_sky130_fd_sc_hd__decap_3/VPWR = 1     |  sky130_fd_sc_hd__decap_3/VPWR = 1        
  NE_sky130_fd_sc_hd__decap_3/VPB = 1      |  sky130_fd_sc_hd__decap_3/VPB = 1         
  NE_sky130_fd_sc_hd__conb_1/VPWR = 1      |  sky130_fd_sc_hd__conb_1/VPB = 1          
  NE_sky130_fd_sc_hd__conb_1/VPB = 1       |  sky130_fd_sc_hd__conb_1/VPWR = 1         
                                           |                                           
Net: vssd1                                 |Net: vssd1                                 
  NE_sky130_fd_sc_hd__decap_3/VGND = 1     |  sky130_fd_sc_hd__decap_3/VGND = 1        
  NE_sky130_fd_sc_hd__decap_3/VNB = 1      |  sky130_fd_sc_hd__decap_3/VNB = 1         
  NE_sky130_fd_sc_hd__conb_1/VGND = 1      |  sky130_fd_sc_hd__conb_1/VNB = 1          
  NE_sky130_fd_sc_hd__conb_1/VNB = 1       |  sky130_fd_sc_hd__conb_1/VGND = 1         
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: gpio_logic_high                 |Circuit 2: gpio_logic_high                 

---------------------------------------------------------------------------------------
Instance: NE_sky130_fd_sc_hd__conb_1:gpio_ |Instance: gpio_logic_high_1                
  VGND = 4                                 |  VGND = 4                                 
  VPWR = 4                                 |  VPWR = 4                                 
  VPB = 4                                  |  VPB = 4                                  
  VNB = 4                                  |  VNB = 4                                  
  LO = 1                                   |  LO = 1                                   
  HI = 1                                   |  HI = 1                                   
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits gpio_logic_high gpio_logic_high

Cell gpio_control_block (0) disconnected node: gpio_defaults[14]
Cell gpio_control_block (0) disconnected node: gpio_defaults[1]
Cell gpio_control_block (1) disconnected node: gpio_defaults[14]
Cell gpio_control_block (1) disconnected node: gpio_defaults[1]
Flattening instances of sky130_fd_sc_hd__conb_1 in cell gpio_control_block (0) makes a better match
Flattening instances of sky130_fd_sc_hd__conb_1 in cell gpio_control_block (1) makes a better match
Flattening instances of NE_sky130_fd_sc_hd__decap_3 in cell gpio_control_block (0) makes a better match
Flattening instances of NE_sky130_fd_sc_hd__conb_1 in cell gpio_control_block (0) makes a better match
Flattening instances of sky130_fd_sc_hd__decap_3 in cell gpio_control_block (0) makes a better match
Flattening instances of sky130_fd_sc_hd__decap_3 in cell gpio_control_block (1) makes a better match
Making another compare attempt.

Cell gpio_control_block (0) disconnected node: gpio_defaults[14]
Cell gpio_control_block (0) disconnected node: gpio_defaults[1]
Cell gpio_control_block (1) disconnected node: gpio_defaults[14]
Cell gpio_control_block (1) disconnected node: gpio_defaults[1]
Class gpio_control_block (0):  Merged 324 parallel devices.
Class gpio_control_block (1):  Merged 324 parallel devices.
Cell gpio_control_block (0) disconnected node: gpio_defaults[14]
Cell gpio_control_block (0) disconnected node: gpio_defaults[1]
Cell gpio_control_block (1) disconnected node: gpio_defaults[14]
Cell gpio_control_block (1) disconnected node: gpio_defaults[1]
Subcircuit summary:
Circuit 1: gpio_control_block              |Circuit 2: gpio_control_block              
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (164->2)       |sky130_fd_pr__pfet_01v8_hvt (164->2)       
sky130_fd_pr__nfet_01v8 (164->2)           |sky130_fd_pr__nfet_01v8 (164->2)           
sky130_fd_sc_hd__nand2b_1 (14)             |sky130_fd_sc_hd__nand2b_1 (14)             
sky130_fd_sc_hd__dfrtp_1 (17)              |sky130_fd_sc_hd__dfrtp_1 (17)              
sky130_fd_sc_hd__dfbbn_2 (14)              |sky130_fd_sc_hd__dfbbn_2 (14)              
sky130_fd_sc_hd__buf_12 (18)               |sky130_fd_sc_hd__buf_12 (18)               
sky130_fd_sc_hd__dlygate4sd3_1 (28)        |sky130_fd_sc_hd__dlygate4sd3_1 (28)        
sky130_fd_sc_hd__inv_2 (15)                |sky130_fd_sc_hd__inv_2 (15)                
sky130_fd_sc_hd__clkbuf_8 (3)              |sky130_fd_sc_hd__clkbuf_8 (3)              
sky130_fd_sc_hd__buf_1 (9)                 |sky130_fd_sc_hd__buf_1 (9)                 
sky130_fd_sc_hd__clkbuf_2 (2)              |sky130_fd_sc_hd__clkbuf_2 (2)              
sky130_fd_sc_hd__or2_1 (14)                |sky130_fd_sc_hd__or2_1 (14)                
sky130_fd_sc_hd__buf_2 (2)                 |sky130_fd_sc_hd__buf_2 (2)                 
sky130_fd_sc_hd__and2_1 (2)                |sky130_fd_sc_hd__and2_1 (2)                
sky130_fd_sc_hd__mux2_1 (2)                |sky130_fd_sc_hd__mux2_1 (2)                
sky130_fd_sc_hd__clkbuf_1 (13)             |sky130_fd_sc_hd__clkbuf_1 (13)             
sky130_fd_pr__res_generic_po (4)           |sky130_fd_pr__res_generic_po (4)           
Number of devices: 161                     |Number of devices: 161                     
Number of nets: 198                        |Number of nets: 198                        
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gpio_control_block              |Circuit 2: gpio_control_block              
-------------------------------------------|-------------------------------------------
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
serial_load                                |serial_load                                
serial_load_out                            |serial_load_out                            
resetn_out                                 |resetn_out                                 
serial_clock_out                           |serial_clock_out                           
gpio_defaults[13]                          |gpio_defaults[13]                          
gpio_defaults[15]                          |gpio_defaults[15]                          
pad_gpio_in                                |pad_gpio_in                                
serial_data_in                             |serial_data_in                             
mgmt_gpio_oeb                              |mgmt_gpio_oeb                              
mgmt_gpio_out                              |mgmt_gpio_out                              
user_gpio_oeb                              |user_gpio_oeb                              
user_gpio_out                              |user_gpio_out                              
pad_gpio_hys_trim                          |pad_gpio_hys_trim                          
user_gpio_in                               |user_gpio_in                               
serial_data_out                            |serial_data_out                            
pad_gpio_slew_ctl[0]                       |pad_gpio_slew_ctl[0]                       
mgmt_gpio_in                               |mgmt_gpio_in                               
pad_gpio_out                               |pad_gpio_out                               
pad_gpio_outenb                            |pad_gpio_outenb                            
pad_gpio_ana_en                            |pad_gpio_ana_en                            
pad_gpio_ana_pol                           |pad_gpio_ana_pol                           
pad_gpio_ana_sel                           |pad_gpio_ana_sel                           
pad_gpio_holdover                          |pad_gpio_holdover                          
pad_gpio_ib_mode_sel                       |pad_gpio_ib_mode_sel                       
pad_gpio_inenb                             |pad_gpio_inenb                             
pad_gpio_dm[2]                             |pad_gpio_dm[2]                             
pad_gpio_vtrip_sel                         |pad_gpio_vtrip_sel                         
pad_gpio_dm[1]                             |pad_gpio_dm[1]                             
pad_gpio_dm[0]                             |pad_gpio_dm[0]                             
pad_gpio_slow_sel                          |pad_gpio_slow_sel                          
pad_gpio_slew_ctl[1]                       |pad_gpio_slew_ctl[1]                       
gpio_defaults[3]                           |gpio_defaults[3]                           
gpio_defaults[2]                           |gpio_defaults[2]                           
gpio_defaults[4]                           |gpio_defaults[4]                           
gpio_defaults[12]                          |gpio_defaults[12]                          
gpio_defaults[9]                           |gpio_defaults[9]                           
gpio_defaults[6]                           |gpio_defaults[6]                           
gpio_defaults[0]                           |gpio_defaults[0]                           
gpio_defaults[5]                           |gpio_defaults[5]                           
gpio_defaults[7]                           |gpio_defaults[7]                           
gpio_defaults[11]                          |gpio_defaults[11]                          
gpio_defaults[8]                           |gpio_defaults[8]                           
gpio_defaults[10]                          |gpio_defaults[10]                          
serial_clock                               |serial_clock                               
resetn                                     |resetn                                     
vssd                                       |vssd                                       
vccd                                       |vccd                                       
gpio_defaults[14]                          |gpio_defaults[14]                          
gpio_defaults[1]                           |gpio_defaults[1]                           
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_control_block and gpio_control_block are equivalent.

Final result: Circuits match uniquely.
.
