
---------- Begin Simulation Statistics ----------
simSeconds                                   0.059425                       # Number of seconds simulated (Second)
simTicks                                  59424860322                       # Number of ticks simulated (Tick)
finalTick                                 59424860322                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     38.77                       # Real time elapsed on the host (Second)
hostTickRate                               1532701777                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     756676                       # Number of bytes of host memory used (Byte)
simInsts                                      6945980                       # Number of instructions simulated (Count)
simOps                                       11051652                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   179152                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     285047                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        178453035                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              25.691556                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.038923                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11508013                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    16530                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13119213                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2299                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               472885                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1147818                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 204                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            86485011                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.151693                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.589646                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  79007071     91.35%     91.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4412958      5.10%     96.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1399226      1.62%     98.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1001665      1.16%     99.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    492523      0.57%     99.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    116143      0.13%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     37229      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     16941      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1255      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              86485011                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4367      8.23%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      8.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     95      0.18%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      8.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  37192     70.12%     78.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6051     11.41%     89.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              5172      9.75%     99.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              165      0.31%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       251909      1.92%      1.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7516599     57.29%     59.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        38066      0.29%     59.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         38983      0.30%     59.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        13568      0.10%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.01%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         5660      0.04%     59.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        12093      0.09%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11808      0.09%     60.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        18696      0.14%     60.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1227      0.01%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3950213     30.11%     90.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1179889      8.99%     99.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        58677      0.45%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        20593      0.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13119213                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.073516                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               53042                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004043                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                112472634                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11877104                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11190490                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    306144                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   120622                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           106450                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12764681                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       155665                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      5645                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         1542169                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        91968024                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2244064                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1206912                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       406811                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       106721                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          675      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        237595     25.45%     25.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       239301     25.63%     51.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1137      0.12%     51.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       423951     45.41%     96.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        20385      2.18%     98.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        10553      1.13%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         933597                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          600      1.10%      1.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          939      1.72%      2.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3213      5.89%      8.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          564      1.03%      9.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        45265     82.96%     92.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1658      3.04%     95.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2325      4.26%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         54564                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          157      1.05%      1.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           15      0.10%      1.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          800      5.36%      6.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          237      1.59%      8.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12437     83.32%     91.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          495      3.32%     94.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          786      5.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        14927                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           75      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       236656     26.92%     26.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       236088     26.86%     53.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          573      0.07%     53.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       378685     43.08%     96.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        18727      2.13%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8228      0.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       879032                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           75      0.54%      0.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.01%      0.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          606      4.40%      4.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          223      1.62%      6.58% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11758     85.41%     91.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          331      2.40%     94.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          771      5.60%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        13766                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       185124     19.83%     19.83% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       502774     53.85%     73.68% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       237595     25.45%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         8104      0.87%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       933597                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7142     53.86%     53.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6042     45.56%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           15      0.11%     99.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           62      0.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        13261                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            424626                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       246360                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             14927                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1575                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         8239                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6688                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               933597                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7044                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  565632                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.605863                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2314                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           11690                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8104                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3586                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          675      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       237595     25.45%     25.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       239301     25.63%     51.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1137      0.12%     51.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       423951     45.41%     96.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        20385      2.18%     98.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        10553      1.13%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       933597                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          208      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       237595     64.57%     64.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1096      0.30%     64.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1136      0.31%     65.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       116714     31.72%     96.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          663      0.18%     97.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        10553      2.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        367965                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          800     11.36%     11.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         5749     81.62%     92.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          495      7.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7044                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          800     11.36%     11.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         5749     81.62%     92.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          495      7.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7044                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59424860322                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        11690                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         8104                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3586                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1023                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        12713                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               241377                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 241372                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               4716                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 236656                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              236654                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          472721                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           16326                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16949                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     86414820                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.127891                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.801456                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        82816875     95.84%     95.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1607343      1.86%     97.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          419868      0.49%     98.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          514332      0.60%     98.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          102901      0.12%     98.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          118284      0.14%     99.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          147437      0.17%     99.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          328309      0.38%     99.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          359471      0.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     86414820                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10422                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                236661                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       242600      2.20%      2.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7299374     66.05%     68.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        38061      0.34%     68.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36069      0.33%     68.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        12642      0.11%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.01%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         5660      0.05%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        11392      0.10%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        11728      0.11%     69.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        18252      0.17%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          813      0.01%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2172870     19.66%     89.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1166058     10.55%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11051652                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        359471                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              6945980                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11051652                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        6945980                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         11051652                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 25.691556                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.038923                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3373829                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             103058                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          10735306                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2188020                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1185809                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       242600      2.20%      2.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7299374     66.05%     68.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        38061      0.34%     68.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36069      0.33%     68.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        12642      0.11%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.01%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5660      0.05%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11392      0.10%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        11728      0.11%     69.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        18252      0.17%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          813      0.01%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2172870     19.66%     89.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1166058     10.55%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11051652                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       879032                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       633500                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       245457                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       378685                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       500272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       236661                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       236656                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 81503409                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3052226                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1756078                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                155607                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17691                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               496614                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1425                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11551008                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7108                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            13113568                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           889730                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         4008360                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1200371                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.073485                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2591070                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3580209                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         133013                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         78595                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      15655182                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8583825                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5208731                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      6787146                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             748473                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4852972                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   38092                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 5839                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         22154                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        87474                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    927839                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12151                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           86485011                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.134673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.961497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 84512386     97.72%     97.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   135316      0.16%     97.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   213786      0.25%     98.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   112983      0.13%     98.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   191931      0.22%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    30773      0.04%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   218393      0.25%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    42146      0.05%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1027297      1.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             86485011                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7305745                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.040939                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             933597                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.005232                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     81497526                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17691                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1716197                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   277955                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11524543                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   57                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2244064                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1206912                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5976                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1146                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   229094                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            299                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6860                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10425                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                17285                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11301601                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11296940                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7547150                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11645365                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.063305                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.648082                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      620688                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   56044                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 299                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  21103                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   18                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1241874                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            135.245139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           134.586963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 619797     28.33%     28.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               237683     10.86%     39.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                69846      3.19%     42.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                37010      1.69%     44.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 4035      0.18%     44.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                165      0.01%     44.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 24      0.00%     44.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 19      0.00%     44.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              23143      1.06%     45.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             159839      7.31%     52.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              66416      3.04%     55.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             249209     11.39%     67.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             117769      5.38%     72.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              78810      3.60%     76.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              66777      3.05%     79.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              72255      3.30%     82.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              16329      0.75%     83.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              40211      1.84%     84.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              96552      4.41%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              28259      1.29%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              41438      1.89%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              43303      1.98%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              22015      1.01%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              10586      0.48%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            86530      3.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2239333                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1200393                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2227                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       197                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59424860322                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  931332                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3825                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59424860322                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  59424860322                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17691                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 81557897                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2243080                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         136465                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1853454                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                676424                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11536640                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   263                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 486508                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  15396                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 171976                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               5                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            18662623                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37678793                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14247377                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    142845                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              17576782                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1085832                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     753                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 743                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    971418                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         97573898                       # The number of ROB reads (Count)
system.cpu.rob.writes                        23119022                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6945980                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11051652                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    69                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.mem_ctrl.avgPriority_cpu.inst::samples   1855452.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1284935.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.052017500520                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1318                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1318                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              6239153                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               20472                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2542803                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1185819                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3470703                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1185824                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  352025                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1164115                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 159052                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  13793                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 485126                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 957280                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                1855452                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   856                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  1099                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                112801                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1071068                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   826676                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   907638                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   753071                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   312386                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   174019                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    67065                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    40918                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    19539                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    10763                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     2391                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     963                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     516                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     320                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     286                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     282                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     404                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     282                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     267                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     246                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     165                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     133                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     104                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      95                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      72                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      45                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     170                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     328                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1322                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1342                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1399                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1326                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1368                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1333                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1326                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1319                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1321                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1322                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1321                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1317                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1319                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2365.987860                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   15551.295616                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191          1305     99.01%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383            1      0.08%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::90112-98303            1      0.08%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::114688-122879            1      0.08%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::155648-163839            2      0.15%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::163840-172031            2      0.15%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::172032-180223            2      0.15%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::180224-188415            4      0.30%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.447648                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.429202                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.798579                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               955     72.46%     72.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               164     12.44%     84.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               173     13.13%     98.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                24      1.82%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 11264800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 69159547                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9022785                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1163815053.58618522                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               151835190.71158212                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    59424769000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       15937.46                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     59374464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7423062                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       161434                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 999151932.007464170456                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 124915093.780235067010                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 2716607.142620992381                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1855452                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1615251                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      1185824                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  56538018668                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  51965323534                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 1552579017481                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30471.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32171.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1309282.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     59374400                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      9785083                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        69159483                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     59374400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     59374400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        927725                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1615077                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2542802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       999150855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       164663122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1163813977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    999150855                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      999150855                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      151835191                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         151835191                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      999150855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      316498312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1315649167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3118678                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                21678                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         93379                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        221694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        371502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        317145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        122338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        757792                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         26162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        661594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         72002                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        128080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        55442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        49265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        44832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        58785                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        75303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        63363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          6023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          7737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           946                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           372                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          948                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          639                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          425                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              49248460202                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            12474712000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        108503342202                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15791.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                4000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34791.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2611670                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               19030                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       509647                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   197.176540                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   123.375191                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   179.042560                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-63       120929     23.73%     23.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127       113739     22.32%     46.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191        79252     15.55%     61.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255        38249      7.50%     69.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319        20073      3.94%     73.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383        17726      3.48%     76.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447        15931      3.13%     79.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511         7417      1.46%     81.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575        96331     18.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       509647                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           99797696                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          693696                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1679.393026                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                11.673498                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                   8000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    21.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59424860322                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      6069122                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3976700000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  55442091200                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  59424860322                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2537592                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2537591                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1180608                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1180608                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         5211                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1855451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1855451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      5601792                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      5601792                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7457243                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     59374400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     59374400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     18807868                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     18807868                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 78182268                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3728622                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3728622    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3728622                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59424860322                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          7006692186                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4677304192                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         5094342998                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
