<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: DMA_interrupts_definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>DMA_interrupts_definition<br/>
<small>
[<a class="el" href="group___d_m_a___exported___constants.html">DMA_Exported_Constants</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06e83dd277e0d3e5635cf8ce8dfd6e16"></a><!-- doxytag: member="DMA_interrupts_definition::DMA_IT_TC" ref="ga06e83dd277e0d3e5635cf8ce8dfd6e16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA_IT_TC</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf11c572b9797e04a14b105fdc2e5f66"></a><!-- doxytag: member="DMA_interrupts_definition::DMA_IT_HT" ref="gadf11c572b9797e04a14b105fdc2e5f66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA_IT_HT</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d92649d2a0146f663ff253d8f3b59e"></a><!-- doxytag: member="DMA_interrupts_definition::DMA_IT_TE" ref="gaf9d92649d2a0146f663ff253d8f3b59e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA_IT_TE</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47f6af7da302c19aba24516037d305e7"></a><!-- doxytag: member="DMA_interrupts_definition::IS_DMA_CONFIG_IT" ref="ga47f6af7da302c19aba24516037d305e7" args="(IT)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_DMA_CONFIG_IT</b>(IT)&nbsp;&nbsp;&nbsp;((((IT) &amp; 0xFFFFFFF1) == 0x00) &amp;&amp; ((IT) != 0x00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga017d35f4f6fbf5689ef39af7227bc5b0"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_GL1" ref="ga017d35f4f6fbf5689ef39af7227bc5b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_GL1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga783532083dcc6e9752feb2e982ce7426"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TC1" ref="ga783532083dcc6e9752feb2e982ce7426" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TC1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea8c98e79c8cb420c81f7380a4c8e1da"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_HT1" ref="gaea8c98e79c8cb420c81f7380a4c8e1da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_HT1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0121b479efafe485719d14634a02d542"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TE1" ref="ga0121b479efafe485719d14634a02d542" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TE1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga183f3044b39da5e3b3c688239086f836"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_GL2" ref="ga183f3044b39da5e3b3c688239086f836" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_GL2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14171253268d69143102594cde56b0e1"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TC2" ref="ga14171253268d69143102594cde56b0e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TC2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2d608582c350ed00412f7a09fe10ae7"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_HT2" ref="gab2d608582c350ed00412f7a09fe10ae7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_HT2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24e2ed429ff0c0b03c7fec8f4bc8bcc8"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TE2" ref="ga24e2ed429ff0c0b03c7fec8f4bc8bcc8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TE2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e71e661eb2ebab146b48b3aee5ad9b1"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_GL3" ref="ga3e71e661eb2ebab146b48b3aee5ad9b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_GL3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37c375d4e3d681efecddc9f25c0c7bcd"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TC3" ref="ga37c375d4e3d681efecddc9f25c0c7bcd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TC3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e3b12ceb8ba5b8d129d5bdee21904de"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_HT3" ref="ga1e3b12ceb8ba5b8d129d5bdee21904de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_HT3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54e8f93512a446fcaf2b10cd92f81379"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TE3" ref="ga54e8f93512a446fcaf2b10cd92f81379" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TE3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24d5f98faba722d1ab54812ee7ad8eea"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_GL4" ref="ga24d5f98faba722d1ab54812ee7ad8eea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_GL4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f6dd1c5092ca262f38c8bb8a7dc2986"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TC4" ref="ga4f6dd1c5092ca262f38c8bb8a7dc2986" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TC4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e74c117ead07f4a8749e076316cf9d0"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_HT4" ref="ga1e74c117ead07f4a8749e076316cf9d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_HT4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48c3fecb70662a786f32d5cea0a894f8"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TE4" ref="ga48c3fecb70662a786f32d5cea0a894f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TE4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a8d925c490ea6e7eaf9fbceea9774f6"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_GL5" ref="ga6a8d925c490ea6e7eaf9fbceea9774f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_GL5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf916fe8154ad4a956eec66ecfe0e7e36"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TC5" ref="gaf916fe8154ad4a956eec66ecfe0e7e36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TC5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ddcb696d05b414be7a533993efa849f"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_HT5" ref="ga3ddcb696d05b414be7a533993efa849f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_HT5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c1f1a465bd0e9755e5fbf2cd7054528"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TE5" ref="ga7c1f1a465bd0e9755e5fbf2cd7054528" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TE5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga623e986da940dbdbc4155f0c1fc4eae8"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_GL6" ref="ga623e986da940dbdbc4155f0c1fc4eae8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_GL6</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga466bad6bf0a2c115aee96d2a1e3b8ddf"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TC6" ref="ga466bad6bf0a2c115aee96d2a1e3b8ddf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TC6</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a86890a8aa84b5c4f12f1684850fa91"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_HT6" ref="ga0a86890a8aa84b5c4f12f1684850fa91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_HT6</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bbf515c1154a5ad359cbd0ace724e64"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TE6" ref="ga2bbf515c1154a5ad359cbd0ace724e64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TE6</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3df39a2f922a5f33ebf1ba3f1adfc15d"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_GL7" ref="ga3df39a2f922a5f33ebf1ba3f1adfc15d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_GL7</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17efb3180f536c295853e64e5ca508c2"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TC7" ref="ga17efb3180f536c295853e64e5ca508c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TC7</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f8a6dd7fc4978c95cbd9de63c85bc37"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_HT7" ref="ga9f8a6dd7fc4978c95cbd9de63c85bc37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_HT7</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1261e2bfa461a8097603b7737eb7698c"></a><!-- doxytag: member="DMA_interrupts_definition::DMA1_IT_TE7" ref="ga1261e2bfa461a8097603b7737eb7698c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_IT_TE7</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe096e037c0b7cc498cdb993d32e06c5"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_GL1" ref="gafe096e037c0b7cc498cdb993d32e06c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_GL1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b6a86186eb56749032aa18b9baff850"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TC1" ref="ga2b6a86186eb56749032aa18b9baff850" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TC1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9544576514917f9a1fcbb3100c3c2ae"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_HT1" ref="gab9544576514917f9a1fcbb3100c3c2ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_HT1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga912b0a1e7104dc70d25ca1a33338b6eb"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TE1" ref="ga912b0a1e7104dc70d25ca1a33338b6eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TE1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b225f7053b88eeee62e5ed1801b5c3"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_GL2" ref="gad1b225f7053b88eeee62e5ed1801b5c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_GL2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga174df6fdfa25046c1481ede66ff1eb6d"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TC2" ref="ga174df6fdfa25046c1481ede66ff1eb6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TC2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1cb017935477795a7bfb0d1a271e69a"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_HT2" ref="gaf1cb017935477795a7bfb0d1a271e69a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_HT2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f32004b492a225495c9c1dcd5002042"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TE2" ref="ga5f32004b492a225495c9c1dcd5002042" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TE2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9876a20bc7ae5ccff6d4e62a8b767070"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_GL3" ref="ga9876a20bc7ae5ccff6d4e62a8b767070" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_GL3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga249abc1068e8979f52d7d867b5de5a75"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TC3" ref="ga249abc1068e8979f52d7d867b5de5a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TC3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3c0d024e03f9fdca539710c7e528904"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_HT3" ref="gab3c0d024e03f9fdca539710c7e528904" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_HT3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fd4ce5d7e2d67c05379f826ae1b1da6"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TE3" ref="ga2fd4ce5d7e2d67c05379f826ae1b1da6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TE3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga004761fbcd7dba2f242639b2992ada17"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_GL4" ref="ga004761fbcd7dba2f242639b2992ada17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_GL4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54b6716e82894f76c87926afe2a65f30"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TC4" ref="ga54b6716e82894f76c87926afe2a65f30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TC4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4aa775a2f1e10783bd43911ad65bb28b"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_HT4" ref="ga4aa775a2f1e10783bd43911ad65bb28b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_HT4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54dfd8a41ad683f01e3103e6473a7aff"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TE4" ref="ga54dfd8a41ad683f01e3103e6473a7aff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TE4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2205d7e002767d98f7aa206634374082"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_GL5" ref="ga2205d7e002767d98f7aa206634374082" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_GL5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1134531a0aeb8daeb516985562129b0"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TC5" ref="gaa1134531a0aeb8daeb516985562129b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TC5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c1e0d1572267c1d48d787009148e3ef"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_HT5" ref="ga4c1e0d1572267c1d48d787009148e3ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_HT5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad47115e9a4d0d3f5d9101097983b5525"></a><!-- doxytag: member="DMA_interrupts_definition::DMA2_IT_TE5" ref="gad47115e9a4d0d3f5d9101097983b5525" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_IT_TE5</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga390481b083355ed774b04f70a42f0dfb"></a><!-- doxytag: member="DMA_interrupts_definition::IS_DMA_CLEAR_IT" ref="ga390481b083355ed774b04f70a42f0dfb" args="(IT)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_DMA_CLEAR_IT</b>(IT)&nbsp;&nbsp;&nbsp;(((((IT) &amp; 0xF0000000) == 0x00) || (((IT) &amp; 0xEFF00000) == 0x00)) &amp;&amp; ((IT) != 0x00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_DMA_GET_IT</b>(IT)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaaafa1bd74bc5e78e276c731faa8eed22"></a><!-- doxytag: member="stm32f10x_dma.h::IS_DMA_GET_IT" ref="gaaafa1bd74bc5e78e276c731faa8eed22" args="(IT)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_DMA_GET_IT</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">IT</td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \
                           ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \
                           ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \
                           ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \
                           ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \
                           ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \
                           ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \
                           ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \
                           ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \
                           ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \
                           ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \
                           ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \
                           ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \
                           ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) || \
                           ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) || \
                           ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) || \
                           ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) || \
                           ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) || \
                           ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) || \
                           ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) || \
                           ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) || \
                           ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) || \
                           ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) || \
                           ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5))
</pre></div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:58 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
