#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jun 01 10:39:48 2016
# Process ID: 8500
# Current directory: C:/Users/ha/Desktop/project_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9068 C:\Users\ha\Desktop\project_uart\project_uart.xpr
# Log file: C:/Users/ha/Desktop/project_uart/vivado.log
# Journal file: C:/Users/ha/Desktop/project_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ha/Desktop/project_uart/project_uart.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory 'C:/Users/ha/Desktop/project_uart/project_uart.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 758.605 ; gain = 101.523
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ha/Desktop/project_uart/project_uart.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ha/Desktop/project_uart/project_uart.srcs/sources_1/new/uart_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_netlist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ha/Desktop/project_uart/project_uart.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ha/Desktop/project_uart/project_uart.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ha/Desktop/project_uart/project_uart.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 9124ee0fd9ad41c1a3c7ffd3486d252d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.VCC
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uart_netlist
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ha/Desktop/project_uart/project_uart.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 48.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 10:42:39 2016...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 773.285 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ha/Desktop/project_uart/project_uart.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/ha/Desktop/project_uart/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/ha/Desktop/project_uart/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:26:42 . Memory (MB): peak = 773.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:27:11 . Memory (MB): peak = 773.285 ; gain = 0.000
run all
Simulation finished
$finish called at time : 256905 ns : File "C:/Users/ha/Desktop/project_uart/project_uart.srcs/sim_1/new/testbench.v" Line 124
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:14 . Memory (MB): peak = 789.449 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 790.523 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 01 14:01:33 2016...
