==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.961 ; gain = 795.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.961 ; gain = 795.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 888.961 ; gain = 795.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 888.961 ; gain = 795.215
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 888.961 ; gain = 795.215
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:33) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:26) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 888.961 ; gain = 795.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.72 seconds; current allocated memory: 321.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 321.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 321.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 322.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 322.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 323.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 324.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 324.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 324.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 325.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 328.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 331.497 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 888.961 ; gain = 795.215
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 31.486 seconds; peak allocated memory: 331.497 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.777 ; gain = 794.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.777 ; gain = 794.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 888.777 ; gain = 794.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 888.777 ; gain = 794.180
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 888.777 ; gain = 794.180
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 888.777 ; gain = 794.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.844 seconds; current allocated memory: 357.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 357.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 357.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 358.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 358.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 359.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 359.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 360.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 360.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 361.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 364.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 367.383 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 888.777 ; gain = 794.180
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 59.98 seconds; peak allocated memory: 367.383 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 887.945 ; gain = 794.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 887.945 ; gain = 794.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 887.945 ; gain = 794.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 887.945 ; gain = 794.852
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:22 . Memory (MB): peak = 887.945 ; gain = 794.852
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:35) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:28) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 887.945 ; gain = 794.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.882 seconds; current allocated memory: 380.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 380.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 381.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 381.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 382.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 383.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 383.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 383.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 383.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 385.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 387.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 390.925 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:11 ; elapsed = 00:01:31 . Memory (MB): peak = 887.945 ; gain = 794.852
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 91.132 seconds; peak allocated memory: 390.925 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.172 ; gain = 794.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.172 ; gain = 794.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 888.172 ; gain = 794.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 888.172 ; gain = 794.074
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 888.172 ; gain = 794.074
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 888.172 ; gain = 794.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.449 seconds; current allocated memory: 380.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 380.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 380.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 381.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 381.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 382.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 382.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 383.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 383.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 384.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 387.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 390.299 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:30 . Memory (MB): peak = 888.172 ; gain = 794.074
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 89.962 seconds; peak allocated memory: 390.299 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.238 ; gain = 795.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.238 ; gain = 795.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 888.238 ; gain = 795.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 888.238 ; gain = 795.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 888.238 ; gain = 795.117
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 888.238 ; gain = 795.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.276 seconds; current allocated memory: 357.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 357.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 357.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 358.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 358.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 359.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 359.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 360.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 360.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 361.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 364.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 367.383 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 888.238 ; gain = 795.117
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 59.368 seconds; peak allocated memory: 367.383 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:22:17: error: comparison between pointer and integer ('int' and 'unsigned int *')
 for(int i=0; i < num_iteration; i++){
              ~ ^ ~~~~~~~~~~~~~
QIO/QIO_accel.cpp:66:2: error: no matching function for call to 'QIO_accel_hw'
 QIO_accel_hw<int>(init_val, coef_list, &num_iteration, final_val);
 ^~~~~~~~~~~~~~~~~
QIO/QIO_accel.cpp:3:28: note: candidate function [with T = int] not viable: no known conversion from 'unsigned int **' to 'unsigned int *' for 3rd argument; remove &
template <typename T> void QIO_accel_hw(T init_val[256],float coef_list[256][256],unsigned int *num_iteration , T final_val[256]){
                           ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:66:2: error: no matching function for call to 'QIO_accel_hw'
 QIO_accel_hw<int>(init_val, coef_list, &num_iteration, final_val);
 ^~~~~~~~~~~~~~~~~
QIO/QIO_accel.cpp:3:28: note: candidate function [with T = int] not viable: no known conversion from 'unsigned int **' to 'unsigned int *' for 3rd argument; remove &
template <typename T> void QIO_accel_hw(T init_val[256],float coef_list[256][256],unsigned int *num_iteration , T final_val[256]){
                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:66:2: error: no matching function for call to 'QIO_accel_hw'
 QIO_accel_hw<int>(init_val, coef_list, num_iteration, final_val);
 ^~~~~~~~~~~~~~~~~
QIO/QIO_accel.cpp:3:28: note: candidate function [with T = int] not viable: no known conversion from 'unsigned int *' to 'unsigned int' for 3rd argument; dereference the argument with *
template <typename T> void QIO_accel_hw(T init_val[256],float coef_list[256][256], unsigned int num_iteration , T final_val[256]){
                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.051 ; gain = 794.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.051 ; gain = 794.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 888.051 ; gain = 794.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 888.051 ; gain = 794.477
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 888.051 ; gain = 794.477
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:58:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:64:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 888.051 ; gain = 794.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.853 seconds; current allocated memory: 357.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 357.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 357.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 358.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 358.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 359.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 359.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 360.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 360.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 361.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 364.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/num_iteration' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 367.332 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 888.051 ; gain = 794.477
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 57.012 seconds; peak allocated memory: 367.332 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:55:90: error: expected ')'
void QIO_accel(axis_t input[256 + (256 + 1)*256/2], axis_t output[256], unsigned int seed*){
                                                                                         ^
QIO/QIO_accel.cpp:55:15: note: to match this '('
void QIO_accel(axis_t input[256 + (256 + 1)*256/2], axis_t output[256], unsigned int seed*){
              ^
QIO/QIO_accel.cpp:67:61: error: expected expression
 QIO_accel_hw<int>(init_val, coef_list, num_iteration, seed*, final_val);
                                                            ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.063 ; gain = 793.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.063 ; gain = 793.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 888.063 ; gain = 793.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 888.063 ; gain = 793.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 888.063 ; gain = 793.605
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:58:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:64:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 888.063 ; gain = 793.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.738 seconds; current allocated memory: 357.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 357.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 357.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 358.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 358.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 359.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 360.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 360.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 360.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 361.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 364.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 367.498 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 888.063 ; gain = 793.605
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 58.072 seconds; peak allocated memory: 367.498 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.727 ; gain = 795.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 888.727 ; gain = 795.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 888.727 ; gain = 795.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 888.727 ; gain = 795.691
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 888.727 ; gain = 795.691
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:58:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:64:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 888.727 ; gain = 795.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.076 seconds; current allocated memory: 357.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 357.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 357.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 358.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 358.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 359.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 360.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 360.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 360.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 361.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 364.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 367.498 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 888.727 ; gain = 795.691
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 56.357 seconds; peak allocated memory: 367.498 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.301 ; gain = 794.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.301 ; gain = 794.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 888.301 ; gain = 794.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 888.301 ; gain = 794.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:54 . Memory (MB): peak = 888.301 ; gain = 794.547
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:58:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:64:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:02:00 . Memory (MB): peak = 888.301 ; gain = 794.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.356 seconds; current allocated memory: 357.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 357.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 357.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 358.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 358.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.703 seconds; current allocated memory: 359.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.766 seconds; current allocated memory: 360.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 360.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 360.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 361.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.502 seconds; current allocated memory: 364.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.256 seconds; current allocated memory: 367.838 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:40 ; elapsed = 00:02:21 . Memory (MB): peak = 888.301 ; gain = 794.547
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 141.641 seconds; peak allocated memory: 367.838 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.402 ; gain = 796.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.402 ; gain = 796.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 889.402 ; gain = 796.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 889.402 ; gain = 796.555
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 889.402 ; gain = 796.555
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 889.402 ; gain = 796.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.049 seconds; current allocated memory: 357.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 357.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 357.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 358.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 359.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 359.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 360.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 360.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 360.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 361.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 364.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 368.007 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 889.402 ; gain = 796.555
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 61.506 seconds; peak allocated memory: 368.007 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.984 ; gain = 794.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.984 ; gain = 794.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 887.984 ; gain = 794.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 887.984 ; gain = 794.387
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 887.984 ; gain = 794.387
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:60:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:32:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:57:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:66:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 887.984 ; gain = 794.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.025 seconds; current allocated memory: 357.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 357.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 357.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 358.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 359.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 360.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 360.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 360.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 360.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 362.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 364.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 368.052 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 887.984 ; gain = 794.387
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 62.854 seconds; peak allocated memory: 368.052 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 887.906 ; gain = 794.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 887.906 ; gain = 794.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 887.906 ; gain = 794.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 887.906 ; gain = 794.211
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 887.906 ; gain = 794.211
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:60:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:32:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:57:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:66:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 887.906 ; gain = 794.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.626 seconds; current allocated memory: 357.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 357.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('sum1_1_write_ln35', QIO/QIO.h:35) of variable 'sum1', QIO/QIO.h:37 on local variable 'sum1' and 'load' operation ('sum1_1_load_1', QIO/QIO.h:37) on local variable 'sum1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 357.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 358.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 359.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 360.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 360.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 360.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 360.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 362.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 364.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 368.055 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 887.906 ; gain = 794.211
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 60.274 seconds; peak allocated memory: 368.055 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.871 ; gain = 794.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.871 ; gain = 794.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 887.871 ; gain = 794.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 887.871 ; gain = 794.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 887.871 ; gain = 794.949
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:60:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:57:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:66:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 887.871 ; gain = 794.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.734 seconds; current allocated memory: 357.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 357.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 357.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 358.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 359.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 359.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 360.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 360.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 360.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 361.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 364.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 367.891 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 887.871 ; gain = 794.949
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 62.7 seconds; peak allocated memory: 367.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.145 ; gain = 793.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.145 ; gain = 793.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 888.145 ; gain = 793.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 888.145 ; gain = 793.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:32) in function 'QIO<int>' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'QIO_loop3' (QIO/QIO.h:36) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop3' (QIO/QIO.h:36) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:32:27) to (QIO/QIO.h:32:22) in function 'QIO<int>'... converting 511 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 888.145 ; gain = 793.590
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:63:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:69:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 888.145 ; gain = 793.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.813 seconds; current allocated memory: 372.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 372.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.146 seconds; current allocated memory: 388.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.192 seconds; current allocated memory: 430.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.765 seconds; current allocated memory: 433.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 434.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 435.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 436.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 436.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 4.941 seconds; current allocated memory: 472.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 13.38 seconds; current allocated memory: 518.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.799 seconds; current allocated memory: 521.916 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 888.145 ; gain = 793.590
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 124.826 seconds; peak allocated memory: 521.916 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.316 ; gain = 793.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.316 ; gain = 793.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 888.316 ; gain = 793.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 888.316 ; gain = 793.688
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:32) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop3' (QIO/QIO.h:36) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:32:27) to (QIO/QIO.h:32:22) in function 'QIO<int>'... converting 511 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:00 . Memory (MB): peak = 888.316 ; gain = 793.688
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:63:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:69:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 888.316 ; gain = 793.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.495 seconds; current allocated memory: 372.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 372.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.308 seconds; current allocated memory: 388.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.059 seconds; current allocated memory: 430.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.873 seconds; current allocated memory: 433.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.081 seconds; current allocated memory: 434.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.243 seconds; current allocated memory: 435.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 435.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 436.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 5.092 seconds; current allocated memory: 472.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 13.747 seconds; current allocated memory: 518.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.856 seconds; current allocated memory: 521.813 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 888.316 ; gain = 793.688
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 124.342 seconds; peak allocated memory: 521.813 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.773 ; gain = 794.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.773 ; gain = 794.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 887.773 ; gain = 794.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 887.773 ; gain = 794.156
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop3' (QIO/QIO.h:34) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:31:27) to (QIO/QIO.h:31:22) in function 'QIO<int>'... converting 1023 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 887.773 ; gain = 794.156
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:63:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:69:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 887.773 ; gain = 794.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.23 seconds; current allocated memory: 378.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 378.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_255', QIO/QIO.h:37) and 'fadd' operation ('sum_2', QIO/QIO.h:39).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.805 seconds; current allocated memory: 397.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7609ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'select' operation ('select_ln38', QIO/QIO.h:38) (0.698 ns)
	'fadd' operation ('sum_2_1', QIO/QIO.h:39) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.427 seconds; current allocated memory: 440.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.015 seconds; current allocated memory: 444.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.678 seconds; current allocated memory: 446.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.172 seconds; current allocated memory: 448.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 449.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 451.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 5.483 seconds; current allocated memory: 492.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 20.427 seconds; current allocated memory: 557.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.857 seconds; current allocated memory: 562.058 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 92.93 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:06 ; elapsed = 00:02:38 . Memory (MB): peak = 887.773 ; gain = 794.156
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 158.47 seconds; peak allocated memory: 562.058 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
In file included from QIO/QIO_accel.cpp:1:
QIO/QIO.h:47:1: error: expected expression
template <typename T> void axis2type(axis_t *input, T init_val[256], float coef_list[256][256]){
^
In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:72:2: error: expected '}'
}
 ^
QIO/QIO.h:22:94: note: to match this '{'
template <typename T> void QIO(T current_val[256],float coef_list[256][256], float *cost_new){
                                                                                             ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.180 ; gain = 794.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.180 ; gain = 794.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 888.180 ; gain = 794.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 888.180 ; gain = 794.637
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'QIO_loop3' (QIO/QIO.h:35) in function 'QIO<int>' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 888.180 ; gain = 794.637
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:64:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:70:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 888.180 ; gain = 794.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.366 seconds; current allocated memory: 357.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 357.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 357.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 358.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 358.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 359.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 360.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 360.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 360.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 361.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 364.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.277 seconds; current allocated memory: 367.752 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 888.180 ; gain = 794.637
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 61.418 seconds; peak allocated memory: 367.752 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.988 ; gain = 793.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.988 ; gain = 793.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 887.988 ; gain = 793.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 887.988 ; gain = 793.910
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'QIO_loop3' (QIO/QIO.h:35) in function 'QIO<int>' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 887.988 ; gain = 793.910
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:64:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:70:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 887.988 ; gain = 793.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.668 seconds; current allocated memory: 357.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 357.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 357.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 358.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 358.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 359.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 360.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 360.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 360.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 361.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 364.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 367.752 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 887.988 ; gain = 793.910
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 60.787 seconds; peak allocated memory: 367.752 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.125 ; gain = 793.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.125 ; gain = 793.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 888.125 ; gain = 793.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 888.125 ; gain = 793.551
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'QIO<int>' (QIO/QIO.h:22).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'QIO_loop1' (QIO/QIO.h:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'QIO_loop2' (QIO/QIO.h:31) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop1' (QIO/QIO.h:26) in function 'QIO<int>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop3' (QIO/QIO.h:35) in function 'QIO<int>' completely with a factor of 255.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:40 ; elapsed = 00:08:59 . Memory (MB): peak = 888.125 ; gain = 793.551
WARNING: [ANALYSIS 214-1] Tool encounters 32896 load/store instructions to analyze which may result in long runtime.
ERROR: [XFORM 203-1403] Unsupported enormous number of load/store instructions: 'QIO<int>' .
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.863 ; gain = 795.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.863 ; gain = 795.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 888.863 ; gain = 795.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 888.863 ; gain = 795.277
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'QIO_loop3' (QIO/QIO.h:35) in function 'QIO<int>' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 888.863 ; gain = 795.277
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:64:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:70:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 888.863 ; gain = 795.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.699 seconds; current allocated memory: 357.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 358.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 358.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 358.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 360.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 361.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 362.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 362.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 362.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 363.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 367.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 373.031 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.12 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 888.863 ; gain = 795.277
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 61.245 seconds; peak allocated memory: 373.031 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.199 ; gain = 794.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.199 ; gain = 794.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 888.199 ; gain = 794.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 888.199 ; gain = 794.613
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'QIO_loop3' (QIO/QIO.h:35) in function 'QIO<int>' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:35:30) in function 'QIO<int>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:28 ; elapsed = 00:02:00 . Memory (MB): peak = 888.199 ; gain = 794.613
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:64:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:70:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:02:07 . Memory (MB): peak = 888.199 ; gain = 794.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 127.031 seconds; current allocated memory: 357.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 357.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 358.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 358.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.614 seconds; current allocated memory: 360.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.051 seconds; current allocated memory: 361.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.747 seconds; current allocated memory: 362.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 362.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 362.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 363.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.972 seconds; current allocated memory: 368.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 4.493 seconds; current allocated memory: 373.124 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.12 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:51 ; elapsed = 00:02:34 . Memory (MB): peak = 888.199 ; gain = 794.613
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 154.64 seconds; peak allocated memory: 373.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 887.664 ; gain = 794.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 887.664 ; gain = 794.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 887.664 ; gain = 794.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:01:50 . Memory (MB): peak = 887.664 ; gain = 794.648
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-501] Unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:35:30) to (QIO/QIO.h:35:25) in function 'QIO<int>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:02:25 . Memory (MB): peak = 887.664 ; gain = 794.648
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:65:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:62:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:71:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:02:31 . Memory (MB): peak = 887.664 ; gain = 794.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 151.032 seconds; current allocated memory: 358.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 358.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln35', QIO/QIO.h:35) of variable 'sum', QIO/QIO.h:40 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_1', QIO/QIO.h:41) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln35', QIO/QIO.h:35) of variable 'sum', QIO/QIO.h:40 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_1', QIO/QIO.h:41) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln35', QIO/QIO.h:35) of variable 'sum', QIO/QIO.h:40 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_1', QIO/QIO.h:41) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln35', QIO/QIO.h:35) of variable 'sum', QIO/QIO.h:40 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_1', QIO/QIO.h:41) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 358.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 358.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.276 seconds; current allocated memory: 360.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.836 seconds; current allocated memory: 361.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.654 seconds; current allocated memory: 362.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 362.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 363.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 364.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.617 seconds; current allocated memory: 368.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 4.338 seconds; current allocated memory: 373.378 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.12 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:00 ; elapsed = 00:02:57 . Memory (MB): peak = 887.664 ; gain = 794.648
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 177.267 seconds; peak allocated memory: 373.378 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 887.906 ; gain = 794.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 887.906 ; gain = 794.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 887.906 ; gain = 794.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:01:30 . Memory (MB): peak = 887.906 ; gain = 794.398
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'QIO_loop3' (QIO/QIO.h:35) in function 'QIO<int>' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:35:30) in function 'QIO<int>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:50 . Memory (MB): peak = 887.906 ; gain = 794.398
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:65:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:62:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:71:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:54 . Memory (MB): peak = 887.906 ; gain = 794.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.138 seconds; current allocated memory: 357.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 357.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 358.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 358.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 360.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 361.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.807 seconds; current allocated memory: 362.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 362.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 362.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 363.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.326 seconds; current allocated memory: 368.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.649 seconds; current allocated memory: 373.124 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.12 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:02:13 . Memory (MB): peak = 887.906 ; gain = 794.398
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 133.505 seconds; peak allocated memory: 373.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:44 . Memory (MB): peak = 888.410 ; gain = 794.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:44 . Memory (MB): peak = 888.410 ; gain = 794.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 888.410 ; gain = 794.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 888.410 ; gain = 794.961
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:32) in function 'QIO<int>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop3' (QIO/QIO.h:36) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 888.410 ; gain = 794.961
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:62:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:68:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:59 . Memory (MB): peak = 888.410 ; gain = 794.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.728 seconds; current allocated memory: 370.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 370.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.208 seconds; current allocated memory: 382.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.551 seconds; current allocated memory: 410.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.143 seconds; current allocated memory: 412.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.319 seconds; current allocated memory: 414.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.284 seconds; current allocated memory: 415.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 415.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 415.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 8.711 seconds; current allocated memory: 447.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 19.33 seconds; current allocated memory: 484.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 3.642 seconds; current allocated memory: 489.275 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.42 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:25 ; elapsed = 00:03:28 . Memory (MB): peak = 888.410 ; gain = 794.961
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 208.543 seconds; peak allocated memory: 489.275 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 887.902 ; gain = 794.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 887.902 ; gain = 794.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 887.902 ; gain = 794.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:01:34 . Memory (MB): peak = 887.902 ; gain = 794.164
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:33) in function 'QIO<int>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop3' (QIO/QIO.h:36) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 887.902 ; gain = 794.164
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:62:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:68:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:02:14 . Memory (MB): peak = 887.902 ; gain = 794.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 134.161 seconds; current allocated memory: 370.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 370.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_255', QIO/QIO.h:39) and 'fadd' operation ('sum1_s', QIO/QIO.h:39).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.386 seconds; current allocated memory: 382.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.822 seconds; current allocated memory: 410.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.748 seconds; current allocated memory: 413.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.466 seconds; current allocated memory: 415.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.509 seconds; current allocated memory: 415.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 416.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.221 seconds; current allocated memory: 416.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 79 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 10.033 seconds; current allocated memory: 451.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 20.235 seconds; current allocated memory: 489.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 3.768 seconds; current allocated memory: 494.090 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.42 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:45 ; elapsed = 00:03:56 . Memory (MB): peak = 887.902 ; gain = 794.164
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 236.617 seconds; peak allocated memory: 494.090 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 887.914 ; gain = 795.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 887.914 ; gain = 795.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 887.914 ; gain = 795.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:56 . Memory (MB): peak = 887.914 ; gain = 795.008
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:02:36 . Memory (MB): peak = 887.914 ; gain = 795.008
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:62:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:68:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:02:41 . Memory (MB): peak = 887.914 ; gain = 795.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 161.411 seconds; current allocated memory: 357.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 357.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', QIO/QIO.h:30) and 'fadd' operation ('sum', QIO/QIO.h:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 357.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 357.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.228 seconds; current allocated memory: 358.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.806 seconds; current allocated memory: 359.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.836 seconds; current allocated memory: 360.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 360.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 360.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 361.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.664 seconds; current allocated memory: 364.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 3.018 seconds; current allocated memory: 367.872 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:04 ; elapsed = 00:03:04 . Memory (MB): peak = 887.914 ; gain = 795.008
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 184.042 seconds; peak allocated memory: 367.872 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.000 ; gain = 792.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.000 ; gain = 792.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 888.000 ; gain = 792.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 888.000 ; gain = 792.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 888.000 ; gain = 792.938
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:58:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:64:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:01:20 . Memory (MB): peak = 888.000 ; gain = 792.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.148 seconds; current allocated memory: 347.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 347.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 348.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.068 seconds; current allocated memory: 349.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.306 seconds; current allocated memory: 350.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 350.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 350.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 353.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.209 seconds; current allocated memory: 356.932 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:35 . Memory (MB): peak = 888.000 ; gain = 792.938
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 95.722 seconds; peak allocated memory: 356.932 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 887.770 ; gain = 794.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 887.770 ; gain = 794.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 887.770 ; gain = 794.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 887.770 ; gain = 794.184
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 887.770 ; gain = 794.184
INFO: [XFORM 203-541] Flattening a loop nest 'QIO_loop1' (QIO/QIO.h:27:27) in function 'QIO_accel_hw<int>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23:48) in function 'QIO_accel_hw<int>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:58:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:64:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:18 . Memory (MB): peak = 887.770 ; gain = 794.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.487 seconds; current allocated memory: 347.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 347.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1_QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel_hw_int_s' (Loop: QIO_loop1_QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', QIO/QIO.h:27->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum_dup', QIO/QIO.h:30->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel_hw_int_s' (Loop: QIO_loop1_QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', QIO/QIO.h:27->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum_dup', QIO/QIO.h:30->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel_hw_int_s' (Loop: QIO_loop1_QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', QIO/QIO.h:27->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum_dup', QIO/QIO.h:30->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel_hw_int_s' (Loop: QIO_loop1_QIO_loop2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', QIO/QIO.h:27->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum_dup', QIO/QIO.h:30->QIO/QIO_accel.cpp:44).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 348.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 349.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 350.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 350.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 350.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 353.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.291 seconds; current allocated memory: 357.421 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 887.770 ; gain = 794.184
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 93.971 seconds; peak allocated memory: 357.421 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 888.832 ; gain = 795.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 888.832 ; gain = 795.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:01:05 . Memory (MB): peak = 888.832 ; gain = 795.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:06 ; elapsed = 00:01:46 . Memory (MB): peak = 888.832 ; gain = 795.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:02:15 . Memory (MB): peak = 888.832 ; gain = 795.336
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:60:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:02:21 . Memory (MB): peak = 888.832 ; gain = 795.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.427 seconds; current allocated memory: 347.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 347.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 348.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.129 seconds; current allocated memory: 349.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.643 seconds; current allocated memory: 349.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 350.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.276 seconds; current allocated memory: 350.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 2.084 seconds; current allocated memory: 352.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 5.063 seconds; current allocated memory: 356.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:00 ; elapsed = 00:02:54 . Memory (MB): peak = 888.832 ; gain = 795.336
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 174.506 seconds; peak allocated memory: 356.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' reshaping, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&coef_list block dim=1' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:69:34: error: use of undeclared identifier 'coef_list'
 axis2type<int>(input, init_val, coef_list);
                                 ^
QIO/QIO_accel.cpp:70:30: error: use of undeclared identifier 'coef_list'
 QIO_accel_hw<int>(init_val, coef_list, num_iteration, *seed, final_val);
                             ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'coef_list': C:\Users\User\PYNQ-HLS\QIO\QIO\QIO_accel.cpp:65
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 887.809 ; gain = 794.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 887.809 ; gain = 794.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 887.809 ; gain = 794.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 887.809 ; gain = 794.309
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-131] Reshaping array 'coef_list' (QIO/QIO_accel.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 887.809 ; gain = 794.309
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:60:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 887.809 ; gain = 794.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.842 seconds; current allocated memory: 346.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 346.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 347.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 348.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 349.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 349.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 349.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel_hw_int_s' is 8207 from HDL expression: (1'b1 == ap_CS_fsm_state64)
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 352.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel' is 8192 from HDL expression: ((icmp_ln54_reg_498 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.308 seconds; current allocated memory: 356.739 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 887.809 ; gain = 794.309
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 63.043 seconds; peak allocated memory: 356.739 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.855 ; gain = 794.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.855 ; gain = 794.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 887.855 ; gain = 794.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 887.855 ; gain = 794.344
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-131] Reshaping array 'coef_list' (QIO/QIO_accel.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 887.855 ; gain = 794.344
INFO: [XFORM 203-541] Flattening a loop nest 'QIO_loop1' (QIO/QIO.h:27:27) in function 'QIO_accel_hw<int>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23:48) in function 'QIO_accel_hw<int>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 887.855 ; gain = 794.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.013 seconds; current allocated memory: 346.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 346.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1_QIO_loop2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 347.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 348.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 349.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 349.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 350.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel_hw_int_s' is 8206, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp1_stage2_11001) & (icmp_ln27_reg_1286 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2)), ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 352.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel' is 8192 from HDL expression: ((icmp_ln55_reg_498 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.345 seconds; current allocated memory: 356.921 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 887.855 ; gain = 794.344
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 51.943 seconds; peak allocated memory: 356.921 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 888.188 ; gain = 794.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 888.188 ; gain = 794.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 888.188 ; gain = 794.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 888.188 ; gain = 794.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-131] Reshaping array 'coef_list' (QIO/QIO_accel.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 888.188 ; gain = 794.547
INFO: [XFORM 203-541] Flattening a loop nest 'QIO_loop1' (QIO/QIO.h:27:27) in function 'QIO_accel_hw<int>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23:48) in function 'QIO_accel_hw<int>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 888.188 ; gain = 794.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.845 seconds; current allocated memory: 346.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 346.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1_QIO_loop2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 347.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 348.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 349.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 349.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 350.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel_hw_int_s' is 8206, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp1_stage2_11001) & (icmp_ln27_reg_1286 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2)), ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 352.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel' is 8192 from HDL expression: ((icmp_ln55_reg_498 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.459 seconds; current allocated memory: 356.941 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 888.188 ; gain = 794.547
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 59.231 seconds; peak allocated memory: 356.941 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:4:13: error: expected ';' at end of declaration
 T current_v
            ^
            ;
QIO/QIO_accel.cpp:7:9: error: expected ';' at end of declaration
 T new_v
        ^
        ;
QIO/QIO_accel.cpp:23:2: error: use of undeclared identifier 'current_val'; did you mean 'current_v'?
 current_val[i] = init_val[i];
 ^~~~~~~~~~~
 current_v
QIO/QIO_accel.cpp:4:4: note: 'current_v' declared here
 T current_v
   ^
QIO/QIO_accel.cpp:24:3: error: use of undeclared identifier 'new_val'; did you mean 'new_v'?
  new_val[i] = init_val[i];
  ^~~~~~~
  new_v
QIO/QIO_accel.cpp:7:4: note: 'new_v' declared here
 T new_v
   ^
QIO/QIO_accel.cpp:42:4: error: use of undeclared identifier 'new_val'; did you mean 'new_v'?
   new_val[variable_pick] = current_val[variable_pick] + move;
   ^~~~~~~
   new_v
QIO/QIO_accel.cpp:7:4: note: 'new_v' declared here
 T new_v
   ^
QIO/QIO_accel.cpp:42:29: error: use of undeclared identifier 'current_val'; did you mean 'current_v'?
   new_val[variable_pick] = current_val[variable_pick] + move;
                            ^~~~~~~~~~~
                            current_v
QIO/QIO_accel.cpp:4:4: note: 'current_v' declared here
 T current_v
   ^
QIO/QIO_accel.cpp:45:4: error: use of undeclared identifier 'new_val'; did you mean 'new_v'?
   new_val[variable_pick] = current_val[variable_pick] - move;
   ^~~~~~~
   new_v
QIO/QIO_accel.cpp:7:4: note: 'new_v' declared here
 T new_v
   ^
QIO/QIO_accel.cpp:45:29: error: use of undeclared identifier 'current_val'; did you mean 'current_v'?
   new_val[variable_pick] = current_val[variable_pick] - move;
                            ^~~~~~~~~~~
                            current_v
QIO/QIO_accel.cpp:4:4: note: 'current_v' declared here
 T current_v
   ^
QIO/QIO_accel.cpp:48:10: error: use of undeclared identifier 'new_val'; did you mean 'new_v'?
  QIO<T>(new_val, coef_list, &cost_new);
         ^~~~~~~
         new_v
QIO/QIO_accel.cpp:7:4: note: 'new_v' declared here
 T new_v
   ^
QIO/QIO_accel.cpp:54:4: error: use of undeclared identifier 'current_val'; did you mean 'current_v'?
   current_val[variable_pick] = new_val[variable_pick];
   ^~~~~~~~~~~
   current_v
QIO/QIO_accel.cpp:4:4: note: 'current_v' declared here
 T current_v
   ^
QIO/QIO_accel.cpp:54:33: error: use of undeclared identifier 'new_val'; did you mean 'new_v'?
   current_val[variable_pick] = new_val[variable_pick];
                                ^~~~~~~
                                new_v
QIO/QIO_accel.cpp:7:4: note: 'new_v' declared here
 T new_v
   ^
QIO/QIO_accel.cpp:60:17: error: use of undeclared identifier 'current_val'; did you mean 'current_v'?
 final_val[i] = current_val[i];
                ^~~~~~~~~~~
                current_v
QIO/QIO_accel.cpp:4:4: note: 'current_v' declared here
 T current_v
   ^
QIO/QIO_accel.cpp:23:2: error: subscripted value is not an array, pointer, or vector
 current_val[i] = init_val[i];
 ^~~~~~~~~~~ ~
QIO/QIO_accel.cpp:75:2: note: in instantiation of function template specialization 'QIO_accel_hw<int>' requested here
 QIO_accel_hw<int>(init_val, coef_list, num_iteration, *seed, final_val);
 ^
QIO/QIO_accel.cpp:24:3: error: subscripted value is not an array, pointer, or vector
  new_val[i] = init_val[i];
  ^~~~~~~ ~
QIO/QIO_accel.cpp:42:4: error: subscripted value is not an array, pointer, or vector
   new_val[variable_pick] = current_val[variable_pick] + move;
   ^~~~~~~ ~~~~~~~~~~~~~
QIO/QIO_accel.cpp:48:3: error: no matching function for call to 'QIO'
  QIO<T>(new_val, coef_list, &cost_new);
  ^~~~~~
QIO/QIO.h:23:28: note: candidate function [with T = int] not viable: no known conversion from 'int' to 'int *' for 1st argument; take the address of the argument with &
template <typename T> void QIO(T current_val[256],float coef_list[256][256], float *cost_new){
                           ^
In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:54:4: error: subscripted value is not an array, pointer, or vector
   current_val[variable_pick] = new_val[variable_pick];
   ^~~~~~~~~~~ ~~~~~~~~~~~~~
QIO/QIO_accel.cpp:60:17: error: subscripted value is not an array, pointer, or vector
 final_val[i] = current_val[i];
                ^~~~~~~~~~~ ~
18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.684 ; gain = 794.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.684 ; gain = 794.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.684 ; gain = 794.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 888.684 ; gain = 794.871
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-101] Partitioning array 'init_val' (QIO/QIO_accel.cpp:61) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:63) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'new_val' (QIO/QIO_accel.cpp:5) in dimension 1 with a block factor 16.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[4]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[5]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[6]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[7]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[8]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[9]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[10]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[11]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[12]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[13]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[14]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[15]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[4]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[5]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[6]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[7]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[8]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[9]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[10]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[11]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[12]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[13]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[14]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[15]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[0]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[1]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[2]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[3]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[4]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[5]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[6]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[7]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[8]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[9]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[10]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[11]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[12]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[13]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[14]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[15]' in function 'QIO_accel' (QIO/QIO.h:52:4).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 888.684 ; gain = 794.871
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val[0]' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list[0]' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 888.684 ; gain = 794.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.017 seconds; current allocated memory: 351.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 351.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 353.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 356.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 357.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 358.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 358.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_0' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_1' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_2' to 'QIO_accel_hw_int_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_3' to 'QIO_accel_hw_int_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_4' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_5' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_6' to 'QIO_accel_hw_int_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_7' to 'QIO_accel_hw_int_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_8' to 'QIO_accel_hw_int_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_9' to 'QIO_accel_hw_int_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_10' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_11' to 'QIO_accel_hw_int_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_12' to 'QIO_accel_hw_int_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_13' to 'QIO_accel_hw_int_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_14' to 'QIO_accel_hw_int_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_15' to 'QIO_accel_hw_int_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_0' to 'QIO_accel_hw_int_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_1' to 'QIO_accel_hw_int_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_2' to 'QIO_accel_hw_int_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_3' to 'QIO_accel_hw_int_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_4' to 'QIO_accel_hw_int_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_5' to 'QIO_accel_hw_int_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_6' to 'QIO_accel_hw_int_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_7' to 'QIO_accel_hw_int_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_8' to 'QIO_accel_hw_int_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_9' to 'QIO_accel_hw_int_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_10' to 'QIO_accel_hw_int_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_11' to 'QIO_accel_hw_int_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_12' to 'QIO_accel_hw_int_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_13' to 'QIO_accel_hw_int_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_14' to 'QIO_accel_hw_int_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_15' to 'QIO_accel_hw_int_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_1632_32_1_1' to 'QIO_accel_mux_163QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncLf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_163QgW': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 363.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_0' to 'QIO_accel_init_vaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_1' to 'QIO_accel_init_vaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_2' to 'QIO_accel_init_vaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_3' to 'QIO_accel_init_vaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_4' to 'QIO_accel_init_vaVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_5' to 'QIO_accel_init_vaWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_6' to 'QIO_accel_init_vaXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_7' to 'QIO_accel_init_vaYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_8' to 'QIO_accel_init_vaZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_9' to 'QIO_accel_init_va0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_10' to 'QIO_accel_init_va1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_11' to 'QIO_accel_init_va2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_12' to 'QIO_accel_init_va3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_13' to 'QIO_accel_init_va4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_14' to 'QIO_accel_init_va5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_15' to 'QIO_accel_init_va6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_0' to 'QIO_accel_coef_li7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_1' to 'QIO_accel_coef_li8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_2' to 'QIO_accel_coef_li9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_3' to 'QIO_accel_coef_libak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_4' to 'QIO_accel_coef_libbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_5' to 'QIO_accel_coef_libck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_6' to 'QIO_accel_coef_libdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_7' to 'QIO_accel_coef_libek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_8' to 'QIO_accel_coef_libfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_9' to 'QIO_accel_coef_libgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_10' to 'QIO_accel_coef_libhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_11' to 'QIO_accel_coef_libil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_12' to 'QIO_accel_coef_libjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_13' to 'QIO_accel_coef_libkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_14' to 'QIO_accel_coef_libll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_15' to 'QIO_accel_coef_libml' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.568 seconds; current allocated memory: 373.845 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_final_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_li7jG_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 888.684 ; gain = 794.871
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 59.746 seconds; peak allocated memory: 373.845 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.500 ; gain = 794.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.500 ; gain = 794.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.500 ; gain = 794.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 888.500 ; gain = 794.754
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'QIO<int>' (QIO/QIO.h:23).
INFO: [HLS 200-489] Unrolling loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' completely with a factor of 256.
ERROR: [XFORM 203-504] Stop unrolling loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.340 ; gain = 794.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.340 ; gain = 794.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.340 ; gain = 794.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 888.340 ; gain = 794.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-101] Partitioning array 'init_val' (QIO/QIO_accel.cpp:61) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:63) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'new_val' (QIO/QIO_accel.cpp:5) in dimension 1 with a block factor 16.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[4]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[5]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[6]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[7]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[8]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[9]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[10]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[11]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[12]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[13]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[14]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[15]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[4]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[5]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[6]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[7]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[8]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[9]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[10]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[11]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[12]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[13]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[14]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[15]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[0]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[1]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[2]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[3]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[4]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[5]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[6]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[7]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[8]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[9]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[10]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[11]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[12]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[13]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[14]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[15]' in function 'QIO_accel' (QIO/QIO.h:52:4).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 888.340 ; gain = 794.738
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop1' (QIO/QIO.h:27:27) in function 'QIO_accel_hw<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23:48) in function 'QIO_accel_hw<int>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val[0]' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list[0]' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 888.340 ; gain = 794.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.557 seconds; current allocated memory: 351.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 351.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel_hw_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44) and 'phi' operation ('sum') with incoming values : ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel_hw_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44) and 'phi' operation ('sum') with incoming values : ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel_hw_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44) and 'phi' operation ('sum') with incoming values : ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:32->QIO/QIO_accel.cpp:44).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 353.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 356.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 357.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 358.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 358.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_0' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_1' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_2' to 'QIO_accel_hw_int_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_3' to 'QIO_accel_hw_int_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_4' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_5' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_6' to 'QIO_accel_hw_int_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_7' to 'QIO_accel_hw_int_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_8' to 'QIO_accel_hw_int_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_9' to 'QIO_accel_hw_int_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_10' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_11' to 'QIO_accel_hw_int_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_12' to 'QIO_accel_hw_int_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_13' to 'QIO_accel_hw_int_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_14' to 'QIO_accel_hw_int_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_15' to 'QIO_accel_hw_int_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_0' to 'QIO_accel_hw_int_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_1' to 'QIO_accel_hw_int_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_2' to 'QIO_accel_hw_int_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_3' to 'QIO_accel_hw_int_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_4' to 'QIO_accel_hw_int_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_5' to 'QIO_accel_hw_int_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_6' to 'QIO_accel_hw_int_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_7' to 'QIO_accel_hw_int_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_8' to 'QIO_accel_hw_int_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_9' to 'QIO_accel_hw_int_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_10' to 'QIO_accel_hw_int_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_11' to 'QIO_accel_hw_int_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_12' to 'QIO_accel_hw_int_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_13' to 'QIO_accel_hw_int_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_14' to 'QIO_accel_hw_int_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_15' to 'QIO_accel_hw_int_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_1632_32_1_1' to 'QIO_accel_mux_163QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncLf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_163QgW': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 363.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_0' to 'QIO_accel_init_vaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_1' to 'QIO_accel_init_vaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_2' to 'QIO_accel_init_vaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_3' to 'QIO_accel_init_vaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_4' to 'QIO_accel_init_vaVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_5' to 'QIO_accel_init_vaWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_6' to 'QIO_accel_init_vaXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_7' to 'QIO_accel_init_vaYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_8' to 'QIO_accel_init_vaZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_9' to 'QIO_accel_init_va0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_10' to 'QIO_accel_init_va1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_11' to 'QIO_accel_init_va2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_12' to 'QIO_accel_init_va3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_13' to 'QIO_accel_init_va4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_14' to 'QIO_accel_init_va5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_15' to 'QIO_accel_init_va6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_0' to 'QIO_accel_coef_li7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_1' to 'QIO_accel_coef_li8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_2' to 'QIO_accel_coef_li9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_3' to 'QIO_accel_coef_libak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_4' to 'QIO_accel_coef_libbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_5' to 'QIO_accel_coef_libck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_6' to 'QIO_accel_coef_libdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_7' to 'QIO_accel_coef_libek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_8' to 'QIO_accel_coef_libfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_9' to 'QIO_accel_coef_libgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_10' to 'QIO_accel_coef_libhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_11' to 'QIO_accel_coef_libil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_12' to 'QIO_accel_coef_libjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_13' to 'QIO_accel_coef_libkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_14' to 'QIO_accel_coef_libll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_15' to 'QIO_accel_coef_libml' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.575 seconds; current allocated memory: 374.074 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_final_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_li7jG_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 888.340 ; gain = 794.738
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 59.292 seconds; peak allocated memory: 374.074 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.270 ; gain = 795.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.270 ; gain = 795.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 889.270 ; gain = 795.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 889.270 ; gain = 795.176
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-101] Partitioning array 'init_val' (QIO/QIO_accel.cpp:61) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:63) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'new_val' (QIO/QIO_accel.cpp:5) in dimension 1 with a block factor 16.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[4]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[5]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[6]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[7]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[8]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[9]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[10]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[11]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[12]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[13]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[14]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[15]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[4]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[5]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[6]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[7]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[8]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[9]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[10]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[11]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[12]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[13]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[14]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[15]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[0]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[1]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[2]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[3]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[4]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[5]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[6]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[7]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[8]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[9]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[10]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[11]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[12]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[13]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[14]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[15]' in function 'QIO_accel' (QIO/QIO.h:52:4).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 889.270 ; gain = 795.176
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val[0]' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list[0]' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 889.270 ; gain = 795.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.329 seconds; current allocated memory: 409.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 409.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.732 seconds; current allocated memory: 439.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 41.743 seconds; current allocated memory: 502.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.706 seconds; current allocated memory: 505.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.981 seconds; current allocated memory: 508.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.332 seconds; current allocated memory: 509.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 511.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.698 seconds; current allocated memory: 511.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_1632_32_1_1' to 'QIO_accel_mux_163eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_int_s' is 8320 from HDL expression: (1'b1 == ap_CS_fsm_state26)
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32cud': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_163eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_dEe': 37 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 9.819 seconds; current allocated memory: 557.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_0' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_1' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_2' to 'QIO_accel_hw_int_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_3' to 'QIO_accel_hw_int_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_4' to 'QIO_accel_hw_int_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_5' to 'QIO_accel_hw_int_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_6' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_7' to 'QIO_accel_hw_int_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_8' to 'QIO_accel_hw_int_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_9' to 'QIO_accel_hw_int_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_10' to 'QIO_accel_hw_int_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_11' to 'QIO_accel_hw_int_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_12' to 'QIO_accel_hw_int_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_13' to 'QIO_accel_hw_int_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_14' to 'QIO_accel_hw_int_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_15' to 'QIO_accel_hw_int_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_0' to 'QIO_accel_hw_int_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_1' to 'QIO_accel_hw_int_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_2' to 'QIO_accel_hw_int_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_3' to 'QIO_accel_hw_int_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_4' to 'QIO_accel_hw_int_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_5' to 'QIO_accel_hw_int_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_6' to 'QIO_accel_hw_int_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_7' to 'QIO_accel_hw_int_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_8' to 'QIO_accel_hw_int_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_9' to 'QIO_accel_hw_int_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_10' to 'QIO_accel_hw_int_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_11' to 'QIO_accel_hw_int_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_12' to 'QIO_accel_hw_int_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_13' to 'QIO_accel_hw_int_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_14' to 'QIO_accel_hw_int_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_15' to 'QIO_accel_hw_int_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_163eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 35.197 seconds; current allocated memory: 680.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_0' to 'QIO_accel_init_vaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_1' to 'QIO_accel_init_vaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_2' to 'QIO_accel_init_vaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_3' to 'QIO_accel_init_vaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_4' to 'QIO_accel_init_vaVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_5' to 'QIO_accel_init_vaWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_6' to 'QIO_accel_init_vaXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_7' to 'QIO_accel_init_vaYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_8' to 'QIO_accel_init_vaZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_9' to 'QIO_accel_init_va0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_10' to 'QIO_accel_init_va1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_11' to 'QIO_accel_init_va2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_12' to 'QIO_accel_init_va3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_13' to 'QIO_accel_init_va4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_14' to 'QIO_accel_init_va5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_15' to 'QIO_accel_init_va6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_0' to 'QIO_accel_coef_li7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_1' to 'QIO_accel_coef_li8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_2' to 'QIO_accel_coef_li9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_3' to 'QIO_accel_coef_libak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_4' to 'QIO_accel_coef_libbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_5' to 'QIO_accel_coef_libck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_6' to 'QIO_accel_coef_libdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_7' to 'QIO_accel_coef_libek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_8' to 'QIO_accel_coef_libfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_9' to 'QIO_accel_coef_libgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_10' to 'QIO_accel_coef_libhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_11' to 'QIO_accel_coef_libil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_12' to 'QIO_accel_coef_libjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_13' to 'QIO_accel_coef_libkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_14' to 'QIO_accel_coef_libll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_15' to 'QIO_accel_coef_libml' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 4.035 seconds; current allocated memory: 689.464 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_vdy_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_final_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_li7jG_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:55 ; elapsed = 00:03:39 . Memory (MB): peak = 889.270 ; gain = 795.176
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 219.861 seconds; peak allocated memory: 689.464 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.477 ; gain = 795.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.477 ; gain = 795.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.477 ; gain = 795.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 888.477 ; gain = 795.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-101] Partitioning array 'init_val' (QIO/QIO_accel.cpp:61) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:63) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'new_val' (QIO/QIO_accel.cpp:5) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[0]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[1]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[2]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[3]' in function 'QIO_accel' (QIO/QIO.h:52:4).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 888.477 ; gain = 795.105
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val[0]' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list[0]' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 888.477 ; gain = 795.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.189 seconds; current allocated memory: 377.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 377.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.408 seconds; current allocated memory: 393.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.077 seconds; current allocated memory: 427.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.008 seconds; current allocated memory: 430.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.109 seconds; current allocated memory: 431.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 432.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 432.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 433.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_432_32_1_1' to 'QIO_accel_mux_432eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32cud': 139 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_432eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_dEe': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 5.88 seconds; current allocated memory: 468.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_0' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_1' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_2' to 'QIO_accel_hw_int_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_3' to 'QIO_accel_hw_int_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_0' to 'QIO_accel_hw_int_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_1' to 'QIO_accel_hw_int_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_2' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_3' to 'QIO_accel_hw_int_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_432eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 15.439 seconds; current allocated memory: 523.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_0' to 'QIO_accel_init_vatde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_1' to 'QIO_accel_init_vaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_2' to 'QIO_accel_init_vavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_3' to 'QIO_accel_init_vawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_0' to 'QIO_accel_coef_lixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_1' to 'QIO_accel_coef_liyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_2' to 'QIO_accel_coef_lizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_3' to 'QIO_accel_coef_liAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.044 seconds; current allocated memory: 528.034 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_jbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_final_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_lixdS_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:31 ; elapsed = 00:02:03 . Memory (MB): peak = 888.477 ; gain = 795.105
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 123.439 seconds; peak allocated memory: 528.034 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.301 ; gain = 795.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.301 ; gain = 795.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.301 ; gain = 795.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 888.301 ; gain = 795.016
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-501] Unrolling loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'init_val' (QIO/QIO_accel.cpp:61) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:63) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'new_val' (QIO/QIO_accel.cpp:5) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:19:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[2]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'new_val[3]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:20:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[0]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[1]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[2]' in function 'QIO_accel' (QIO/QIO.h:52:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'init_val[3]' in function 'QIO_accel' (QIO/QIO.h:52:4).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 888.301 ; gain = 795.016
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val[0]' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val[0]' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list[0]' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 888.301 ; gain = 795.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.77 seconds; current allocated memory: 357.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 358.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 358.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 359.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 360.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 362.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 362.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 362.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 363.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_432_32_1_1' to 'QIO_accel_mux_432eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_432eOg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 365.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_0' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_1' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_2' to 'QIO_accel_hw_int_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_3' to 'QIO_accel_hw_int_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_0' to 'QIO_accel_hw_int_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_1' to 'QIO_accel_hw_int_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_2' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val_3' to 'QIO_accel_hw_int_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_432eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.022 seconds; current allocated memory: 370.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_0' to 'QIO_accel_init_vatde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_1' to 'QIO_accel_init_vaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_2' to 'QIO_accel_init_vavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_init_val_3' to 'QIO_accel_init_vawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_0' to 'QIO_accel_coef_lixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_1' to 'QIO_accel_coef_liyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_2' to 'QIO_accel_coef_lizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_3' to 'QIO_accel_coef_liAem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 374.879 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_final_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_lixdS_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 888.301 ; gain = 795.016
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 56.909 seconds; peak allocated memory: 374.879 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO_accel.cpp:16:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO_accel.cpp:22:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO_accel.cpp:53:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file QIO/QIO_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.406 ; gain = 793.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.406 ; gain = 793.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 888.406 ; gain = 793.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 888.406 ; gain = 793.895
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_QIO_hw_loop3_proc' (QIO/QIO_accel.cpp:54) to a process function for dataflow in function 'QIO_accel_hw<int>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'init_val' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'init_val' has read operations in process function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'current_val' should be updated in process function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'coef_list' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'coef_list' has read operations in process function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'QIO_accel_hw<int>', detected/extracted 3 process function(s): 
	 'QIO_accel_hw<int>_Block_codeRepl22_proc'
	 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc'
	 'QIO_accel_hw<int>_Loop_QIO_hw_loop3_proc'.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc' (QIO/QIO_accel.cpp:44->QIO/QIO_accel.cpp:3) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28->QIO/QIO_accel.cpp:3) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 888.406 ; gain = 793.895
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'QIO_accel_hw<int>_Loop_QIO_hw_loop3_proc' to 'QIO_accel_hw_Loop_QI' (QIO/QIO_accel.cpp:54:22)
WARNING: [XFORM 203-631] Renaming function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc' to 'QIO_accel_hw_Loop_QI.1' (QIO/QIO.h:3:23)
WARNING: [XFORM 203-631] Renaming function 'QIO_accel_hw<int>_Block_codeRepl22_proc' to 'QIO_accel_hw_Block_c' (QIO/QIO_accel.cpp:4:1)
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:10:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 888.406 ; gain = 793.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw_Loop_QI.1' to 'QIO_accel_hw_Loop_QI_1'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_Block_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.802 seconds; current allocated memory: 375.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 375.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 375.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 375.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_Loop_QI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 376.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 377.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_Loop_QI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 377.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 377.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 377.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 377.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 378.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 378.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_Block_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_Block_c'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 378.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 378.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_Loop_QI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_Loop_QI_1_new_val' to 'QIO_accel_hw_Loopbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_Loop_QI_1'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 381.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_Loop_QI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_Loop_QI'.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 384.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 384.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 385.871 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_Loopbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO QIO_accel_hw_int_lbW_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_lbW_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'seed_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rnd_input_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO QIO_accel_hw_int_lbW_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO QIO_accel_hw_int_lbW_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 888.406 ; gain = 793.895
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 56.061 seconds; peak allocated memory: 385.871 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO.h:26:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO.h:35:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file QIO/QIO_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.586 ; gain = 795.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.586 ; gain = 795.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 888.586 ; gain = 795.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 888.586 ; gain = 795.445
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_QIO_loop1_proc' (QIO/QIO.h:27) to a process function for dataflow in function 'QIO<int>'.
INFO: [XFORM 203-712] Applying dataflow to function 'QIO<int>', detected/extracted 2 process function(s): 
	 'QIO<int>_Loop_QIO_loop1_proc'
	 'QIO<int>_Block_QIO<int>_.exit2_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 888.586 ; gain = 795.445
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'QIO<int>_Loop_QIO_loop1_proc' to 'QIO_Loop_QIO_loop1_p' (QIO/QIO.h:27:23)
WARNING: [XFORM 203-631] Renaming function 'QIO<int>_Block_QIO<int>_.exit2_proc' to 'QIO_Block_QIO_.exit2' (QIO/QIO.h:35:2)
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:10:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 888.586 ; gain = 795.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_Block_QIO_.exit2' to 'QIO_Block_QIO_exit2'.
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.176 seconds; current allocated memory: 376.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 376.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_Loop_QIO_loop1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 376.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 377.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_Block_QIO_exit2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 377.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 377.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 377.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 377.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 377.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 378.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 379.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 379.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 379.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_Loop_QIO_loop1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_Loop_QIO_loop1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 380.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_Block_QIO_exit2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_Block_QIO_exit2'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 381.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 381.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 383.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 386.905 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-285] Implementing FIFO 'sum_0_loc_0_i_loc_ch_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 888.586 ; gain = 795.445
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 53.103 seconds; peak allocated memory: 386.905 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: QIO/QIO_accel.cpp:66:56
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file QIO/QIO_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 888.438 ; gain = 793.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 888.438 ; gain = 793.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 888.438 ; gain = 793.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:01:33 . Memory (MB): peak = 888.438 ; gain = 793.516
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_axis2type_loop1_proc' (QIO/QIO.h:49) to a process function for dataflow in function 'QIO_accel'.
INFO: [XFORM 203-721] Changing loop 'Loop_axis2type_loop2_proc' (QIO/QIO.h:55) to a process function for dataflow in function 'QIO_accel'.
INFO: [XFORM 203-721] Changing loop 'Loop_type2axis_loop1_proc' (QIO/QIO.h:73) to a process function for dataflow in function 'QIO_accel'.
ERROR: [XFORM 203-711] Argument 'input.data.V' failed dataflow checking: it can only be used in one process.
WARNING: [XFORM 203-713] Argument 'input.data.V' has read operations in process function 'Loop_axis2type_loop1_proc39'.
WARNING: [XFORM 203-713] Argument 'input.data.V' has read operations in process function 'Loop_axis2type_loop2_proc'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 888.297 ; gain = 793.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 888.297 ; gain = 793.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:01:10 . Memory (MB): peak = 888.297 ; gain = 793.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:01:31 . Memory (MB): peak = 888.297 ; gain = 793.488
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:55 . Memory (MB): peak = 888.297 ; gain = 793.488
INFO: [XFORM 203-541] Flattening a loop nest 'QIO_loop1' (QIO/QIO.h:27:27) in function 'QIO_accel_hw<int>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23:48) in function 'QIO_accel_hw<int>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:02:00 . Memory (MB): peak = 888.297 ; gain = 793.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.452 seconds; current allocated memory: 347.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 347.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1_QIO_loop2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44) and 'fadd' operation ('sum', QIO/QIO.h:31->QIO/QIO_accel.cpp:44).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 348.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.358 seconds; current allocated memory: 349.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.785 seconds; current allocated memory: 350.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 350.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 350.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 353.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 3.105 seconds; current allocated memory: 356.812 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:02:21 . Memory (MB): peak = 888.297 ; gain = 793.488
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 141.046 seconds; peak allocated memory: 356.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 887.848 ; gain = 794.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 887.848 ; gain = 794.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 887.848 ; gain = 794.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:01:17 . Memory (MB): peak = 887.848 ; gain = 794.328
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 887.848 ; gain = 794.328
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 887.848 ; gain = 794.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.351 seconds; current allocated memory: 369.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 369.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.293 seconds; current allocated memory: 381.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 24.374 seconds; current allocated memory: 409.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.652 seconds; current allocated memory: 411.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.406 seconds; current allocated memory: 412.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.553 seconds; current allocated memory: 412.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 413.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 413.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32cud': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_dEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 14.385 seconds; current allocated memory: 447.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 30.276 seconds; current allocated memory: 483.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 4.398 seconds; current allocated memory: 486.365 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:54 ; elapsed = 00:04:01 . Memory (MB): peak = 887.848 ; gain = 794.328
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 241.703 seconds; peak allocated memory: 486.365 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 888.258 ; gain = 794.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 888.258 ; gain = 794.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:01:10 . Memory (MB): peak = 888.258 ; gain = 794.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:01:32 . Memory (MB): peak = 888.258 ; gain = 794.473
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-131] Reshaping array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO_accel.cpp:44:3) to (QIO/QIO_accel.cpp:23:43) in function 'QIO_accel_hw<int>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:58 . Memory (MB): peak = 888.258 ; gain = 794.473
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:02:06 . Memory (MB): peak = 888.258 ; gain = 794.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 126.816 seconds; current allocated memory: 370.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 370.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.613 seconds; current allocated memory: 382.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.852 seconds; current allocated memory: 410.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.588 seconds; current allocated memory: 412.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 413.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.019 seconds; current allocated memory: 414.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 414.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 414.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32cud': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_dEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 9.688 seconds; current allocated memory: 449.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_kbM' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel_hw_int_s' is 8392 from HDL expression: (1'b1 == ap_CS_fsm_state52)
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 22.143 seconds; current allocated memory: 485.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 3.486 seconds; current allocated memory: 489.921 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_init_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:29 ; elapsed = 00:03:40 . Memory (MB): peak = 888.258 ; gain = 794.473
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 220.827 seconds; peak allocated memory: 489.921 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:46 . Memory (MB): peak = 888.254 ; gain = 795.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:46 . Memory (MB): peak = 888.254 ; gain = 795.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:01:00 . Memory (MB): peak = 888.254 ; gain = 795.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 888.254 ; gain = 795.266
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop2' (QIO/QIO.h:31) in function 'QIO<int>' completely with a factor of 256.
WARNING: [XFORM 203-104] Completely partitioning array 'current_val' (QIO/QIO_accel.cpp:4) accessed through non-constant indices on dimension 1 (QIO/QIO_accel.cpp:56:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:40 . Memory (MB): peak = 888.254 ; gain = 795.266
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:55:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:61:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:02:02 . Memory (MB): peak = 888.254 ; gain = 795.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.324 seconds; current allocated memory: 432.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 432.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum_254', QIO/QIO.h:32) and 'fadd' operation ('sum', QIO/QIO.h:32).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.728 seconds; current allocated memory: 444.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 22.179 seconds; current allocated memory: 472.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.209 seconds; current allocated memory: 480.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.499 seconds; current allocated memory: 491.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.197 seconds; current allocated memory: 492.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 492.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 1.924 seconds; current allocated memory: 492.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32cud': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_dEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 9.829 seconds; current allocated memory: 527.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_2568_32_1_1' to 'QIO_accel_mux_256lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel_hw_int_s' is 8276 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_256lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 23.123 seconds; current allocated memory: 572.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 13.15 seconds; current allocated memory: 606.577 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_init_val_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:14 ; elapsed = 00:04:25 . Memory (MB): peak = 888.254 ; gain = 795.266
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 265.87 seconds; peak allocated memory: 606.577 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 888.832 ; gain = 795.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 888.832 ; gain = 795.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 888.832 ; gain = 795.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 888.832 ; gain = 795.910
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'QIO<int>' (QIO/QIO.h:23).
INFO: [HLS 200-489] Unrolling loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' completely with a factor of 256.
ERROR: [XFORM 203-504] Stop unrolling loop 'QIO_loop1' (QIO/QIO.h:27) in function 'QIO<int>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 888.313 ; gain = 795.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 888.313 ; gain = 795.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 888.313 ; gain = 795.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 888.313 ; gain = 795.270
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-104] Completely partitioning array 'current_val' (QIO/QIO_accel.cpp:4) accessed through non-constant indices on dimension 1 (QIO/QIO_accel.cpp:56:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 888.313 ; gain = 795.270
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:60:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 888.313 ; gain = 795.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.378 seconds; current allocated memory: 412.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 412.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.935 seconds; current allocated memory: 418.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.617 seconds; current allocated memory: 430.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.253 seconds; current allocated memory: 430.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 430.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 430.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_mux_2568_32_1_1' to 'QIO_accel_mux_256lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'QIO_accel_hw_int_s' is 8276 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_mux_256lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 442.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 6.624 seconds; current allocated memory: 477.992 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 888.313 ; gain = 795.270
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 85.48 seconds; peak allocated memory: 477.992 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.289 ; gain = 794.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.289 ; gain = 794.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.289 ; gain = 794.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 888.289 ; gain = 794.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:60).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:60).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:3).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'QIO_hw_loop1' (QIO/QIO_accel.cpp:17) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'QIO_hw_loop3' (QIO/QIO_accel.cpp:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'QIO<int>' (QIO/QIO.h:23).
INFO: [HLS 200-489] Unrolling loop 'QIO_hw_loop1' (QIO/QIO_accel.cpp:17) in function 'QIO_accel_hw<int>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' completely with a factor of 1000000.
ERROR: [XFORM 203-504] Stop unrolling loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:55:3: error: indirection requires pointer operand ('float' invalid)
  *cost_new = sum;
  ^~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.414 ; gain = 794.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.414 ; gain = 794.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:76).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:57).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 888.414 ; gain = 794.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 888.414 ; gain = 794.789
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:71).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:71).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 888.414 ; gain = 794.789
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:67:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:60:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 888.414 ; gain = 794.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.168 seconds; current allocated memory: 347.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 347.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 348.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 349.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 350.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 350.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 350.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 352.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 356.654 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 888.414 ; gain = 794.789
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 51.059 seconds; peak allocated memory: 356.654 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 888.129 ; gain = 794.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 888.129 ; gain = 794.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:76).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:57).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 888.129 ; gain = 794.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 888.129 ; gain = 794.164
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:71).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:71).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 888.129 ; gain = 794.164
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:67:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:60:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 888.129 ; gain = 794.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.482 seconds; current allocated memory: 347.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 347.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 348.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 349.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 350.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 350.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 350.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptrunchbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptrunchbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 352.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 356.654 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 888.129 ; gain = 794.164
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 51.684 seconds; peak allocated memory: 356.654 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: QIO/QIO_accel.cpp:77:56
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file QIO/QIO_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.566 ; gain = 794.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.566 ; gain = 794.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:76).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:57).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.566 ; gain = 794.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 888.566 ; gain = 794.129
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:71).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:71).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_axis2type_loop1_proc' (QIO/QIO.h:48) to a process function for dataflow in function 'QIO_accel'.
INFO: [XFORM 203-721] Changing loop 'Loop_axis2type_loop2_proc' (QIO/QIO.h:54) to a process function for dataflow in function 'QIO_accel'.
INFO: [XFORM 203-721] Changing loop 'Loop_type2axis_loop1_proc' (QIO/QIO.h:72) to a process function for dataflow in function 'QIO_accel'.
ERROR: [XFORM 203-711] Argument 'input.data.V' failed dataflow checking: it can only be used in one process.
WARNING: [XFORM 203-713] Argument 'input.data.V' has read operations in process function 'Loop_axis2type_loop1_proc36'.
WARNING: [XFORM 203-713] Argument 'input.data.V' has read operations in process function 'Loop_axis2type_loop2_proc'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO_accel.cpp:16:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO_accel.cpp:22:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: QIO/QIO_accel.cpp:64:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file QIO/QIO_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.492 ; gain = 795.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.492 ; gain = 795.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:76).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:57).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 888.492 ; gain = 795.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 888.492 ; gain = 795.113
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:71).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:71).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_QIO_hw_loop3_proc' (QIO/QIO_accel.cpp:65) to a process function for dataflow in function 'QIO_accel_hw<int>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'init_val' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'init_val' has read operations in process function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'current_val' should be updated in process function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'coef_list' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'coef_list' has read operations in process function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'QIO_accel_hw<int>', detected/extracted 3 process function(s): 
	 'QIO_accel_hw<int>_Block_codeRepl22_proc'
	 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc'
	 'QIO_accel_hw<int>_Loop_QIO_hw_loop3_proc'.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:28->QIO/QIO_accel.cpp:3) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 888.492 ; gain = 795.113
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'QIO_accel_hw<int>_Loop_QIO_hw_loop3_proc' to 'QIO_accel_hw_Loop_QI' (QIO/QIO_accel.cpp:65:22)
WARNING: [XFORM 203-631] Renaming function 'QIO_accel_hw<int>_Loop_QIO_hw_loop1_proc' to 'QIO_accel_hw_Loop_QI.1' (QIO/QIO_accel.cpp:3:24)
WARNING: [XFORM 203-631] Renaming function 'QIO_accel_hw<int>_Block_codeRepl22_proc' to 'QIO_accel_hw_Block_c' (QIO/QIO_accel.cpp:4:1)
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:10:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:67:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:60:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 888.492 ; gain = 795.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw_Loop_QI.1' to 'QIO_accel_hw_Loop_QI_1'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_Block_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.689 seconds; current allocated memory: 374.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 375.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 375.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 375.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_Loop_QI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 376.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 377.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_Loop_QI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 377.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 377.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 377.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 377.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 378.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 378.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_Block_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_Block_c'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 378.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 378.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_Loop_QI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_Loop_QI_1_new_val' to 'QIO_accel_hw_Loopbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_Loop_QI_1'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 381.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_Loop_QI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_Loop_QI'.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 384.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 384.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 385.874 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_Loopbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO QIO_accel_hw_int_lbW_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_lbW_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'seed_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rnd_input_loc_channe_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO QIO_accel_hw_int_lbW_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO QIO_accel_hw_int_lbW_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 888.492 ; gain = 795.113
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 53.5 seconds; peak allocated memory: 385.874 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.066 ; gain = 793.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.066 ; gain = 793.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:76).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:57).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 888.066 ; gain = 793.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 888.066 ; gain = 793.605
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:71).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:71).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop1' (QIO/QIO_accel.cpp:48) in function 'QIO_accel_hw<int>' completely with a factor of 256.
ERROR: [XFORM 203-504] Stop unrolling loop 'QIO_loop1' (QIO/QIO_accel.cpp:48) in function 'QIO_accel_hw<int>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.348 ; gain = 795.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.348 ; gain = 795.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:76).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:35).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:32).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:57).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 888.348 ; gain = 795.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 888.348 ; gain = 795.324
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:71).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:71).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:23) in function 'QIO_accel_hw<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop1' (QIO/QIO_accel.cpp:48) in function 'QIO_accel_hw<int>' completely with a factor of 256.
ERROR: [XFORM 203-504] Stop unrolling loop 'QIO_loop1' (QIO/QIO_accel.cpp:48) in function 'QIO_accel_hw<int>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 888.398 ; gain = 794.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 888.398 ; gain = 794.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:75).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 888.398 ; gain = 794.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 888.398 ; gain = 794.820
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:70).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_hw_loop2' (QIO/QIO_accel.cpp:22) in function 'QIO_accel_hw<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop1' (QIO/QIO_accel.cpp:47) in function 'QIO_accel_hw<int>' completely with a factor of 256.
ERROR: [XFORM 203-504] Stop unrolling loop 'QIO_loop1' (QIO/QIO_accel.cpp:47) in function 'QIO_accel_hw<int>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 888.336 ; gain = 794.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 888.336 ; gain = 794.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:75).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:31).
INFO: [XFORM 203-603] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27).
INFO: [XFORM 203-603] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 888.336 ; gain = 794.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 888.336 ; gain = 794.570
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:70).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-501] Unrolling loop 'QIO_loop2' (QIO/QIO_accel.cpp:50) in function 'QIO_accel_hw<int>' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:73) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_val' (QIO/QIO_accel.cpp:4) in dimension 1 with a block factor 2.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'QIO_accel_hw<int>' (QIO/LFSR.h:34->QIO/QIO_accel.cpp:27) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:18:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:48:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:48:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[0]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:66:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_val[1]' in function 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:66:2).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO_accel.cpp:50:29) to (QIO/QIO_accel.cpp:50:24) in function 'QIO_accel_hw<int>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO_accel.cpp:47:28) to (QIO/QIO_accel.cpp:50:15) in function 'QIO_accel_hw<int>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO_accel.cpp:22:48) to (QIO/QIO_accel.cpp:36:3) in function 'QIO_accel_hw<int>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO_accel.cpp:64:27) to (QIO/QIO_accel.cpp:64:22) in function 'QIO_accel_hw<int>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 888.336 ; gain = 794.570
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:54:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:66:2)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val[0]' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:51:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list[0]' (QIO/QIO.h:60:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 888.336 ; gain = 794.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.467 seconds; current allocated memory: 348.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 348.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 349.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 350.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 351.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 351.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 351.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_0' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val_1' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 354.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'seed' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_0' to 'QIO_accel_coef_lincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_coef_list_1' to 'QIO_accel_coef_liocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.446 seconds; current allocated memory: 359.119 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_lincg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 888.336 ; gain = 794.570
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 59.711 seconds; peak allocated memory: 359.119 MB.
