#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 28 04:13:53 2023
# Process ID: 5576
# Current directory: D:/ProProject/CS202/CPU/CPU_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24172 D:\ProProject\CS202\CPU\CPU_1\CPU_1.xpr
# Log file: D:/ProProject/CS202/CPU/CPU_1/vivado.log
# Journal file: D:/ProProject/CS202/CPU/CPU_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ProProject/CS202/CPU/CPU_1/CPU_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/gmcc/Desktop/cpu1/CPU_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProTools/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v
update_compile_order -fileset sources_1
add_files -norecurse D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v
update_compile_order -fileset sources_1
reset_run synth_2
reset_run prgrom_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
[Sun May 28 04:21:33 2023] Launched prgrom_synth_1, synth_2...
Run output will be captured here:
prgrom_synth_1: D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/prgrom_synth_1/runme.log
synth_2: D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/synth_2/runme.log
[Sun May 28 04:21:33 2023] Launched impl_2...
Run output will be captured here: D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/impl_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1051.242 ; gain = 109.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'song' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_self' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
	Parameter NUM bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_self' (1#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_self__parameterized0' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
	Parameter NUM bound to: 12500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_self__parameterized0' (1#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/clk_self.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:58]
INFO: [Synth 8-256] done synthesizing module 'song' (2#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/song.v:4]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/ProTools/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/ProTools/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (4#1) [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (5#1) [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'programrom' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (6#1) [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (7#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'IFetc32' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/IFetc32.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFetc32' (8#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/IFetc32.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controller' (9#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-226] default block is never used [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:46]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (11#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'leds' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (12#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-638] synthesizing module 'ioread' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-256] done synthesizing module 'ioread' (13#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (14#1) [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (15#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (16#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-638] synthesizing module 'segtube' [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:23]
INFO: [Synth 8-226] default block is never used [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:86]
INFO: [Synth 8-226] default block is never used [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:101]
INFO: [Synth 8-256] done synthesizing module 'segtube' (17#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/segtube.v:23]
INFO: [Synth 8-256] done synthesizing module 'Top' (18#1) [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/new/Top.v:3]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design ALU has unconnected port Jr
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[31]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[30]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[29]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[28]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[27]
WARNING: [Synth 8-3331] design IFetc32 has unconnected port Insturction_i[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.570 ; gain = 158.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.570 ; gain = 158.582
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_2/cpuclk.dcp' for cell 'cclk'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.dcp' for cell 'pgr/instmem'
INFO: [Project 1-454] Reading design checkpoint 'd:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.dcp' for cell 'dm/ram'
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_2/cpuclk_board.xdc] for cell 'cclk/inst'
Finished Parsing XDC File [d:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_2/cpuclk_board.xdc] for cell 'cclk/inst'
Parsing XDC File [d:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_2/cpuclk.xdc] for cell 'cclk/inst'
Finished Parsing XDC File [d:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_2/cpuclk.xdc] for cell 'cclk/inst'
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1457.559 ; gain = 515.570
56 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1457.559 ; gain = 515.570
close_design
open_run impl_2
INFO: [Netlist 29-17] Analyzing 458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/dcp11/Top_board.xdc]
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/dcp11/Top_board.xdc]
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/dcp11/Top_early.xdc]
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/dcp11/Top_early.xdc]
Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/dcp11/Top.xdc]
Finished Parsing XDC File [D:/ProProject/CS202/CPU/CPU_1/.Xil/Vivado-5576-LamborPC/dcp11/Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1460.086 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1460.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list speakerT1]]
set_property is_loc_fixed true [get_ports [list  speakerT1]]
place_ports speakerT1 T1
set_property target_constrs_file D:/ProProject/CS202/CPU/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 8
[Sun May 28 04:32:39 2023] Launched impl_2...
Run output will be captured here: D:/ProProject/CS202/CPU/CPU_1/CPU_1.runs/impl_2/runme.log
