{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666393794875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666393794875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 17:09:54 2022 " "Processing started: Fri Oct 21 17:09:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666393794875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666393794875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16bit_latch -c b16bit_latch " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16bit_latch -c b16bit_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666393794875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666393795439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666393795447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16bit_latch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16bit_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666393803342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666393803342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16bit_latch " "Elaborating entity \"b16bit_latch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666393803372 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666393803382 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666393803382 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "reginput " "Pin \"reginput\" not connected" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666393803382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666393803800 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666393803800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666393803800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out bus_split_out:inst5 " "Elaborating entity \"bus_split_out\" for hierarchy \"bus_split_out:inst5\"" {  } { { "b16bit_latch.bdf" "inst5" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1264 1408 576 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666393803805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666393803835 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666393803835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666393803835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst3 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst3\"" {  } { { "b16bit_latch.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666393803835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666393803855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666393803855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch 8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666393803855 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[15\] GND " "Pin \"regout\[15\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[14\] GND " "Pin \"regout\[14\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[13\] GND " "Pin \"regout\[13\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[12\] GND " "Pin \"regout\[12\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[11\] GND " "Pin \"regout\[11\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[10\] GND " "Pin \"regout\[10\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[9\] GND " "Pin \"regout\[9\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[8\] GND " "Pin \"regout\[8\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[7\] GND " "Pin \"regout\[7\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[6\] GND " "Pin \"regout\[6\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[5\] GND " "Pin \"regout\[5\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[4\] GND " "Pin \"regout\[4\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[3\] GND " "Pin \"regout\[3\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[2\] GND " "Pin \"regout\[2\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[1\] GND " "Pin \"regout\[1\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[0\] GND " "Pin \"regout\[0\]\" is stuck at GND" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 168 1464 1640 184 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666393804181 "|b16bit_latch|regout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666393804181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666393804342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666393804342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 216 208 376 232 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[15\] " "No output dependent on input pin \"reginput\[15\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[14\] " "No output dependent on input pin \"reginput\[14\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[13\] " "No output dependent on input pin \"reginput\[13\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[12\] " "No output dependent on input pin \"reginput\[12\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[11\] " "No output dependent on input pin \"reginput\[11\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[10\] " "No output dependent on input pin \"reginput\[10\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[9\] " "No output dependent on input pin \"reginput\[9\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[8\] " "No output dependent on input pin \"reginput\[8\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[7\] " "No output dependent on input pin \"reginput\[7\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[6\] " "No output dependent on input pin \"reginput\[6\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[5\] " "No output dependent on input pin \"reginput\[5\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[4\] " "No output dependent on input pin \"reginput\[4\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[3\] " "No output dependent on input pin \"reginput\[3\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[2\] " "No output dependent on input pin \"reginput\[2\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[1\] " "No output dependent on input pin \"reginput\[1\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[0\] " "No output dependent on input pin \"reginput\[0\]\"" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666393804408 "|b16bit_latch|reginput[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666393804408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666393804408 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666393804408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666393804408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666393804418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 17:10:04 2022 " "Processing ended: Fri Oct 21 17:10:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666393804418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666393804418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666393804418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666393804418 ""}
