

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_506_1'
================================================================
* Date:           Tue Feb  8 15:34:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.922 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_506_1  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     150|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|     191|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U168  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln506_fu_186_p2    |         +|   0|  0|   9|           2|           2|
    |tmp_s_fu_144_p4        |         +|   0|  0|   9|           2|           2|
    |icmp_ln506_fu_116_p2   |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln508_fu_132_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln509_fu_164_p2   |      icmp|   0|  0|   8|           2|           1|
    |num_res_1_fu_156_p3    |    select|   0|  0|  32|           1|           1|
    |num_res_2_3_fu_170_p3  |    select|   0|  0|  32|           1|          32|
    |num_res_2_4_fu_178_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 150|          43|         103|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6  |   9|          2|    2|          4|
    |i_fu_52               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_fu_52            |   2|   0|    2|          0|
    |num_res_2_1_fu_60  |  32|   0|   32|          0|
    |num_res_2_fu_56    |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  68|   0|   68|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_506_1|  return value|
|sub_i1                   |   in|   32|     ap_none|                               sub_i1|        scalar|
|trunc_ln509_1            |   in|    2|     ap_none|                        trunc_ln509_1|        scalar|
|p_read3                  |   in|   32|     ap_none|                              p_read3|        scalar|
|p_read10                 |   in|   32|     ap_none|                             p_read10|        scalar|
|p_read11                 |   in|   32|     ap_none|                             p_read11|        scalar|
|num_res_1_02_out         |  out|   32|      ap_vld|                     num_res_1_02_out|       pointer|
|num_res_1_02_out_ap_vld  |  out|    1|      ap_vld|                     num_res_1_02_out|       pointer|
|num_res_2_01_out         |  out|   32|      ap_vld|                     num_res_2_01_out|       pointer|
|num_res_2_01_out_ap_vld  |  out|    1|      ap_vld|                     num_res_2_01_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_res_2 = alloca i32 1"   --->   Operation 5 'alloca' 'num_res_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_res_2_1 = alloca i32 1"   --->   Operation 6 'alloca' 'num_res_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 8 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln509_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln509_1"   --->   Operation 10 'read' 'trunc_ln509_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_i1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i1"   --->   Operation 11 'read' 'sub_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_6 = load i2 %i" [../src/ban.cpp:509]   --->   Operation 14 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.44ns)   --->   "%icmp_ln506 = icmp_eq  i2 %i_6, i2 0" [../src/ban.cpp:506]   --->   Operation 16 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void %.split9_ifconv, void %_ZNK3Ban22sum_infinitesimal_realEPff.69.exit.preheader.exitStub" [../src/ban.cpp:506]   --->   Operation 18 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%num_res_2_load_1 = load i32 %num_res_2" [../src/ban.cpp:509]   --->   Operation 19 'load' 'num_res_2_load_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%num_res_2_1_load_1 = load i32 %num_res_2_1" [../src/ban.cpp:509]   --->   Operation 20 'load' 'num_res_2_1_load_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_6" [../src/ban.cpp:509]   --->   Operation 21 'zext' 'i_cast' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/ban.cpp:506]   --->   Operation 22 'specloopname' 'specloopname_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%icmp_ln508 = icmp_ult  i32 %i_cast, i32 %sub_i1_read" [../src/ban.cpp:508]   --->   Operation 23 'icmp' 'icmp_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.54ns)   --->   "%add_ln509 = add i2 %i_6, i2 %trunc_ln509_1_read" [../src/ban.cpp:509]   --->   Operation 24 'add' 'add_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_read_5, i32 %p_read_4, i32 %p_read, i2 %add_ln509" [../src/ban.cpp:509]   --->   Operation 25 'mux' 'tmp_s' <Predicate = (!icmp_ln506)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%num_res_1 = select i1 %icmp_ln508, i32 0, i32 %tmp_s" [../src/ban.cpp:508]   --->   Operation 26 'select' 'num_res_1' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.44ns)   --->   "%icmp_ln509 = icmp_eq  i2 %i_6, i2 1" [../src/ban.cpp:509]   --->   Operation 27 'icmp' 'icmp_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.44ns)   --->   "%num_res_2_3 = select i1 %icmp_ln509, i32 %num_res_1, i32 %num_res_2_1_load_1" [../src/ban.cpp:509]   --->   Operation 28 'select' 'num_res_2_3' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.44ns)   --->   "%num_res_2_4 = select i1 %icmp_ln509, i32 %num_res_2_load_1, i32 %num_res_1" [../src/ban.cpp:509]   --->   Operation 29 'select' 'num_res_2_4' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.54ns)   --->   "%add_ln506 = add i2 %i_6, i2 3" [../src/ban.cpp:506]   --->   Operation 30 'add' 'add_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %num_res_2_3, i32 %num_res_2_1" [../src/ban.cpp:509]   --->   Operation 31 'store' 'store_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %num_res_2_4, i32 %num_res_2" [../src/ban.cpp:509]   --->   Operation 32 'store' 'store_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln506 = store i2 %add_ln506, i2 %i" [../src/ban.cpp:506]   --->   Operation 33 'store' 'store_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%num_res_2_load = load i32 %num_res_2"   --->   Operation 35 'load' 'num_res_2_load' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%num_res_2_1_load = load i32 %num_res_2_1"   --->   Operation 36 'load' 'num_res_2_1_load' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_1_02_out, i32 %num_res_2_1_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_2_01_out, i32 %num_res_2_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln509_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_2_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01]
num_res_2          (alloca           ) [ 01]
num_res_2_1        (alloca           ) [ 01]
p_read             (read             ) [ 00]
p_read_4           (read             ) [ 00]
p_read_5           (read             ) [ 00]
trunc_ln509_1_read (read             ) [ 00]
sub_i1_read        (read             ) [ 00]
store_ln0          (store            ) [ 00]
br_ln0             (br               ) [ 00]
i_6                (load             ) [ 00]
specpipeline_ln0   (specpipeline     ) [ 00]
icmp_ln506         (icmp             ) [ 01]
empty              (speclooptripcount) [ 00]
br_ln506           (br               ) [ 00]
num_res_2_load_1   (load             ) [ 00]
num_res_2_1_load_1 (load             ) [ 00]
i_cast             (zext             ) [ 00]
specloopname_ln506 (specloopname     ) [ 00]
icmp_ln508         (icmp             ) [ 00]
add_ln509          (add              ) [ 00]
tmp_s              (mux              ) [ 00]
num_res_1          (select           ) [ 00]
icmp_ln509         (icmp             ) [ 00]
num_res_2_3        (select           ) [ 00]
num_res_2_4        (select           ) [ 00]
add_ln506          (add              ) [ 00]
store_ln509        (store            ) [ 00]
store_ln509        (store            ) [ 00]
store_ln506        (store            ) [ 00]
br_ln0             (br               ) [ 00]
num_res_2_load     (load             ) [ 00]
num_res_2_1_load   (load             ) [ 00]
write_ln0          (write            ) [ 00]
write_ln0          (write            ) [ 00]
ret_ln0            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln509_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln509_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_res_1_02_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num_res_2_01_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_2_01_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="num_res_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="num_res_2_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_4_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_5_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln509_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln509_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub_i1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_6_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln506_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="num_res_2_load_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_load_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="num_res_2_1_load_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_1_load_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln508_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln508/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln509_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln509/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="32" slack="0"/>
<pin id="149" dir="0" index="4" bw="2" slack="0"/>
<pin id="150" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="num_res_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln509_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln509/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="num_res_2_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="num_res_2_4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln506_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln509_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln509/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln509_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln509/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln506_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln506/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="num_res_2_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="num_res_2_1_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_1_load/1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="222" class="1005" name="num_res_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_res_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="num_res_2_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_res_2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="88" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="113" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="82" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="76" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="64" pin="2"/><net_sink comp="144" pin=3"/></net>

<net id="155"><net_src comp="138" pin="2"/><net_sink comp="144" pin=4"/></net>

<net id="161"><net_src comp="132" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="144" pin="5"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="113" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="156" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="125" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="164" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="122" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="156" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="113" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="170" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="178" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="186" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="218"><net_src comp="52" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="225"><net_src comp="56" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="232"><net_src comp="60" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: num_res_1_02_out | {1 }
	Port: num_res_2_01_out | {1 }
 - Input state : 
	Port: operator+_Pipeline_VITIS_LOOP_506_1 : sub_i1 | {1 }
	Port: operator+_Pipeline_VITIS_LOOP_506_1 : trunc_ln509_1 | {1 }
	Port: operator+_Pipeline_VITIS_LOOP_506_1 : p_read3 | {1 }
	Port: operator+_Pipeline_VITIS_LOOP_506_1 : p_read10 | {1 }
	Port: operator+_Pipeline_VITIS_LOOP_506_1 : p_read11 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln506 : 2
		br_ln506 : 3
		num_res_2_load_1 : 1
		num_res_2_1_load_1 : 1
		i_cast : 2
		icmp_ln508 : 3
		add_ln509 : 2
		tmp_s : 3
		num_res_1 : 4
		icmp_ln509 : 2
		num_res_2_3 : 5
		num_res_2_4 : 5
		add_ln506 : 2
		store_ln509 : 6
		store_ln509 : 6
		store_ln506 : 3
		num_res_2_load : 1
		num_res_2_1_load : 1
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        num_res_1_fu_156       |    0    |    32   |
|  select  |       num_res_2_3_fu_170      |    0    |    32   |
|          |       num_res_2_4_fu_178      |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln506_fu_116       |    0    |    8    |
|   icmp   |       icmp_ln508_fu_132       |    0    |    20   |
|          |       icmp_ln509_fu_164       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln509_fu_138       |    0    |    9    |
|          |        add_ln506_fu_186       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|    mux   |          tmp_s_fu_144         |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |       p_read_read_fu_64       |    0    |    0    |
|          |      p_read_4_read_fu_70      |    0    |    0    |
|   read   |      p_read_5_read_fu_76      |    0    |    0    |
|          | trunc_ln509_1_read_read_fu_82 |    0    |    0    |
|          |     sub_i1_read_read_fu_88    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_94     |    0    |    0    |
|          |     write_ln0_write_fu_101    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         i_cast_fu_128         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   164   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_215     |    2   |
|num_res_2_1_reg_229|   32   |
| num_res_2_reg_222 |   32   |
+-------------------+--------+
|       Total       |   66   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   164  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   164  |
+-----------+--------+--------+
