[2025-09-17 07:57:21] START suite=qualcomm_srv trace=srv586_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv586_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2626948 heartbeat IPC: 3.807 cumulative IPC: 3.807 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5071313 heartbeat IPC: 4.091 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5071313 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5071313 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14120086 heartbeat IPC: 1.105 cumulative IPC: 1.105 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23059586 heartbeat IPC: 1.119 cumulative IPC: 1.112 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 31832838 heartbeat IPC: 1.14 cumulative IPC: 1.121 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 40641230 heartbeat IPC: 1.135 cumulative IPC: 1.125 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 49433495 heartbeat IPC: 1.137 cumulative IPC: 1.127 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 58305920 heartbeat IPC: 1.127 cumulative IPC: 1.127 (Simulation time: 00 hr 08 min 22 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv586_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 67174354 heartbeat IPC: 1.128 cumulative IPC: 1.127 (Simulation time: 00 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 75967249 heartbeat IPC: 1.137 cumulative IPC: 1.128 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 84913507 heartbeat IPC: 1.118 cumulative IPC: 1.127 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 88664017 cumulative IPC: 1.128 (Simulation time: 00 hr 12 min 38 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 88664017 cumulative IPC: 1.128 (Simulation time: 00 hr 12 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv586_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.128 instructions: 100000004 cycles: 88664017
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.54 Average ROB Occupancy at Mispredict: 28.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.124
BRANCH_INDIRECT: 0.3698
BRANCH_CONDITIONAL: 11.63
BRANCH_DIRECT_CALL: 0.4645
BRANCH_INDIRECT_CALL: 0.5312
BRANCH_RETURN: 0.413


====Backend Stall Breakdown====
ROB_STALL: 162396
LQ_STALL: 0
SQ_STALL: 342854


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 185.56165
REPLAY_LOAD: 36.617355
NON_REPLAY_LOAD: 18.214037

== Total ==
ADDR_TRANS: 13546
REPLAY_LOAD: 18565
NON_REPLAY_LOAD: 130285

== Counts ==
ADDR_TRANS: 73
REPLAY_LOAD: 507
NON_REPLAY_LOAD: 7153

cpu0->cpu0_STLB TOTAL        ACCESS:    2057227 HIT:    2042573 MISS:      14654 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2057227 HIT:    2042573 MISS:      14654 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 80.98 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9700876 HIT:    8523440 MISS:    1177436 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7904896 HIT:    6828196 MISS:    1076700 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     604557 HIT:     525418 MISS:      79139 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1167274 HIT:    1156905 MISS:      10369 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24149 HIT:      12921 MISS:      11228 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15161384 HIT:    7631338 MISS:    7530046 MSHR_MERGE:    1819530
cpu0->cpu0_L1I LOAD         ACCESS:   15161384 HIT:    7631338 MISS:    7530046 MSHR_MERGE:    1819530
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29786423 HIT:   25259131 MISS:    4527292 MSHR_MERGE:    1704200
cpu0->cpu0_L1D LOAD         ACCESS:   16561528 HIT:   13877626 MISS:    2683902 MSHR_MERGE:     489516
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13195298 HIT:   11376201 MISS:    1819097 MSHR_MERGE:    1214540
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29597 HIT:       5304 MISS:      24293 MSHR_MERGE:        144
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.92 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12455551 HIT:   10330339 MISS:    2125212 MSHR_MERGE:    1072008
cpu0->cpu0_ITLB LOAD         ACCESS:   12455551 HIT:   10330339 MISS:    2125212 MSHR_MERGE:    1072008
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.346 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28312656 HIT:   26966167 MISS:    1346489 MSHR_MERGE:     342466
cpu0->cpu0_DTLB LOAD         ACCESS:   28312656 HIT:   26966167 MISS:    1346489 MSHR_MERGE:     342466
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.804 cycles
cpu0->LLC TOTAL        ACCESS:    1352799 HIT:    1323039 MISS:      29760 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1076700 HIT:    1056232 MISS:      20468 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      79139 HIT:      73040 MISS:       6099 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     185732 HIT:     185601 MISS:        131 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11228 HIT:       8166 MISS:       3062 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        798
  ROW_BUFFER_MISS:      28814
  AVG DBUS CONGESTED CYCLE: 3.315
Channel 0 WQ ROW_BUFFER_HIT:        174
  ROW_BUFFER_MISS:       3007
  FULL:          0
Channel 0 REFRESHES ISSUED:       7389

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       486802       537366       113234         2337
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           55         1794         1870          314
  STLB miss resolved @ L2C                0         1820         1988         1923          113
  STLB miss resolved @ LLC                0         1040         1538         3539          671
  STLB miss resolved @ MEM                0            2          539         2151         1330

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188961        50796      1358289       192546          266
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1120          744           57
  STLB miss resolved @ L2C                0         1342         8506         1169            6
  STLB miss resolved @ LLC                0          214         2290         1361           75
  STLB miss resolved @ MEM                0            0           76          163          178
[2025-09-17 08:09:59] END   suite=qualcomm_srv trace=srv586_ap (rc=0)
