
*** Running vivado
    with args -log vga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vga_top.tcl -notrace
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8736
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_top' [C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/Alan/Desktop/DSD/final/vga_sync.vhd:13' bound to instance 'vga_driver' of component 'vga_sync' [C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Alan/Desktop/DSD/final/vga_sync.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Users/Alan/Desktop/DSD/final/vga_sync.vhd:29]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Alan/Desktop/DSD/final/clk_wiz_0.vhd:74' bound to instance 'clk_wiz_0_inst' of component 'clk_wiz_0' [C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0.vhd:83]
INFO: [Synth 8-3491] module 'clk_wiz_0_clk_wiz' declared at 'C:/Users/Alan/Desktop/DSD/final/clk_wiz_0_clk_wiz.vhd:63' bound to instance 'U0' of component 'clk_wiz_0_clk_wiz' [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0_clk_wiz.vhd:72]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.375000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0_clk_wiz.vhd:114]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0_clk_wiz.vhd:176]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0_clk_wiz.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (2#1) [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0_clk_wiz.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/Alan/Desktop/DSD/final/clk_wiz_0.vhd:83]
INFO: [Synth 8-3491] module 'bmp' declared at 'C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/bmp.vhd:11' bound to instance 'bp' of component 'bmp' [C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'bmp' [C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/bmp.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bmp' (4#1) [C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/bmp.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (5#1) [C:/Users/Alan/Desktop/DSD/picture_display.srcs/sources_1/new/top.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:09:43 ; elapsed = 00:09:46 . Memory (MB): peak = 2079.723 ; gain = 952.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:50 ; elapsed = 00:09:53 . Memory (MB): peak = 2079.723 ; gain = 952.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:50 ; elapsed = 00:09:53 . Memory (MB): peak = 2079.723 ; gain = 952.910
---------------------------------------------------------------------------------
