Device_Index,State_Index,Module_Path,Data_Type,Register_Name,Verilog_Type,Description
0,0,tv80s,packed_registers,"di_reg, mreq_n, iorq_n, rd_n, wr_n","reg[8-1:0], reg, reg, reg, reg","Packed registers: di_reg, mreq_n, iorq_n, rd_n, wr_n"
1,0,tv80_core,packed_registers,"A, SP","reg[16-1:0], reg[16-1:0]","Packed registers: A, SP"
1,1,tv80_core,packed_registers,"PC, TmpAddr","reg[16-1:0], reg[16-1:0]","Packed registers: PC, TmpAddr"
1,2,tv80_core,packed_registers,"RegBusA_r, dout, ACC","reg[16-1:0], reg[8-1:0], reg[8-1:0]","Packed registers: RegBusA_r, dout, ACC"
1,3,tv80_core,packed_registers,"F, Ap, Fp, I","reg[8-1:0], reg[8-1:0], reg[8-1:0], reg[8-1:0]","Packed registers: F, Ap, Fp, I"
1,4,tv80_core,packed_registers,"IR, BusB, BusA, tstate","reg[8-1:0], reg[8-1:0], reg[8-1:0], reg[7-1:0]","Packed registers: IR, BusB, BusA, tstate"
1,5,tv80_core,packed_registers,"mcycle, Read_To_Reg_r, ALU_Op_r, RegAddrA_r, RegAddrB_r, RegAddrC, Pre_XY_F_M, mcycles","reg[7-1:0], reg[5-1:0], reg[4-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0]","Packed registers: mcycle, Read_To_Reg_r, ALU_Op_r, RegAddrA_r, RegAddrB_r, RegAddrC, Pre_XY_F_M, mcycles"
1,6,tv80_core,packed_registers,"ISet, IStatus, XY_State, m1_n, Alternate, IntE_FF1, IntE_FF2, Halt_FF, BusReq_s, BusAck, NMI_s, INT_s, XY_Ind, No_BTR, BTR_r, Auto_Wait_t1, Auto_Wait_t2, IncDecZ, Arith16_r, Z16_r, Save_ALU_r, PreserveC_r, IntCycle, NMICycle, Oldnmi_n","reg[2-1:0], reg[2-1:0], reg[2-1:0], reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg","Packed registers: ISet, IStatus, XY_State, m1_n, Alternate, IntE_FF1, IntE_FF2, Halt_FF, BusReq_s, BusAck, NMI_s, INT_s, XY_Ind, No_BTR, BTR_r, Auto_Wait_t1, Auto_Wait_t2, IncDecZ, Arith16_r, Z16_r, Save_ALU_r, PreserveC_r, IntCycle, NMICycle, Oldnmi_n"
1,0+,tv80s.i_tv80_core,module_instance,tv80_core,module,Instance of tv80_core
2,0:7,tv80_reg,array,RegsH,reg[8-1:0][8-1:0],Array with 8 elements
2,8:unknown,tv80_reg,array,RegsL,reg[8-1:0][8-1:0],Array with unknown size
2,0+,tv80_core.i_reg,module_instance,tv80_reg,module,Instance of tv80_reg
