#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 13 14:58:56 2024
# Process ID: 1840
# Current directory: C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.runs/synth_1
# Command line: vivado.exe -log top_module_of_electric_fan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_of_electric_fan.tcl
# Log file: C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.runs/synth_1/top_module_of_electric_fan.vds
# Journal file: C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module_of_electric_fan.tcl -notrace
Command: synth_design -top top_module_of_electric_fan -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9688 
WARNING: [Synth 8-2490] overwriting previous definition of module fnd_cntr [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module button_cntr [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:49]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:691]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:835]
WARNING: [Synth 8-2490] overwriting previous definition of module bin_to_dec [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.535 ; gain = 239.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_of_electric_fan' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:4]
	Parameter POWER_CONTROL bound to: 4'b0001 
	Parameter TIMER_CONTROL bound to: 4'b0010 
	Parameter LED_CONTROL bound to: 4'b0100 
	Parameter ECHO_CONTROL bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:49]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:58]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:49]
WARNING: [Synth 8-7023] instance 'btn_power_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:20]
WARNING: [Synth 8-7023] instance 'btn_timer_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:21]
WARNING: [Synth 8-7023] instance 'btn_led_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:22]
WARNING: [Synth 8-7023] instance 'btn_echo_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
INFO: [Synth 8-6157] synthesizing module 'power_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:106]
	Parameter TURN_OFF bound to: 4'b0001 
	Parameter FIRST_SPEED bound to: 4'b0010 
	Parameter SECOND_SPEED bound to: 4'b0100 
	Parameter THIRD_SPEED bound to: 4'b1000 
	Parameter SETTING_0SEC bound to: 4'b0000 
	Parameter SETTING_5SEC bound to: 4'b0101 
	Parameter SETTING_10SEC bound to: 4'b1010 
	Parameter SETTING_15SEC bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (3#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/clock_library.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (4#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/clock_library.v:23]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:176]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/clock_library.v:56]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/clock_library.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (5#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'msec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:177]
WARNING: [Synth 8-7023] instance 'sec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:178]
WARNING: [Synth 8-5788] Register next_timer_setting_reg in module power_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:209]
INFO: [Synth 8-6155] done synthesizing module 'power_cntr' (6#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:106]
INFO: [Synth 8-6157] synthesizing module 'fan_led' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:3]
WARNING: [Synth 8-7023] instance 'change' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:14]
INFO: [Synth 8-6157] synthesizing module 'pwm_100step_solo' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:56]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 10000 - type: integer 
	Parameter duty_step bound to: 100 - type: integer 
	Parameter temp bound to: 100 - type: integer 
	Parameter temp_half bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_nedge' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:101]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_nedge' (7#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:101]
WARNING: [Synth 8-7023] instance 'ed_n1' of module 'edge_detector_nedge' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:83]
INFO: [Synth 8-6155] done synthesizing module 'pwm_100step_solo' (8#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:56]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (9#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:382]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:46]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (10#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:32]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (11#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (12#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/controler.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fan_led' (13#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Hee_goen_led_sub.v:3]
ERROR: [Synth 8-448] named port connection 'led' does not exist for instance 'blue_led' of module 'fan_led' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:53]
WARNING: [Synth 8-7023] instance 'blue_led' of module 'fan_led' has 7 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:52]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:282]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 100 - type: integer 
	Parameter duty_step bound to: 4 - type: integer 
	Parameter temp bound to: 250000 - type: integer 
	Parameter temp_half bound to: 125000 - type: integer 
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:311]
ERROR: [Synth 8-6156] failed synthesizing module 'pwm_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:282]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module_of_electric_fan' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_0/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.164 ; gain = 287.668
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 23 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 14:59:10 2024...
