<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Nov 26 17:02:57 2020" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="fourbit" PACKAGE="csg324" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="D_trigger_0" PORT="clk"/>
        <CONNECTION INSTANCE="D_trigger_1" PORT="clk"/>
        <CONNECTION INSTANCE="D_trigger_2" PORT="clk"/>
        <CONNECTION INSTANCE="D_trigger_3" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="D_trigger_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="D_trigger_1" PORT="set_n"/>
        <CONNECTION INSTANCE="D_trigger_2" PORT="set_n"/>
        <CONNECTION INSTANCE="D_trigger_3" PORT="set_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="set_n_0" SIGIS="undef" SIGNAME="External_Ports_set_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="D_trigger_0" PORT="set_n"/>
        <CONNECTION INSTANCE="D_trigger_1" PORT="rst_n"/>
        <CONNECTION INSTANCE="D_trigger_2" PORT="rst_n"/>
        <CONNECTION INSTANCE="D_trigger_3" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="q3" SIGIS="undef" SIGNAME="D_trigger_3_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="D_trigger_3" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="q2" SIGIS="undef" SIGNAME="D_trigger_2_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="D_trigger_2" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="q1" SIGIS="undef" SIGNAME="D_trigger_1_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="D_trigger_1" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="q0" SIGIS="undef" SIGNAME="D_trigger_0_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="D_trigger_0" PORT="q"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/D_trigger_0" HWVERSION="1.0" INSTANCE="D_trigger_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="D_trigger" VLNV="xilinx.com:user:D_trigger:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fourbit_D_trigger_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="set_n" SIGIS="undef" SIGNAME="External_Ports_set_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="set_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="D_trigger_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="D_trigger_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_1" PORT="d"/>
            <CONNECTION INSTANCE="External_Ports" PORT="q0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/D_trigger_1" HWVERSION="1.0" INSTANCE="D_trigger_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="D_trigger" VLNV="xilinx.com:user:D_trigger:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fourbit_D_trigger_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_set_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="set_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="set_n" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="D_trigger_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="D_trigger_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_2" PORT="d"/>
            <CONNECTION INSTANCE="External_Ports" PORT="q1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/D_trigger_2" HWVERSION="1.0" INSTANCE="D_trigger_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="D_trigger" VLNV="xilinx.com:user:D_trigger:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fourbit_D_trigger_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_set_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="set_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="set_n" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="D_trigger_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="D_trigger_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_3" PORT="d"/>
            <CONNECTION INSTANCE="External_Ports" PORT="q2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/D_trigger_3" HWVERSION="1.0" INSTANCE="D_trigger_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="D_trigger" VLNV="xilinx.com:user:D_trigger:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="fourbit_D_trigger_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_set_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="set_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="set_n" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="D_trigger_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="D_trigger_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="D_trigger_0" PORT="d"/>
            <CONNECTION INSTANCE="External_Ports" PORT="q3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
