{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562712946187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562712946205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 18:55:45 2019 " "Processing started: Tue Jul 09 18:55:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562712946205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712946205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712946205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562712947789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562712947789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712964141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712964148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712964148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712964155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 5 5 " "Found 5 design units, including 5 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964156 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964156 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964156 ""} { "Info" "ISGN_ENTITY_NAME" "4 rate_divider " "Found entity 4: rate_divider" {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964156 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_display " "Found entity 5: hex_display" {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562712964156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712964156 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX4 Project.v(19) " "Verilog HDL error at Project.v(19): object \"HEX4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1562712964156 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX5 Project.v(21) " "Verilog HDL error at Project.v(21): object \"HEX5\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1562712964156 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX6 Project.v(38) " "Verilog HDL Module Declaration error at Project.v(38): top module port \"HEX6\" is not found in the port list" {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 38 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1562712964161 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX7 Project.v(39) " "Verilog HDL Module Declaration error at Project.v(39): top module port \"HEX7\" is not found in the port list" {  } { { "Project.v" "" { Text "C:/Users/Winston/Desktop/My Files/2nd year/CSCB58/Final Project/Project.v" 39 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1562712964161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562712964349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 09 18:56:04 2019 " "Processing ended: Tue Jul 09 18:56:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562712964349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562712964349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562712964349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712964349 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562712965109 ""}
