INFO: [VRFC 10-163] Analyzing VHDL file "/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sim_1/new/tb_main.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
