Classic Timing Analyzer report for part5
Wed Jan 01 22:22:58 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.641 ns    ; Adress[2]                                                                                                       ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.916 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[0]                                                                                                      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.642 ns    ; Adress[0]                                                                                                       ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.641 ns   ; Adress[2] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 3.438 ns   ; Adress[4] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 3.438 ns   ; Adress[3] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; -0.341 ns  ; Adress[1] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; -0.373 ns  ; Adress[0] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 11.916 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[0] ; clk        ;
; N/A   ; None         ; 11.916 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[0] ; clk        ;
; N/A   ; None         ; 11.916 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[0] ; clk        ;
; N/A   ; None         ; 11.916 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[0] ; clk        ;
; N/A   ; None         ; 11.916 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[0] ; clk        ;
; N/A   ; None         ; 11.835 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[7] ; clk        ;
; N/A   ; None         ; 11.835 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[7] ; clk        ;
; N/A   ; None         ; 11.835 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[7] ; clk        ;
; N/A   ; None         ; 11.835 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[7] ; clk        ;
; N/A   ; None         ; 11.835 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[7] ; clk        ;
; N/A   ; None         ; 11.557 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[2] ; clk        ;
; N/A   ; None         ; 11.557 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[2] ; clk        ;
; N/A   ; None         ; 11.557 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[2] ; clk        ;
; N/A   ; None         ; 11.557 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[2] ; clk        ;
; N/A   ; None         ; 11.557 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[2] ; clk        ;
; N/A   ; None         ; 10.088 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[1] ; clk        ;
; N/A   ; None         ; 10.088 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[1] ; clk        ;
; N/A   ; None         ; 10.088 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[1] ; clk        ;
; N/A   ; None         ; 10.088 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[1] ; clk        ;
; N/A   ; None         ; 10.088 ns  ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[1] ; clk        ;
; N/A   ; None         ; 9.608 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[4] ; clk        ;
; N/A   ; None         ; 9.608 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[4] ; clk        ;
; N/A   ; None         ; 9.608 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[4] ; clk        ;
; N/A   ; None         ; 9.608 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[4] ; clk        ;
; N/A   ; None         ; 9.608 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[4] ; clk        ;
; N/A   ; None         ; 9.598 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[3] ; clk        ;
; N/A   ; None         ; 9.598 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[3] ; clk        ;
; N/A   ; None         ; 9.598 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[3] ; clk        ;
; N/A   ; None         ; 9.598 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[3] ; clk        ;
; N/A   ; None         ; 9.598 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[3] ; clk        ;
; N/A   ; None         ; 9.363 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[6] ; clk        ;
; N/A   ; None         ; 9.363 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[6] ; clk        ;
; N/A   ; None         ; 9.363 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[6] ; clk        ;
; N/A   ; None         ; 9.363 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[6] ; clk        ;
; N/A   ; None         ; 9.363 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[6] ; clk        ;
; N/A   ; None         ; 9.361 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; DataOut[5] ; clk        ;
; N/A   ; None         ; 9.361 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; DataOut[5] ; clk        ;
; N/A   ; None         ; 9.361 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; DataOut[5] ; clk        ;
; N/A   ; None         ; 9.361 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; DataOut[5] ; clk        ;
; N/A   ; None         ; 9.361 ns   ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; DataOut[5] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                               ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.642 ns  ; Adress[0] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; 0.610 ns  ; Adress[1] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -3.169 ns ; Adress[4] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -3.169 ns ; Adress[3] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -3.372 ns ; Adress[2] ; ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 01 22:22:57 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for memory "ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "Adress[2]", clock pin = "clk") is 3.641 ns
    Info: + Longest pin to memory delay is 6.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H11; Fanout = 1; PIN Node = 'Adress[2]'
        Info: 2: + IC(5.381 ns) + CELL(0.142 ns) = 6.353 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.972 ns ( 15.30 % )
        Info: Total interconnect delay = 5.381 ns ( 84.70 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.747 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.660 ns ( 60.43 % )
        Info: Total interconnect delay = 1.087 ns ( 39.57 % )
Info: tco from clock "clk" to destination pin "DataOut[0]" through memory "ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0" is 11.916 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.747 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.660 ns ( 60.43 % )
        Info: Total interconnect delay = 1.087 ns ( 39.57 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 8.960 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y32; Fanout = 1; MEM Node = 'ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|q_a[0]'
        Info: 3: + IC(3.159 ns) + CELL(2.808 ns) = 8.960 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'DataOut[0]'
        Info: Total cell delay = 5.801 ns ( 64.74 % )
        Info: Total interconnect delay = 3.159 ns ( 35.26 % )
Info: th for memory "ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "Adress[0]", clock pin = "clk") is 0.642 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.747 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.660 ns ( 60.43 % )
        Info: Total interconnect delay = 1.087 ns ( 39.57 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'Adress[0]'
        Info: 2: + IC(1.218 ns) + CELL(0.142 ns) = 2.339 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.121 ns ( 47.93 % )
        Info: Total interconnect delay = 1.218 ns ( 52.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Wed Jan 01 22:22:58 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


