// Seed: 2710515603
module module_0 ();
  tri id_1;
  assign id_1 = 1;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1
    , id_5,
    input supply0 id_2,
    output supply1 id_3
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = -1 == id_2;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output logic id_2,
    output tri0 id_3,
    input wand id_4,
    input wire id_5,
    output supply0 id_6,
    output supply1 id_7,
    output uwire id_8
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_2 <= id_0;
    begin : LABEL_1
      fork
        id_10(id_0, id_4);
        #1;
      join
    end
  end
endmodule
