
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e10c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  0800e1c8  0800e1c8  0001e1c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e508  0800e508  00023140  2**0
                  CONTENTS
  4 .ARM          00000000  0800e508  0800e508  00023140  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e508  0800e508  00023140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e508  0800e508  0001e508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e50c  0800e50c  0001e50c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003140  20000000  0800e510  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024c4  20003140  08011650  00023140  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005604  08011650  00025604  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00023140  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ea5  00000000  00000000  00023168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034fd  00000000  00000000  0003d00d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  00040510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001720  00000000  00000000  00041da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c403  00000000  00000000  000434c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d194  00000000  00000000  0005f8cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae2a7  00000000  00000000  0007ca5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012ad06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da0  00000000  00000000  0012ad5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20003140 	.word	0x20003140
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800e1b0 	.word	0x0800e1b0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20003144 	.word	0x20003144
 8000100:	0800e1b0 	.word	0x0800e1b0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cdrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	1c10      	adds	r0, r2, #0
 80003f4:	4662      	mov	r2, ip
 80003f6:	468c      	mov	ip, r1
 80003f8:	1c19      	adds	r1, r3, #0
 80003fa:	4663      	mov	r3, ip
 80003fc:	e000      	b.n	8000400 <__aeabi_cdcmpeq>
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_cdcmpeq>:
 8000400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000402:	f000 ff33 	bl	800126c <__ledf2>
 8000406:	2800      	cmp	r0, #0
 8000408:	d401      	bmi.n	800040e <__aeabi_cdcmpeq+0xe>
 800040a:	2100      	movs	r1, #0
 800040c:	42c8      	cmn	r0, r1
 800040e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000410 <__aeabi_dcmpeq>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f000 fe7d 	bl	8001110 <__eqdf2>
 8000416:	4240      	negs	r0, r0
 8000418:	3001      	adds	r0, #1
 800041a:	bd10      	pop	{r4, pc}

0800041c <__aeabi_dcmplt>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 ff25 	bl	800126c <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	db01      	blt.n	800042a <__aeabi_dcmplt+0xe>
 8000426:	2000      	movs	r0, #0
 8000428:	bd10      	pop	{r4, pc}
 800042a:	2001      	movs	r0, #1
 800042c:	bd10      	pop	{r4, pc}
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_dcmple>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 ff1b 	bl	800126c <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	dd01      	ble.n	800043e <__aeabi_dcmple+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmpgt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fe9f 	bl	8001188 <__gedf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dc01      	bgt.n	8000452 <__aeabi_dcmpgt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpge>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fe95 	bl	8001188 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	da01      	bge.n	8000466 <__aeabi_dcmpge+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dadd>:
 800046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046e:	464f      	mov	r7, r9
 8000470:	46d6      	mov	lr, sl
 8000472:	4646      	mov	r6, r8
 8000474:	000d      	movs	r5, r1
 8000476:	0001      	movs	r1, r0
 8000478:	0018      	movs	r0, r3
 800047a:	b5c0      	push	{r6, r7, lr}
 800047c:	0017      	movs	r7, r2
 800047e:	032b      	lsls	r3, r5, #12
 8000480:	0a5a      	lsrs	r2, r3, #9
 8000482:	0f4b      	lsrs	r3, r1, #29
 8000484:	4313      	orrs	r3, r2
 8000486:	00ca      	lsls	r2, r1, #3
 8000488:	4691      	mov	r9, r2
 800048a:	0302      	lsls	r2, r0, #12
 800048c:	006e      	lsls	r6, r5, #1
 800048e:	0041      	lsls	r1, r0, #1
 8000490:	0a52      	lsrs	r2, r2, #9
 8000492:	0fec      	lsrs	r4, r5, #31
 8000494:	0f7d      	lsrs	r5, r7, #29
 8000496:	4315      	orrs	r5, r2
 8000498:	0d76      	lsrs	r6, r6, #21
 800049a:	0d49      	lsrs	r1, r1, #21
 800049c:	0fc0      	lsrs	r0, r0, #31
 800049e:	4682      	mov	sl, r0
 80004a0:	46ac      	mov	ip, r5
 80004a2:	00ff      	lsls	r7, r7, #3
 80004a4:	1a72      	subs	r2, r6, r1
 80004a6:	4284      	cmp	r4, r0
 80004a8:	d100      	bne.n	80004ac <__aeabi_dadd+0x40>
 80004aa:	e098      	b.n	80005de <__aeabi_dadd+0x172>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	dc00      	bgt.n	80004b2 <__aeabi_dadd+0x46>
 80004b0:	e081      	b.n	80005b6 <__aeabi_dadd+0x14a>
 80004b2:	2900      	cmp	r1, #0
 80004b4:	d100      	bne.n	80004b8 <__aeabi_dadd+0x4c>
 80004b6:	e0b6      	b.n	8000626 <__aeabi_dadd+0x1ba>
 80004b8:	49c9      	ldr	r1, [pc, #804]	; (80007e0 <__aeabi_dadd+0x374>)
 80004ba:	428e      	cmp	r6, r1
 80004bc:	d100      	bne.n	80004c0 <__aeabi_dadd+0x54>
 80004be:	e172      	b.n	80007a6 <__aeabi_dadd+0x33a>
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	0028      	movs	r0, r5
 80004c4:	0409      	lsls	r1, r1, #16
 80004c6:	4308      	orrs	r0, r1
 80004c8:	4684      	mov	ip, r0
 80004ca:	2a38      	cmp	r2, #56	; 0x38
 80004cc:	dd00      	ble.n	80004d0 <__aeabi_dadd+0x64>
 80004ce:	e15e      	b.n	800078e <__aeabi_dadd+0x322>
 80004d0:	2a1f      	cmp	r2, #31
 80004d2:	dd00      	ble.n	80004d6 <__aeabi_dadd+0x6a>
 80004d4:	e1ee      	b.n	80008b4 <__aeabi_dadd+0x448>
 80004d6:	2020      	movs	r0, #32
 80004d8:	0039      	movs	r1, r7
 80004da:	4665      	mov	r5, ip
 80004dc:	1a80      	subs	r0, r0, r2
 80004de:	4087      	lsls	r7, r0
 80004e0:	40d1      	lsrs	r1, r2
 80004e2:	4085      	lsls	r5, r0
 80004e4:	430d      	orrs	r5, r1
 80004e6:	0039      	movs	r1, r7
 80004e8:	1e4f      	subs	r7, r1, #1
 80004ea:	41b9      	sbcs	r1, r7
 80004ec:	4667      	mov	r7, ip
 80004ee:	40d7      	lsrs	r7, r2
 80004f0:	4329      	orrs	r1, r5
 80004f2:	1bdb      	subs	r3, r3, r7
 80004f4:	464a      	mov	r2, r9
 80004f6:	1a55      	subs	r5, r2, r1
 80004f8:	45a9      	cmp	r9, r5
 80004fa:	4189      	sbcs	r1, r1
 80004fc:	4249      	negs	r1, r1
 80004fe:	1a5b      	subs	r3, r3, r1
 8000500:	4698      	mov	r8, r3
 8000502:	4643      	mov	r3, r8
 8000504:	021b      	lsls	r3, r3, #8
 8000506:	d400      	bmi.n	800050a <__aeabi_dadd+0x9e>
 8000508:	e0cc      	b.n	80006a4 <__aeabi_dadd+0x238>
 800050a:	4643      	mov	r3, r8
 800050c:	025b      	lsls	r3, r3, #9
 800050e:	0a5b      	lsrs	r3, r3, #9
 8000510:	4698      	mov	r8, r3
 8000512:	4643      	mov	r3, r8
 8000514:	2b00      	cmp	r3, #0
 8000516:	d100      	bne.n	800051a <__aeabi_dadd+0xae>
 8000518:	e12c      	b.n	8000774 <__aeabi_dadd+0x308>
 800051a:	4640      	mov	r0, r8
 800051c:	f001 fda0 	bl	8002060 <__clzsi2>
 8000520:	0001      	movs	r1, r0
 8000522:	3908      	subs	r1, #8
 8000524:	2220      	movs	r2, #32
 8000526:	0028      	movs	r0, r5
 8000528:	4643      	mov	r3, r8
 800052a:	1a52      	subs	r2, r2, r1
 800052c:	408b      	lsls	r3, r1
 800052e:	40d0      	lsrs	r0, r2
 8000530:	408d      	lsls	r5, r1
 8000532:	4303      	orrs	r3, r0
 8000534:	428e      	cmp	r6, r1
 8000536:	dd00      	ble.n	800053a <__aeabi_dadd+0xce>
 8000538:	e117      	b.n	800076a <__aeabi_dadd+0x2fe>
 800053a:	1b8e      	subs	r6, r1, r6
 800053c:	1c72      	adds	r2, r6, #1
 800053e:	2a1f      	cmp	r2, #31
 8000540:	dd00      	ble.n	8000544 <__aeabi_dadd+0xd8>
 8000542:	e1a7      	b.n	8000894 <__aeabi_dadd+0x428>
 8000544:	2120      	movs	r1, #32
 8000546:	0018      	movs	r0, r3
 8000548:	002e      	movs	r6, r5
 800054a:	1a89      	subs	r1, r1, r2
 800054c:	408d      	lsls	r5, r1
 800054e:	4088      	lsls	r0, r1
 8000550:	40d6      	lsrs	r6, r2
 8000552:	40d3      	lsrs	r3, r2
 8000554:	1e69      	subs	r1, r5, #1
 8000556:	418d      	sbcs	r5, r1
 8000558:	4330      	orrs	r0, r6
 800055a:	4698      	mov	r8, r3
 800055c:	2600      	movs	r6, #0
 800055e:	4305      	orrs	r5, r0
 8000560:	076b      	lsls	r3, r5, #29
 8000562:	d009      	beq.n	8000578 <__aeabi_dadd+0x10c>
 8000564:	230f      	movs	r3, #15
 8000566:	402b      	ands	r3, r5
 8000568:	2b04      	cmp	r3, #4
 800056a:	d005      	beq.n	8000578 <__aeabi_dadd+0x10c>
 800056c:	1d2b      	adds	r3, r5, #4
 800056e:	42ab      	cmp	r3, r5
 8000570:	41ad      	sbcs	r5, r5
 8000572:	426d      	negs	r5, r5
 8000574:	44a8      	add	r8, r5
 8000576:	001d      	movs	r5, r3
 8000578:	4643      	mov	r3, r8
 800057a:	021b      	lsls	r3, r3, #8
 800057c:	d400      	bmi.n	8000580 <__aeabi_dadd+0x114>
 800057e:	e094      	b.n	80006aa <__aeabi_dadd+0x23e>
 8000580:	4b97      	ldr	r3, [pc, #604]	; (80007e0 <__aeabi_dadd+0x374>)
 8000582:	1c72      	adds	r2, r6, #1
 8000584:	429a      	cmp	r2, r3
 8000586:	d100      	bne.n	800058a <__aeabi_dadd+0x11e>
 8000588:	e09d      	b.n	80006c6 <__aeabi_dadd+0x25a>
 800058a:	4641      	mov	r1, r8
 800058c:	4b95      	ldr	r3, [pc, #596]	; (80007e4 <__aeabi_dadd+0x378>)
 800058e:	08ed      	lsrs	r5, r5, #3
 8000590:	4019      	ands	r1, r3
 8000592:	000b      	movs	r3, r1
 8000594:	0552      	lsls	r2, r2, #21
 8000596:	0749      	lsls	r1, r1, #29
 8000598:	025b      	lsls	r3, r3, #9
 800059a:	4329      	orrs	r1, r5
 800059c:	0b1b      	lsrs	r3, r3, #12
 800059e:	0d52      	lsrs	r2, r2, #21
 80005a0:	0512      	lsls	r2, r2, #20
 80005a2:	4313      	orrs	r3, r2
 80005a4:	07e4      	lsls	r4, r4, #31
 80005a6:	4323      	orrs	r3, r4
 80005a8:	0008      	movs	r0, r1
 80005aa:	0019      	movs	r1, r3
 80005ac:	bce0      	pop	{r5, r6, r7}
 80005ae:	46ba      	mov	sl, r7
 80005b0:	46b1      	mov	r9, r6
 80005b2:	46a8      	mov	r8, r5
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	2a00      	cmp	r2, #0
 80005b8:	d043      	beq.n	8000642 <__aeabi_dadd+0x1d6>
 80005ba:	1b8a      	subs	r2, r1, r6
 80005bc:	2e00      	cmp	r6, #0
 80005be:	d000      	beq.n	80005c2 <__aeabi_dadd+0x156>
 80005c0:	e12a      	b.n	8000818 <__aeabi_dadd+0x3ac>
 80005c2:	464c      	mov	r4, r9
 80005c4:	431c      	orrs	r4, r3
 80005c6:	d100      	bne.n	80005ca <__aeabi_dadd+0x15e>
 80005c8:	e1d1      	b.n	800096e <__aeabi_dadd+0x502>
 80005ca:	1e54      	subs	r4, r2, #1
 80005cc:	2a01      	cmp	r2, #1
 80005ce:	d100      	bne.n	80005d2 <__aeabi_dadd+0x166>
 80005d0:	e21f      	b.n	8000a12 <__aeabi_dadd+0x5a6>
 80005d2:	4d83      	ldr	r5, [pc, #524]	; (80007e0 <__aeabi_dadd+0x374>)
 80005d4:	42aa      	cmp	r2, r5
 80005d6:	d100      	bne.n	80005da <__aeabi_dadd+0x16e>
 80005d8:	e272      	b.n	8000ac0 <__aeabi_dadd+0x654>
 80005da:	0022      	movs	r2, r4
 80005dc:	e123      	b.n	8000826 <__aeabi_dadd+0x3ba>
 80005de:	2a00      	cmp	r2, #0
 80005e0:	dc00      	bgt.n	80005e4 <__aeabi_dadd+0x178>
 80005e2:	e098      	b.n	8000716 <__aeabi_dadd+0x2aa>
 80005e4:	2900      	cmp	r1, #0
 80005e6:	d042      	beq.n	800066e <__aeabi_dadd+0x202>
 80005e8:	497d      	ldr	r1, [pc, #500]	; (80007e0 <__aeabi_dadd+0x374>)
 80005ea:	428e      	cmp	r6, r1
 80005ec:	d100      	bne.n	80005f0 <__aeabi_dadd+0x184>
 80005ee:	e0da      	b.n	80007a6 <__aeabi_dadd+0x33a>
 80005f0:	2180      	movs	r1, #128	; 0x80
 80005f2:	0028      	movs	r0, r5
 80005f4:	0409      	lsls	r1, r1, #16
 80005f6:	4308      	orrs	r0, r1
 80005f8:	4684      	mov	ip, r0
 80005fa:	2a38      	cmp	r2, #56	; 0x38
 80005fc:	dd00      	ble.n	8000600 <__aeabi_dadd+0x194>
 80005fe:	e129      	b.n	8000854 <__aeabi_dadd+0x3e8>
 8000600:	2a1f      	cmp	r2, #31
 8000602:	dc00      	bgt.n	8000606 <__aeabi_dadd+0x19a>
 8000604:	e187      	b.n	8000916 <__aeabi_dadd+0x4aa>
 8000606:	0011      	movs	r1, r2
 8000608:	4665      	mov	r5, ip
 800060a:	3920      	subs	r1, #32
 800060c:	40cd      	lsrs	r5, r1
 800060e:	2a20      	cmp	r2, #32
 8000610:	d004      	beq.n	800061c <__aeabi_dadd+0x1b0>
 8000612:	2040      	movs	r0, #64	; 0x40
 8000614:	4661      	mov	r1, ip
 8000616:	1a82      	subs	r2, r0, r2
 8000618:	4091      	lsls	r1, r2
 800061a:	430f      	orrs	r7, r1
 800061c:	0039      	movs	r1, r7
 800061e:	1e4f      	subs	r7, r1, #1
 8000620:	41b9      	sbcs	r1, r7
 8000622:	430d      	orrs	r5, r1
 8000624:	e11b      	b.n	800085e <__aeabi_dadd+0x3f2>
 8000626:	0029      	movs	r1, r5
 8000628:	4339      	orrs	r1, r7
 800062a:	d100      	bne.n	800062e <__aeabi_dadd+0x1c2>
 800062c:	e0b5      	b.n	800079a <__aeabi_dadd+0x32e>
 800062e:	1e51      	subs	r1, r2, #1
 8000630:	2a01      	cmp	r2, #1
 8000632:	d100      	bne.n	8000636 <__aeabi_dadd+0x1ca>
 8000634:	e1ab      	b.n	800098e <__aeabi_dadd+0x522>
 8000636:	486a      	ldr	r0, [pc, #424]	; (80007e0 <__aeabi_dadd+0x374>)
 8000638:	4282      	cmp	r2, r0
 800063a:	d100      	bne.n	800063e <__aeabi_dadd+0x1d2>
 800063c:	e1b2      	b.n	80009a4 <__aeabi_dadd+0x538>
 800063e:	000a      	movs	r2, r1
 8000640:	e743      	b.n	80004ca <__aeabi_dadd+0x5e>
 8000642:	4969      	ldr	r1, [pc, #420]	; (80007e8 <__aeabi_dadd+0x37c>)
 8000644:	1c75      	adds	r5, r6, #1
 8000646:	420d      	tst	r5, r1
 8000648:	d000      	beq.n	800064c <__aeabi_dadd+0x1e0>
 800064a:	e0cf      	b.n	80007ec <__aeabi_dadd+0x380>
 800064c:	2e00      	cmp	r6, #0
 800064e:	d000      	beq.n	8000652 <__aeabi_dadd+0x1e6>
 8000650:	e193      	b.n	800097a <__aeabi_dadd+0x50e>
 8000652:	4649      	mov	r1, r9
 8000654:	4319      	orrs	r1, r3
 8000656:	d100      	bne.n	800065a <__aeabi_dadd+0x1ee>
 8000658:	e1d1      	b.n	80009fe <__aeabi_dadd+0x592>
 800065a:	4661      	mov	r1, ip
 800065c:	4339      	orrs	r1, r7
 800065e:	d000      	beq.n	8000662 <__aeabi_dadd+0x1f6>
 8000660:	e1e3      	b.n	8000a2a <__aeabi_dadd+0x5be>
 8000662:	4649      	mov	r1, r9
 8000664:	0758      	lsls	r0, r3, #29
 8000666:	08c9      	lsrs	r1, r1, #3
 8000668:	4301      	orrs	r1, r0
 800066a:	08db      	lsrs	r3, r3, #3
 800066c:	e026      	b.n	80006bc <__aeabi_dadd+0x250>
 800066e:	0029      	movs	r1, r5
 8000670:	4339      	orrs	r1, r7
 8000672:	d100      	bne.n	8000676 <__aeabi_dadd+0x20a>
 8000674:	e091      	b.n	800079a <__aeabi_dadd+0x32e>
 8000676:	1e51      	subs	r1, r2, #1
 8000678:	2a01      	cmp	r2, #1
 800067a:	d005      	beq.n	8000688 <__aeabi_dadd+0x21c>
 800067c:	4858      	ldr	r0, [pc, #352]	; (80007e0 <__aeabi_dadd+0x374>)
 800067e:	4282      	cmp	r2, r0
 8000680:	d100      	bne.n	8000684 <__aeabi_dadd+0x218>
 8000682:	e18f      	b.n	80009a4 <__aeabi_dadd+0x538>
 8000684:	000a      	movs	r2, r1
 8000686:	e7b8      	b.n	80005fa <__aeabi_dadd+0x18e>
 8000688:	003d      	movs	r5, r7
 800068a:	444d      	add	r5, r9
 800068c:	454d      	cmp	r5, r9
 800068e:	4189      	sbcs	r1, r1
 8000690:	4463      	add	r3, ip
 8000692:	4698      	mov	r8, r3
 8000694:	4249      	negs	r1, r1
 8000696:	4488      	add	r8, r1
 8000698:	4643      	mov	r3, r8
 800069a:	2602      	movs	r6, #2
 800069c:	021b      	lsls	r3, r3, #8
 800069e:	d500      	bpl.n	80006a2 <__aeabi_dadd+0x236>
 80006a0:	e0eb      	b.n	800087a <__aeabi_dadd+0x40e>
 80006a2:	3e01      	subs	r6, #1
 80006a4:	076b      	lsls	r3, r5, #29
 80006a6:	d000      	beq.n	80006aa <__aeabi_dadd+0x23e>
 80006a8:	e75c      	b.n	8000564 <__aeabi_dadd+0xf8>
 80006aa:	4643      	mov	r3, r8
 80006ac:	08e9      	lsrs	r1, r5, #3
 80006ae:	075a      	lsls	r2, r3, #29
 80006b0:	4311      	orrs	r1, r2
 80006b2:	0032      	movs	r2, r6
 80006b4:	08db      	lsrs	r3, r3, #3
 80006b6:	484a      	ldr	r0, [pc, #296]	; (80007e0 <__aeabi_dadd+0x374>)
 80006b8:	4282      	cmp	r2, r0
 80006ba:	d021      	beq.n	8000700 <__aeabi_dadd+0x294>
 80006bc:	031b      	lsls	r3, r3, #12
 80006be:	0552      	lsls	r2, r2, #21
 80006c0:	0b1b      	lsrs	r3, r3, #12
 80006c2:	0d52      	lsrs	r2, r2, #21
 80006c4:	e76c      	b.n	80005a0 <__aeabi_dadd+0x134>
 80006c6:	2300      	movs	r3, #0
 80006c8:	2100      	movs	r1, #0
 80006ca:	e769      	b.n	80005a0 <__aeabi_dadd+0x134>
 80006cc:	002a      	movs	r2, r5
 80006ce:	433a      	orrs	r2, r7
 80006d0:	d069      	beq.n	80007a6 <__aeabi_dadd+0x33a>
 80006d2:	464a      	mov	r2, r9
 80006d4:	0758      	lsls	r0, r3, #29
 80006d6:	08d1      	lsrs	r1, r2, #3
 80006d8:	08da      	lsrs	r2, r3, #3
 80006da:	2380      	movs	r3, #128	; 0x80
 80006dc:	031b      	lsls	r3, r3, #12
 80006de:	4308      	orrs	r0, r1
 80006e0:	421a      	tst	r2, r3
 80006e2:	d007      	beq.n	80006f4 <__aeabi_dadd+0x288>
 80006e4:	0029      	movs	r1, r5
 80006e6:	08ed      	lsrs	r5, r5, #3
 80006e8:	421d      	tst	r5, r3
 80006ea:	d103      	bne.n	80006f4 <__aeabi_dadd+0x288>
 80006ec:	002a      	movs	r2, r5
 80006ee:	08ff      	lsrs	r7, r7, #3
 80006f0:	0748      	lsls	r0, r1, #29
 80006f2:	4338      	orrs	r0, r7
 80006f4:	0f43      	lsrs	r3, r0, #29
 80006f6:	00c1      	lsls	r1, r0, #3
 80006f8:	075b      	lsls	r3, r3, #29
 80006fa:	08c9      	lsrs	r1, r1, #3
 80006fc:	4319      	orrs	r1, r3
 80006fe:	0013      	movs	r3, r2
 8000700:	000a      	movs	r2, r1
 8000702:	431a      	orrs	r2, r3
 8000704:	d100      	bne.n	8000708 <__aeabi_dadd+0x29c>
 8000706:	e213      	b.n	8000b30 <__aeabi_dadd+0x6c4>
 8000708:	2280      	movs	r2, #128	; 0x80
 800070a:	0312      	lsls	r2, r2, #12
 800070c:	4313      	orrs	r3, r2
 800070e:	031b      	lsls	r3, r3, #12
 8000710:	4a33      	ldr	r2, [pc, #204]	; (80007e0 <__aeabi_dadd+0x374>)
 8000712:	0b1b      	lsrs	r3, r3, #12
 8000714:	e744      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000716:	2a00      	cmp	r2, #0
 8000718:	d04b      	beq.n	80007b2 <__aeabi_dadd+0x346>
 800071a:	1b8a      	subs	r2, r1, r6
 800071c:	2e00      	cmp	r6, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x2b6>
 8000720:	e0e7      	b.n	80008f2 <__aeabi_dadd+0x486>
 8000722:	482f      	ldr	r0, [pc, #188]	; (80007e0 <__aeabi_dadd+0x374>)
 8000724:	4281      	cmp	r1, r0
 8000726:	d100      	bne.n	800072a <__aeabi_dadd+0x2be>
 8000728:	e195      	b.n	8000a56 <__aeabi_dadd+0x5ea>
 800072a:	2080      	movs	r0, #128	; 0x80
 800072c:	0400      	lsls	r0, r0, #16
 800072e:	4303      	orrs	r3, r0
 8000730:	2a38      	cmp	r2, #56	; 0x38
 8000732:	dd00      	ble.n	8000736 <__aeabi_dadd+0x2ca>
 8000734:	e143      	b.n	80009be <__aeabi_dadd+0x552>
 8000736:	2a1f      	cmp	r2, #31
 8000738:	dd00      	ble.n	800073c <__aeabi_dadd+0x2d0>
 800073a:	e1db      	b.n	8000af4 <__aeabi_dadd+0x688>
 800073c:	2020      	movs	r0, #32
 800073e:	001d      	movs	r5, r3
 8000740:	464e      	mov	r6, r9
 8000742:	1a80      	subs	r0, r0, r2
 8000744:	4085      	lsls	r5, r0
 8000746:	40d6      	lsrs	r6, r2
 8000748:	4335      	orrs	r5, r6
 800074a:	464e      	mov	r6, r9
 800074c:	4086      	lsls	r6, r0
 800074e:	0030      	movs	r0, r6
 8000750:	40d3      	lsrs	r3, r2
 8000752:	1e46      	subs	r6, r0, #1
 8000754:	41b0      	sbcs	r0, r6
 8000756:	449c      	add	ip, r3
 8000758:	4305      	orrs	r5, r0
 800075a:	19ed      	adds	r5, r5, r7
 800075c:	42bd      	cmp	r5, r7
 800075e:	419b      	sbcs	r3, r3
 8000760:	425b      	negs	r3, r3
 8000762:	4463      	add	r3, ip
 8000764:	4698      	mov	r8, r3
 8000766:	000e      	movs	r6, r1
 8000768:	e07f      	b.n	800086a <__aeabi_dadd+0x3fe>
 800076a:	4a1e      	ldr	r2, [pc, #120]	; (80007e4 <__aeabi_dadd+0x378>)
 800076c:	1a76      	subs	r6, r6, r1
 800076e:	4013      	ands	r3, r2
 8000770:	4698      	mov	r8, r3
 8000772:	e6f5      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000774:	0028      	movs	r0, r5
 8000776:	f001 fc73 	bl	8002060 <__clzsi2>
 800077a:	0001      	movs	r1, r0
 800077c:	3118      	adds	r1, #24
 800077e:	291f      	cmp	r1, #31
 8000780:	dc00      	bgt.n	8000784 <__aeabi_dadd+0x318>
 8000782:	e6cf      	b.n	8000524 <__aeabi_dadd+0xb8>
 8000784:	002b      	movs	r3, r5
 8000786:	3808      	subs	r0, #8
 8000788:	4083      	lsls	r3, r0
 800078a:	2500      	movs	r5, #0
 800078c:	e6d2      	b.n	8000534 <__aeabi_dadd+0xc8>
 800078e:	4662      	mov	r2, ip
 8000790:	433a      	orrs	r2, r7
 8000792:	0011      	movs	r1, r2
 8000794:	1e4f      	subs	r7, r1, #1
 8000796:	41b9      	sbcs	r1, r7
 8000798:	e6ac      	b.n	80004f4 <__aeabi_dadd+0x88>
 800079a:	4649      	mov	r1, r9
 800079c:	0758      	lsls	r0, r3, #29
 800079e:	08c9      	lsrs	r1, r1, #3
 80007a0:	4301      	orrs	r1, r0
 80007a2:	08db      	lsrs	r3, r3, #3
 80007a4:	e787      	b.n	80006b6 <__aeabi_dadd+0x24a>
 80007a6:	4649      	mov	r1, r9
 80007a8:	075a      	lsls	r2, r3, #29
 80007aa:	08c9      	lsrs	r1, r1, #3
 80007ac:	4311      	orrs	r1, r2
 80007ae:	08db      	lsrs	r3, r3, #3
 80007b0:	e7a6      	b.n	8000700 <__aeabi_dadd+0x294>
 80007b2:	490d      	ldr	r1, [pc, #52]	; (80007e8 <__aeabi_dadd+0x37c>)
 80007b4:	1c70      	adds	r0, r6, #1
 80007b6:	4208      	tst	r0, r1
 80007b8:	d000      	beq.n	80007bc <__aeabi_dadd+0x350>
 80007ba:	e0bb      	b.n	8000934 <__aeabi_dadd+0x4c8>
 80007bc:	2e00      	cmp	r6, #0
 80007be:	d000      	beq.n	80007c2 <__aeabi_dadd+0x356>
 80007c0:	e114      	b.n	80009ec <__aeabi_dadd+0x580>
 80007c2:	4649      	mov	r1, r9
 80007c4:	4319      	orrs	r1, r3
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0x35e>
 80007c8:	e175      	b.n	8000ab6 <__aeabi_dadd+0x64a>
 80007ca:	0029      	movs	r1, r5
 80007cc:	4339      	orrs	r1, r7
 80007ce:	d000      	beq.n	80007d2 <__aeabi_dadd+0x366>
 80007d0:	e17e      	b.n	8000ad0 <__aeabi_dadd+0x664>
 80007d2:	4649      	mov	r1, r9
 80007d4:	0758      	lsls	r0, r3, #29
 80007d6:	08c9      	lsrs	r1, r1, #3
 80007d8:	4301      	orrs	r1, r0
 80007da:	08db      	lsrs	r3, r3, #3
 80007dc:	e76e      	b.n	80006bc <__aeabi_dadd+0x250>
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	000007ff 	.word	0x000007ff
 80007e4:	ff7fffff 	.word	0xff7fffff
 80007e8:	000007fe 	.word	0x000007fe
 80007ec:	4649      	mov	r1, r9
 80007ee:	1bcd      	subs	r5, r1, r7
 80007f0:	4661      	mov	r1, ip
 80007f2:	1a58      	subs	r0, r3, r1
 80007f4:	45a9      	cmp	r9, r5
 80007f6:	4189      	sbcs	r1, r1
 80007f8:	4249      	negs	r1, r1
 80007fa:	4688      	mov	r8, r1
 80007fc:	0001      	movs	r1, r0
 80007fe:	4640      	mov	r0, r8
 8000800:	1a09      	subs	r1, r1, r0
 8000802:	4688      	mov	r8, r1
 8000804:	0209      	lsls	r1, r1, #8
 8000806:	d500      	bpl.n	800080a <__aeabi_dadd+0x39e>
 8000808:	e0a6      	b.n	8000958 <__aeabi_dadd+0x4ec>
 800080a:	4641      	mov	r1, r8
 800080c:	4329      	orrs	r1, r5
 800080e:	d000      	beq.n	8000812 <__aeabi_dadd+0x3a6>
 8000810:	e67f      	b.n	8000512 <__aeabi_dadd+0xa6>
 8000812:	2300      	movs	r3, #0
 8000814:	2400      	movs	r4, #0
 8000816:	e751      	b.n	80006bc <__aeabi_dadd+0x250>
 8000818:	4cc7      	ldr	r4, [pc, #796]	; (8000b38 <__aeabi_dadd+0x6cc>)
 800081a:	42a1      	cmp	r1, r4
 800081c:	d100      	bne.n	8000820 <__aeabi_dadd+0x3b4>
 800081e:	e0c7      	b.n	80009b0 <__aeabi_dadd+0x544>
 8000820:	2480      	movs	r4, #128	; 0x80
 8000822:	0424      	lsls	r4, r4, #16
 8000824:	4323      	orrs	r3, r4
 8000826:	2a38      	cmp	r2, #56	; 0x38
 8000828:	dc54      	bgt.n	80008d4 <__aeabi_dadd+0x468>
 800082a:	2a1f      	cmp	r2, #31
 800082c:	dd00      	ble.n	8000830 <__aeabi_dadd+0x3c4>
 800082e:	e0cc      	b.n	80009ca <__aeabi_dadd+0x55e>
 8000830:	2420      	movs	r4, #32
 8000832:	4648      	mov	r0, r9
 8000834:	1aa4      	subs	r4, r4, r2
 8000836:	001d      	movs	r5, r3
 8000838:	464e      	mov	r6, r9
 800083a:	40a0      	lsls	r0, r4
 800083c:	40d6      	lsrs	r6, r2
 800083e:	40a5      	lsls	r5, r4
 8000840:	0004      	movs	r4, r0
 8000842:	40d3      	lsrs	r3, r2
 8000844:	4662      	mov	r2, ip
 8000846:	4335      	orrs	r5, r6
 8000848:	1e66      	subs	r6, r4, #1
 800084a:	41b4      	sbcs	r4, r6
 800084c:	1ad3      	subs	r3, r2, r3
 800084e:	469c      	mov	ip, r3
 8000850:	4325      	orrs	r5, r4
 8000852:	e044      	b.n	80008de <__aeabi_dadd+0x472>
 8000854:	4662      	mov	r2, ip
 8000856:	433a      	orrs	r2, r7
 8000858:	0015      	movs	r5, r2
 800085a:	1e6f      	subs	r7, r5, #1
 800085c:	41bd      	sbcs	r5, r7
 800085e:	444d      	add	r5, r9
 8000860:	454d      	cmp	r5, r9
 8000862:	4189      	sbcs	r1, r1
 8000864:	4249      	negs	r1, r1
 8000866:	4688      	mov	r8, r1
 8000868:	4498      	add	r8, r3
 800086a:	4643      	mov	r3, r8
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	d400      	bmi.n	8000872 <__aeabi_dadd+0x406>
 8000870:	e718      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000872:	4bb1      	ldr	r3, [pc, #708]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000874:	3601      	adds	r6, #1
 8000876:	429e      	cmp	r6, r3
 8000878:	d049      	beq.n	800090e <__aeabi_dadd+0x4a2>
 800087a:	4642      	mov	r2, r8
 800087c:	4baf      	ldr	r3, [pc, #700]	; (8000b3c <__aeabi_dadd+0x6d0>)
 800087e:	2101      	movs	r1, #1
 8000880:	401a      	ands	r2, r3
 8000882:	0013      	movs	r3, r2
 8000884:	086a      	lsrs	r2, r5, #1
 8000886:	400d      	ands	r5, r1
 8000888:	4315      	orrs	r5, r2
 800088a:	07d9      	lsls	r1, r3, #31
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	4698      	mov	r8, r3
 8000890:	430d      	orrs	r5, r1
 8000892:	e665      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000894:	0018      	movs	r0, r3
 8000896:	3e1f      	subs	r6, #31
 8000898:	40f0      	lsrs	r0, r6
 800089a:	2a20      	cmp	r2, #32
 800089c:	d003      	beq.n	80008a6 <__aeabi_dadd+0x43a>
 800089e:	2140      	movs	r1, #64	; 0x40
 80008a0:	1a8a      	subs	r2, r1, r2
 80008a2:	4093      	lsls	r3, r2
 80008a4:	431d      	orrs	r5, r3
 80008a6:	1e69      	subs	r1, r5, #1
 80008a8:	418d      	sbcs	r5, r1
 80008aa:	2300      	movs	r3, #0
 80008ac:	2600      	movs	r6, #0
 80008ae:	4698      	mov	r8, r3
 80008b0:	4305      	orrs	r5, r0
 80008b2:	e6f7      	b.n	80006a4 <__aeabi_dadd+0x238>
 80008b4:	0011      	movs	r1, r2
 80008b6:	4665      	mov	r5, ip
 80008b8:	3920      	subs	r1, #32
 80008ba:	40cd      	lsrs	r5, r1
 80008bc:	2a20      	cmp	r2, #32
 80008be:	d004      	beq.n	80008ca <__aeabi_dadd+0x45e>
 80008c0:	2040      	movs	r0, #64	; 0x40
 80008c2:	4661      	mov	r1, ip
 80008c4:	1a82      	subs	r2, r0, r2
 80008c6:	4091      	lsls	r1, r2
 80008c8:	430f      	orrs	r7, r1
 80008ca:	0039      	movs	r1, r7
 80008cc:	1e4f      	subs	r7, r1, #1
 80008ce:	41b9      	sbcs	r1, r7
 80008d0:	4329      	orrs	r1, r5
 80008d2:	e60f      	b.n	80004f4 <__aeabi_dadd+0x88>
 80008d4:	464a      	mov	r2, r9
 80008d6:	4313      	orrs	r3, r2
 80008d8:	001d      	movs	r5, r3
 80008da:	1e6b      	subs	r3, r5, #1
 80008dc:	419d      	sbcs	r5, r3
 80008de:	1b7d      	subs	r5, r7, r5
 80008e0:	42af      	cmp	r7, r5
 80008e2:	419b      	sbcs	r3, r3
 80008e4:	4662      	mov	r2, ip
 80008e6:	425b      	negs	r3, r3
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	4698      	mov	r8, r3
 80008ec:	4654      	mov	r4, sl
 80008ee:	000e      	movs	r6, r1
 80008f0:	e607      	b.n	8000502 <__aeabi_dadd+0x96>
 80008f2:	4648      	mov	r0, r9
 80008f4:	4318      	orrs	r0, r3
 80008f6:	d100      	bne.n	80008fa <__aeabi_dadd+0x48e>
 80008f8:	e0b3      	b.n	8000a62 <__aeabi_dadd+0x5f6>
 80008fa:	1e50      	subs	r0, r2, #1
 80008fc:	2a01      	cmp	r2, #1
 80008fe:	d100      	bne.n	8000902 <__aeabi_dadd+0x496>
 8000900:	e10d      	b.n	8000b1e <__aeabi_dadd+0x6b2>
 8000902:	4d8d      	ldr	r5, [pc, #564]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000904:	42aa      	cmp	r2, r5
 8000906:	d100      	bne.n	800090a <__aeabi_dadd+0x49e>
 8000908:	e0a5      	b.n	8000a56 <__aeabi_dadd+0x5ea>
 800090a:	0002      	movs	r2, r0
 800090c:	e710      	b.n	8000730 <__aeabi_dadd+0x2c4>
 800090e:	0032      	movs	r2, r6
 8000910:	2300      	movs	r3, #0
 8000912:	2100      	movs	r1, #0
 8000914:	e644      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000916:	2120      	movs	r1, #32
 8000918:	0038      	movs	r0, r7
 800091a:	1a89      	subs	r1, r1, r2
 800091c:	4665      	mov	r5, ip
 800091e:	408f      	lsls	r7, r1
 8000920:	408d      	lsls	r5, r1
 8000922:	40d0      	lsrs	r0, r2
 8000924:	1e79      	subs	r1, r7, #1
 8000926:	418f      	sbcs	r7, r1
 8000928:	4305      	orrs	r5, r0
 800092a:	433d      	orrs	r5, r7
 800092c:	4667      	mov	r7, ip
 800092e:	40d7      	lsrs	r7, r2
 8000930:	19db      	adds	r3, r3, r7
 8000932:	e794      	b.n	800085e <__aeabi_dadd+0x3f2>
 8000934:	4a80      	ldr	r2, [pc, #512]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000936:	4290      	cmp	r0, r2
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x4d0>
 800093a:	e0ec      	b.n	8000b16 <__aeabi_dadd+0x6aa>
 800093c:	0039      	movs	r1, r7
 800093e:	4449      	add	r1, r9
 8000940:	4549      	cmp	r1, r9
 8000942:	4192      	sbcs	r2, r2
 8000944:	4463      	add	r3, ip
 8000946:	4252      	negs	r2, r2
 8000948:	189b      	adds	r3, r3, r2
 800094a:	07dd      	lsls	r5, r3, #31
 800094c:	0849      	lsrs	r1, r1, #1
 800094e:	085b      	lsrs	r3, r3, #1
 8000950:	4698      	mov	r8, r3
 8000952:	0006      	movs	r6, r0
 8000954:	430d      	orrs	r5, r1
 8000956:	e6a5      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000958:	464a      	mov	r2, r9
 800095a:	1abd      	subs	r5, r7, r2
 800095c:	42af      	cmp	r7, r5
 800095e:	4189      	sbcs	r1, r1
 8000960:	4662      	mov	r2, ip
 8000962:	4249      	negs	r1, r1
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	1a5b      	subs	r3, r3, r1
 8000968:	4698      	mov	r8, r3
 800096a:	4654      	mov	r4, sl
 800096c:	e5d1      	b.n	8000512 <__aeabi_dadd+0xa6>
 800096e:	076c      	lsls	r4, r5, #29
 8000970:	08f9      	lsrs	r1, r7, #3
 8000972:	4321      	orrs	r1, r4
 8000974:	08eb      	lsrs	r3, r5, #3
 8000976:	0004      	movs	r4, r0
 8000978:	e69d      	b.n	80006b6 <__aeabi_dadd+0x24a>
 800097a:	464a      	mov	r2, r9
 800097c:	431a      	orrs	r2, r3
 800097e:	d175      	bne.n	8000a6c <__aeabi_dadd+0x600>
 8000980:	4661      	mov	r1, ip
 8000982:	4339      	orrs	r1, r7
 8000984:	d114      	bne.n	80009b0 <__aeabi_dadd+0x544>
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	2400      	movs	r4, #0
 800098a:	031b      	lsls	r3, r3, #12
 800098c:	e6bc      	b.n	8000708 <__aeabi_dadd+0x29c>
 800098e:	464a      	mov	r2, r9
 8000990:	1bd5      	subs	r5, r2, r7
 8000992:	45a9      	cmp	r9, r5
 8000994:	4189      	sbcs	r1, r1
 8000996:	4662      	mov	r2, ip
 8000998:	4249      	negs	r1, r1
 800099a:	1a9b      	subs	r3, r3, r2
 800099c:	1a5b      	subs	r3, r3, r1
 800099e:	4698      	mov	r8, r3
 80009a0:	2601      	movs	r6, #1
 80009a2:	e5ae      	b.n	8000502 <__aeabi_dadd+0x96>
 80009a4:	464a      	mov	r2, r9
 80009a6:	08d1      	lsrs	r1, r2, #3
 80009a8:	075a      	lsls	r2, r3, #29
 80009aa:	4311      	orrs	r1, r2
 80009ac:	08db      	lsrs	r3, r3, #3
 80009ae:	e6a7      	b.n	8000700 <__aeabi_dadd+0x294>
 80009b0:	4663      	mov	r3, ip
 80009b2:	08f9      	lsrs	r1, r7, #3
 80009b4:	075a      	lsls	r2, r3, #29
 80009b6:	4654      	mov	r4, sl
 80009b8:	4311      	orrs	r1, r2
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	e6a0      	b.n	8000700 <__aeabi_dadd+0x294>
 80009be:	464a      	mov	r2, r9
 80009c0:	4313      	orrs	r3, r2
 80009c2:	001d      	movs	r5, r3
 80009c4:	1e6b      	subs	r3, r5, #1
 80009c6:	419d      	sbcs	r5, r3
 80009c8:	e6c7      	b.n	800075a <__aeabi_dadd+0x2ee>
 80009ca:	0014      	movs	r4, r2
 80009cc:	001e      	movs	r6, r3
 80009ce:	3c20      	subs	r4, #32
 80009d0:	40e6      	lsrs	r6, r4
 80009d2:	2a20      	cmp	r2, #32
 80009d4:	d005      	beq.n	80009e2 <__aeabi_dadd+0x576>
 80009d6:	2440      	movs	r4, #64	; 0x40
 80009d8:	1aa2      	subs	r2, r4, r2
 80009da:	4093      	lsls	r3, r2
 80009dc:	464a      	mov	r2, r9
 80009de:	431a      	orrs	r2, r3
 80009e0:	4691      	mov	r9, r2
 80009e2:	464d      	mov	r5, r9
 80009e4:	1e6b      	subs	r3, r5, #1
 80009e6:	419d      	sbcs	r5, r3
 80009e8:	4335      	orrs	r5, r6
 80009ea:	e778      	b.n	80008de <__aeabi_dadd+0x472>
 80009ec:	464a      	mov	r2, r9
 80009ee:	431a      	orrs	r2, r3
 80009f0:	d000      	beq.n	80009f4 <__aeabi_dadd+0x588>
 80009f2:	e66b      	b.n	80006cc <__aeabi_dadd+0x260>
 80009f4:	076b      	lsls	r3, r5, #29
 80009f6:	08f9      	lsrs	r1, r7, #3
 80009f8:	4319      	orrs	r1, r3
 80009fa:	08eb      	lsrs	r3, r5, #3
 80009fc:	e680      	b.n	8000700 <__aeabi_dadd+0x294>
 80009fe:	4661      	mov	r1, ip
 8000a00:	4339      	orrs	r1, r7
 8000a02:	d054      	beq.n	8000aae <__aeabi_dadd+0x642>
 8000a04:	4663      	mov	r3, ip
 8000a06:	08f9      	lsrs	r1, r7, #3
 8000a08:	075c      	lsls	r4, r3, #29
 8000a0a:	4321      	orrs	r1, r4
 8000a0c:	08db      	lsrs	r3, r3, #3
 8000a0e:	0004      	movs	r4, r0
 8000a10:	e654      	b.n	80006bc <__aeabi_dadd+0x250>
 8000a12:	464a      	mov	r2, r9
 8000a14:	1abd      	subs	r5, r7, r2
 8000a16:	42af      	cmp	r7, r5
 8000a18:	4189      	sbcs	r1, r1
 8000a1a:	4662      	mov	r2, ip
 8000a1c:	4249      	negs	r1, r1
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	1a5b      	subs	r3, r3, r1
 8000a22:	4698      	mov	r8, r3
 8000a24:	0004      	movs	r4, r0
 8000a26:	2601      	movs	r6, #1
 8000a28:	e56b      	b.n	8000502 <__aeabi_dadd+0x96>
 8000a2a:	464a      	mov	r2, r9
 8000a2c:	1bd5      	subs	r5, r2, r7
 8000a2e:	45a9      	cmp	r9, r5
 8000a30:	4189      	sbcs	r1, r1
 8000a32:	4662      	mov	r2, ip
 8000a34:	4249      	negs	r1, r1
 8000a36:	1a9a      	subs	r2, r3, r2
 8000a38:	1a52      	subs	r2, r2, r1
 8000a3a:	4690      	mov	r8, r2
 8000a3c:	0212      	lsls	r2, r2, #8
 8000a3e:	d532      	bpl.n	8000aa6 <__aeabi_dadd+0x63a>
 8000a40:	464a      	mov	r2, r9
 8000a42:	1abd      	subs	r5, r7, r2
 8000a44:	42af      	cmp	r7, r5
 8000a46:	4189      	sbcs	r1, r1
 8000a48:	4662      	mov	r2, ip
 8000a4a:	4249      	negs	r1, r1
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	1a5b      	subs	r3, r3, r1
 8000a50:	4698      	mov	r8, r3
 8000a52:	0004      	movs	r4, r0
 8000a54:	e584      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000a56:	4663      	mov	r3, ip
 8000a58:	08f9      	lsrs	r1, r7, #3
 8000a5a:	075a      	lsls	r2, r3, #29
 8000a5c:	4311      	orrs	r1, r2
 8000a5e:	08db      	lsrs	r3, r3, #3
 8000a60:	e64e      	b.n	8000700 <__aeabi_dadd+0x294>
 8000a62:	08f9      	lsrs	r1, r7, #3
 8000a64:	0768      	lsls	r0, r5, #29
 8000a66:	4301      	orrs	r1, r0
 8000a68:	08eb      	lsrs	r3, r5, #3
 8000a6a:	e624      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	433a      	orrs	r2, r7
 8000a70:	d100      	bne.n	8000a74 <__aeabi_dadd+0x608>
 8000a72:	e698      	b.n	80007a6 <__aeabi_dadd+0x33a>
 8000a74:	464a      	mov	r2, r9
 8000a76:	08d1      	lsrs	r1, r2, #3
 8000a78:	075a      	lsls	r2, r3, #29
 8000a7a:	4311      	orrs	r1, r2
 8000a7c:	08da      	lsrs	r2, r3, #3
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	031b      	lsls	r3, r3, #12
 8000a82:	421a      	tst	r2, r3
 8000a84:	d008      	beq.n	8000a98 <__aeabi_dadd+0x62c>
 8000a86:	4660      	mov	r0, ip
 8000a88:	08c5      	lsrs	r5, r0, #3
 8000a8a:	421d      	tst	r5, r3
 8000a8c:	d104      	bne.n	8000a98 <__aeabi_dadd+0x62c>
 8000a8e:	4654      	mov	r4, sl
 8000a90:	002a      	movs	r2, r5
 8000a92:	08f9      	lsrs	r1, r7, #3
 8000a94:	0743      	lsls	r3, r0, #29
 8000a96:	4319      	orrs	r1, r3
 8000a98:	0f4b      	lsrs	r3, r1, #29
 8000a9a:	00c9      	lsls	r1, r1, #3
 8000a9c:	075b      	lsls	r3, r3, #29
 8000a9e:	08c9      	lsrs	r1, r1, #3
 8000aa0:	4319      	orrs	r1, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	e62c      	b.n	8000700 <__aeabi_dadd+0x294>
 8000aa6:	4641      	mov	r1, r8
 8000aa8:	4329      	orrs	r1, r5
 8000aaa:	d000      	beq.n	8000aae <__aeabi_dadd+0x642>
 8000aac:	e5fa      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000aae:	2300      	movs	r3, #0
 8000ab0:	000a      	movs	r2, r1
 8000ab2:	2400      	movs	r4, #0
 8000ab4:	e602      	b.n	80006bc <__aeabi_dadd+0x250>
 8000ab6:	076b      	lsls	r3, r5, #29
 8000ab8:	08f9      	lsrs	r1, r7, #3
 8000aba:	4319      	orrs	r1, r3
 8000abc:	08eb      	lsrs	r3, r5, #3
 8000abe:	e5fd      	b.n	80006bc <__aeabi_dadd+0x250>
 8000ac0:	4663      	mov	r3, ip
 8000ac2:	08f9      	lsrs	r1, r7, #3
 8000ac4:	075b      	lsls	r3, r3, #29
 8000ac6:	4319      	orrs	r1, r3
 8000ac8:	4663      	mov	r3, ip
 8000aca:	0004      	movs	r4, r0
 8000acc:	08db      	lsrs	r3, r3, #3
 8000ace:	e617      	b.n	8000700 <__aeabi_dadd+0x294>
 8000ad0:	003d      	movs	r5, r7
 8000ad2:	444d      	add	r5, r9
 8000ad4:	4463      	add	r3, ip
 8000ad6:	454d      	cmp	r5, r9
 8000ad8:	4189      	sbcs	r1, r1
 8000ada:	4698      	mov	r8, r3
 8000adc:	4249      	negs	r1, r1
 8000ade:	4488      	add	r8, r1
 8000ae0:	4643      	mov	r3, r8
 8000ae2:	021b      	lsls	r3, r3, #8
 8000ae4:	d400      	bmi.n	8000ae8 <__aeabi_dadd+0x67c>
 8000ae6:	e5dd      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000ae8:	4642      	mov	r2, r8
 8000aea:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <__aeabi_dadd+0x6d0>)
 8000aec:	2601      	movs	r6, #1
 8000aee:	401a      	ands	r2, r3
 8000af0:	4690      	mov	r8, r2
 8000af2:	e5d7      	b.n	80006a4 <__aeabi_dadd+0x238>
 8000af4:	0010      	movs	r0, r2
 8000af6:	001e      	movs	r6, r3
 8000af8:	3820      	subs	r0, #32
 8000afa:	40c6      	lsrs	r6, r0
 8000afc:	2a20      	cmp	r2, #32
 8000afe:	d005      	beq.n	8000b0c <__aeabi_dadd+0x6a0>
 8000b00:	2040      	movs	r0, #64	; 0x40
 8000b02:	1a82      	subs	r2, r0, r2
 8000b04:	4093      	lsls	r3, r2
 8000b06:	464a      	mov	r2, r9
 8000b08:	431a      	orrs	r2, r3
 8000b0a:	4691      	mov	r9, r2
 8000b0c:	464d      	mov	r5, r9
 8000b0e:	1e6b      	subs	r3, r5, #1
 8000b10:	419d      	sbcs	r5, r3
 8000b12:	4335      	orrs	r5, r6
 8000b14:	e621      	b.n	800075a <__aeabi_dadd+0x2ee>
 8000b16:	0002      	movs	r2, r0
 8000b18:	2300      	movs	r3, #0
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	e540      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000b1e:	464a      	mov	r2, r9
 8000b20:	19d5      	adds	r5, r2, r7
 8000b22:	42bd      	cmp	r5, r7
 8000b24:	4189      	sbcs	r1, r1
 8000b26:	4463      	add	r3, ip
 8000b28:	4698      	mov	r8, r3
 8000b2a:	4249      	negs	r1, r1
 8000b2c:	4488      	add	r8, r1
 8000b2e:	e5b3      	b.n	8000698 <__aeabi_dadd+0x22c>
 8000b30:	2100      	movs	r1, #0
 8000b32:	4a01      	ldr	r2, [pc, #4]	; (8000b38 <__aeabi_dadd+0x6cc>)
 8000b34:	000b      	movs	r3, r1
 8000b36:	e533      	b.n	80005a0 <__aeabi_dadd+0x134>
 8000b38:	000007ff 	.word	0x000007ff
 8000b3c:	ff7fffff 	.word	0xff7fffff

08000b40 <__aeabi_ddiv>:
 8000b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b42:	4657      	mov	r7, sl
 8000b44:	464e      	mov	r6, r9
 8000b46:	4645      	mov	r5, r8
 8000b48:	46de      	mov	lr, fp
 8000b4a:	b5e0      	push	{r5, r6, r7, lr}
 8000b4c:	4681      	mov	r9, r0
 8000b4e:	0005      	movs	r5, r0
 8000b50:	030c      	lsls	r4, r1, #12
 8000b52:	0048      	lsls	r0, r1, #1
 8000b54:	4692      	mov	sl, r2
 8000b56:	001f      	movs	r7, r3
 8000b58:	b085      	sub	sp, #20
 8000b5a:	0b24      	lsrs	r4, r4, #12
 8000b5c:	0d40      	lsrs	r0, r0, #21
 8000b5e:	0fce      	lsrs	r6, r1, #31
 8000b60:	2800      	cmp	r0, #0
 8000b62:	d059      	beq.n	8000c18 <__aeabi_ddiv+0xd8>
 8000b64:	4b87      	ldr	r3, [pc, #540]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000b66:	4298      	cmp	r0, r3
 8000b68:	d100      	bne.n	8000b6c <__aeabi_ddiv+0x2c>
 8000b6a:	e098      	b.n	8000c9e <__aeabi_ddiv+0x15e>
 8000b6c:	0f6b      	lsrs	r3, r5, #29
 8000b6e:	00e4      	lsls	r4, r4, #3
 8000b70:	431c      	orrs	r4, r3
 8000b72:	2380      	movs	r3, #128	; 0x80
 8000b74:	041b      	lsls	r3, r3, #16
 8000b76:	4323      	orrs	r3, r4
 8000b78:	4698      	mov	r8, r3
 8000b7a:	4b83      	ldr	r3, [pc, #524]	; (8000d88 <__aeabi_ddiv+0x248>)
 8000b7c:	00ed      	lsls	r5, r5, #3
 8000b7e:	469b      	mov	fp, r3
 8000b80:	2300      	movs	r3, #0
 8000b82:	4699      	mov	r9, r3
 8000b84:	4483      	add	fp, r0
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	033c      	lsls	r4, r7, #12
 8000b8a:	007b      	lsls	r3, r7, #1
 8000b8c:	4650      	mov	r0, sl
 8000b8e:	0b24      	lsrs	r4, r4, #12
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	0fff      	lsrs	r7, r7, #31
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d067      	beq.n	8000c68 <__aeabi_ddiv+0x128>
 8000b98:	4a7a      	ldr	r2, [pc, #488]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d018      	beq.n	8000bd0 <__aeabi_ddiv+0x90>
 8000b9e:	497a      	ldr	r1, [pc, #488]	; (8000d88 <__aeabi_ddiv+0x248>)
 8000ba0:	0f42      	lsrs	r2, r0, #29
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	00e4      	lsls	r4, r4, #3
 8000ba6:	4659      	mov	r1, fp
 8000ba8:	4314      	orrs	r4, r2
 8000baa:	2280      	movs	r2, #128	; 0x80
 8000bac:	4463      	add	r3, ip
 8000bae:	0412      	lsls	r2, r2, #16
 8000bb0:	1acb      	subs	r3, r1, r3
 8000bb2:	4314      	orrs	r4, r2
 8000bb4:	469b      	mov	fp, r3
 8000bb6:	00c2      	lsls	r2, r0, #3
 8000bb8:	2000      	movs	r0, #0
 8000bba:	0033      	movs	r3, r6
 8000bbc:	407b      	eors	r3, r7
 8000bbe:	469a      	mov	sl, r3
 8000bc0:	464b      	mov	r3, r9
 8000bc2:	2b0f      	cmp	r3, #15
 8000bc4:	d900      	bls.n	8000bc8 <__aeabi_ddiv+0x88>
 8000bc6:	e0ef      	b.n	8000da8 <__aeabi_ddiv+0x268>
 8000bc8:	4970      	ldr	r1, [pc, #448]	; (8000d8c <__aeabi_ddiv+0x24c>)
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	58cb      	ldr	r3, [r1, r3]
 8000bce:	469f      	mov	pc, r3
 8000bd0:	4b6f      	ldr	r3, [pc, #444]	; (8000d90 <__aeabi_ddiv+0x250>)
 8000bd2:	4652      	mov	r2, sl
 8000bd4:	469c      	mov	ip, r3
 8000bd6:	4322      	orrs	r2, r4
 8000bd8:	44e3      	add	fp, ip
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	d000      	beq.n	8000be0 <__aeabi_ddiv+0xa0>
 8000bde:	e095      	b.n	8000d0c <__aeabi_ddiv+0x1cc>
 8000be0:	4649      	mov	r1, r9
 8000be2:	2302      	movs	r3, #2
 8000be4:	4319      	orrs	r1, r3
 8000be6:	4689      	mov	r9, r1
 8000be8:	2400      	movs	r4, #0
 8000bea:	2002      	movs	r0, #2
 8000bec:	e7e5      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000bee:	2300      	movs	r3, #0
 8000bf0:	2400      	movs	r4, #0
 8000bf2:	2500      	movs	r5, #0
 8000bf4:	4652      	mov	r2, sl
 8000bf6:	051b      	lsls	r3, r3, #20
 8000bf8:	4323      	orrs	r3, r4
 8000bfa:	07d2      	lsls	r2, r2, #31
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	0028      	movs	r0, r5
 8000c00:	0019      	movs	r1, r3
 8000c02:	b005      	add	sp, #20
 8000c04:	bcf0      	pop	{r4, r5, r6, r7}
 8000c06:	46bb      	mov	fp, r7
 8000c08:	46b2      	mov	sl, r6
 8000c0a:	46a9      	mov	r9, r5
 8000c0c:	46a0      	mov	r8, r4
 8000c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c10:	2400      	movs	r4, #0
 8000c12:	2500      	movs	r5, #0
 8000c14:	4b5b      	ldr	r3, [pc, #364]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000c16:	e7ed      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000c18:	464b      	mov	r3, r9
 8000c1a:	4323      	orrs	r3, r4
 8000c1c:	4698      	mov	r8, r3
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_ddiv+0xe2>
 8000c20:	e089      	b.n	8000d36 <__aeabi_ddiv+0x1f6>
 8000c22:	2c00      	cmp	r4, #0
 8000c24:	d100      	bne.n	8000c28 <__aeabi_ddiv+0xe8>
 8000c26:	e1e0      	b.n	8000fea <__aeabi_ddiv+0x4aa>
 8000c28:	0020      	movs	r0, r4
 8000c2a:	f001 fa19 	bl	8002060 <__clzsi2>
 8000c2e:	0001      	movs	r1, r0
 8000c30:	0002      	movs	r2, r0
 8000c32:	390b      	subs	r1, #11
 8000c34:	231d      	movs	r3, #29
 8000c36:	1a5b      	subs	r3, r3, r1
 8000c38:	4649      	mov	r1, r9
 8000c3a:	0010      	movs	r0, r2
 8000c3c:	40d9      	lsrs	r1, r3
 8000c3e:	3808      	subs	r0, #8
 8000c40:	4084      	lsls	r4, r0
 8000c42:	000b      	movs	r3, r1
 8000c44:	464d      	mov	r5, r9
 8000c46:	4323      	orrs	r3, r4
 8000c48:	4698      	mov	r8, r3
 8000c4a:	4085      	lsls	r5, r0
 8000c4c:	4851      	ldr	r0, [pc, #324]	; (8000d94 <__aeabi_ddiv+0x254>)
 8000c4e:	033c      	lsls	r4, r7, #12
 8000c50:	1a83      	subs	r3, r0, r2
 8000c52:	469b      	mov	fp, r3
 8000c54:	2300      	movs	r3, #0
 8000c56:	4699      	mov	r9, r3
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	007b      	lsls	r3, r7, #1
 8000c5c:	4650      	mov	r0, sl
 8000c5e:	0b24      	lsrs	r4, r4, #12
 8000c60:	0d5b      	lsrs	r3, r3, #21
 8000c62:	0fff      	lsrs	r7, r7, #31
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d197      	bne.n	8000b98 <__aeabi_ddiv+0x58>
 8000c68:	4652      	mov	r2, sl
 8000c6a:	4322      	orrs	r2, r4
 8000c6c:	d055      	beq.n	8000d1a <__aeabi_ddiv+0x1da>
 8000c6e:	2c00      	cmp	r4, #0
 8000c70:	d100      	bne.n	8000c74 <__aeabi_ddiv+0x134>
 8000c72:	e1ca      	b.n	800100a <__aeabi_ddiv+0x4ca>
 8000c74:	0020      	movs	r0, r4
 8000c76:	f001 f9f3 	bl	8002060 <__clzsi2>
 8000c7a:	0002      	movs	r2, r0
 8000c7c:	3a0b      	subs	r2, #11
 8000c7e:	231d      	movs	r3, #29
 8000c80:	0001      	movs	r1, r0
 8000c82:	1a9b      	subs	r3, r3, r2
 8000c84:	4652      	mov	r2, sl
 8000c86:	3908      	subs	r1, #8
 8000c88:	40da      	lsrs	r2, r3
 8000c8a:	408c      	lsls	r4, r1
 8000c8c:	4314      	orrs	r4, r2
 8000c8e:	4652      	mov	r2, sl
 8000c90:	408a      	lsls	r2, r1
 8000c92:	4b41      	ldr	r3, [pc, #260]	; (8000d98 <__aeabi_ddiv+0x258>)
 8000c94:	4458      	add	r0, fp
 8000c96:	469b      	mov	fp, r3
 8000c98:	4483      	add	fp, r0
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	e78d      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000c9e:	464b      	mov	r3, r9
 8000ca0:	4323      	orrs	r3, r4
 8000ca2:	4698      	mov	r8, r3
 8000ca4:	d140      	bne.n	8000d28 <__aeabi_ddiv+0x1e8>
 8000ca6:	2308      	movs	r3, #8
 8000ca8:	4699      	mov	r9, r3
 8000caa:	3b06      	subs	r3, #6
 8000cac:	2500      	movs	r5, #0
 8000cae:	4683      	mov	fp, r0
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	e769      	b.n	8000b88 <__aeabi_ddiv+0x48>
 8000cb4:	46b2      	mov	sl, r6
 8000cb6:	9b00      	ldr	r3, [sp, #0]
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d0a9      	beq.n	8000c10 <__aeabi_ddiv+0xd0>
 8000cbc:	2b03      	cmp	r3, #3
 8000cbe:	d100      	bne.n	8000cc2 <__aeabi_ddiv+0x182>
 8000cc0:	e211      	b.n	80010e6 <__aeabi_ddiv+0x5a6>
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d093      	beq.n	8000bee <__aeabi_ddiv+0xae>
 8000cc6:	4a35      	ldr	r2, [pc, #212]	; (8000d9c <__aeabi_ddiv+0x25c>)
 8000cc8:	445a      	add	r2, fp
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	dc00      	bgt.n	8000cd0 <__aeabi_ddiv+0x190>
 8000cce:	e13c      	b.n	8000f4a <__aeabi_ddiv+0x40a>
 8000cd0:	076b      	lsls	r3, r5, #29
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_ddiv+0x196>
 8000cd4:	e1a7      	b.n	8001026 <__aeabi_ddiv+0x4e6>
 8000cd6:	08ed      	lsrs	r5, r5, #3
 8000cd8:	4643      	mov	r3, r8
 8000cda:	01db      	lsls	r3, r3, #7
 8000cdc:	d506      	bpl.n	8000cec <__aeabi_ddiv+0x1ac>
 8000cde:	4642      	mov	r2, r8
 8000ce0:	4b2f      	ldr	r3, [pc, #188]	; (8000da0 <__aeabi_ddiv+0x260>)
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	4690      	mov	r8, r2
 8000ce6:	2280      	movs	r2, #128	; 0x80
 8000ce8:	00d2      	lsls	r2, r2, #3
 8000cea:	445a      	add	r2, fp
 8000cec:	4b2d      	ldr	r3, [pc, #180]	; (8000da4 <__aeabi_ddiv+0x264>)
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	dc8e      	bgt.n	8000c10 <__aeabi_ddiv+0xd0>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	0552      	lsls	r2, r2, #21
 8000cf6:	0758      	lsls	r0, r3, #29
 8000cf8:	025c      	lsls	r4, r3, #9
 8000cfa:	4305      	orrs	r5, r0
 8000cfc:	0b24      	lsrs	r4, r4, #12
 8000cfe:	0d53      	lsrs	r3, r2, #21
 8000d00:	e778      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d02:	46ba      	mov	sl, r7
 8000d04:	46a0      	mov	r8, r4
 8000d06:	0015      	movs	r5, r2
 8000d08:	9000      	str	r0, [sp, #0]
 8000d0a:	e7d4      	b.n	8000cb6 <__aeabi_ddiv+0x176>
 8000d0c:	464a      	mov	r2, r9
 8000d0e:	2303      	movs	r3, #3
 8000d10:	431a      	orrs	r2, r3
 8000d12:	4691      	mov	r9, r2
 8000d14:	2003      	movs	r0, #3
 8000d16:	4652      	mov	r2, sl
 8000d18:	e74f      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	4319      	orrs	r1, r3
 8000d20:	4689      	mov	r9, r1
 8000d22:	2400      	movs	r4, #0
 8000d24:	2001      	movs	r0, #1
 8000d26:	e748      	b.n	8000bba <__aeabi_ddiv+0x7a>
 8000d28:	230c      	movs	r3, #12
 8000d2a:	4699      	mov	r9, r3
 8000d2c:	3b09      	subs	r3, #9
 8000d2e:	46a0      	mov	r8, r4
 8000d30:	4683      	mov	fp, r0
 8000d32:	9300      	str	r3, [sp, #0]
 8000d34:	e728      	b.n	8000b88 <__aeabi_ddiv+0x48>
 8000d36:	2304      	movs	r3, #4
 8000d38:	4699      	mov	r9, r3
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	469b      	mov	fp, r3
 8000d3e:	3301      	adds	r3, #1
 8000d40:	2500      	movs	r5, #0
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	e720      	b.n	8000b88 <__aeabi_ddiv+0x48>
 8000d46:	2300      	movs	r3, #0
 8000d48:	2480      	movs	r4, #128	; 0x80
 8000d4a:	469a      	mov	sl, r3
 8000d4c:	2500      	movs	r5, #0
 8000d4e:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000d50:	0324      	lsls	r4, r4, #12
 8000d52:	e74f      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	4641      	mov	r1, r8
 8000d58:	031b      	lsls	r3, r3, #12
 8000d5a:	4219      	tst	r1, r3
 8000d5c:	d008      	beq.n	8000d70 <__aeabi_ddiv+0x230>
 8000d5e:	421c      	tst	r4, r3
 8000d60:	d106      	bne.n	8000d70 <__aeabi_ddiv+0x230>
 8000d62:	431c      	orrs	r4, r3
 8000d64:	0324      	lsls	r4, r4, #12
 8000d66:	46ba      	mov	sl, r7
 8000d68:	0015      	movs	r5, r2
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000d6c:	0b24      	lsrs	r4, r4, #12
 8000d6e:	e741      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d70:	2480      	movs	r4, #128	; 0x80
 8000d72:	4643      	mov	r3, r8
 8000d74:	0324      	lsls	r4, r4, #12
 8000d76:	431c      	orrs	r4, r3
 8000d78:	0324      	lsls	r4, r4, #12
 8000d7a:	46b2      	mov	sl, r6
 8000d7c:	4b01      	ldr	r3, [pc, #4]	; (8000d84 <__aeabi_ddiv+0x244>)
 8000d7e:	0b24      	lsrs	r4, r4, #12
 8000d80:	e738      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	000007ff 	.word	0x000007ff
 8000d88:	fffffc01 	.word	0xfffffc01
 8000d8c:	0800e1cc 	.word	0x0800e1cc
 8000d90:	fffff801 	.word	0xfffff801
 8000d94:	fffffc0d 	.word	0xfffffc0d
 8000d98:	000003f3 	.word	0x000003f3
 8000d9c:	000003ff 	.word	0x000003ff
 8000da0:	feffffff 	.word	0xfeffffff
 8000da4:	000007fe 	.word	0x000007fe
 8000da8:	4544      	cmp	r4, r8
 8000daa:	d200      	bcs.n	8000dae <__aeabi_ddiv+0x26e>
 8000dac:	e116      	b.n	8000fdc <__aeabi_ddiv+0x49c>
 8000dae:	d100      	bne.n	8000db2 <__aeabi_ddiv+0x272>
 8000db0:	e111      	b.n	8000fd6 <__aeabi_ddiv+0x496>
 8000db2:	2301      	movs	r3, #1
 8000db4:	425b      	negs	r3, r3
 8000db6:	469c      	mov	ip, r3
 8000db8:	002e      	movs	r6, r5
 8000dba:	4640      	mov	r0, r8
 8000dbc:	2500      	movs	r5, #0
 8000dbe:	44e3      	add	fp, ip
 8000dc0:	0223      	lsls	r3, r4, #8
 8000dc2:	0e14      	lsrs	r4, r2, #24
 8000dc4:	431c      	orrs	r4, r3
 8000dc6:	0c1b      	lsrs	r3, r3, #16
 8000dc8:	4699      	mov	r9, r3
 8000dca:	0423      	lsls	r3, r4, #16
 8000dcc:	0c1f      	lsrs	r7, r3, #16
 8000dce:	0212      	lsls	r2, r2, #8
 8000dd0:	4649      	mov	r1, r9
 8000dd2:	9200      	str	r2, [sp, #0]
 8000dd4:	9701      	str	r7, [sp, #4]
 8000dd6:	f7ff fa1b 	bl	8000210 <__aeabi_uidivmod>
 8000dda:	0002      	movs	r2, r0
 8000ddc:	437a      	muls	r2, r7
 8000dde:	040b      	lsls	r3, r1, #16
 8000de0:	0c31      	lsrs	r1, r6, #16
 8000de2:	4680      	mov	r8, r0
 8000de4:	4319      	orrs	r1, r3
 8000de6:	428a      	cmp	r2, r1
 8000de8:	d90b      	bls.n	8000e02 <__aeabi_ddiv+0x2c2>
 8000dea:	2301      	movs	r3, #1
 8000dec:	425b      	negs	r3, r3
 8000dee:	469c      	mov	ip, r3
 8000df0:	1909      	adds	r1, r1, r4
 8000df2:	44e0      	add	r8, ip
 8000df4:	428c      	cmp	r4, r1
 8000df6:	d804      	bhi.n	8000e02 <__aeabi_ddiv+0x2c2>
 8000df8:	428a      	cmp	r2, r1
 8000dfa:	d902      	bls.n	8000e02 <__aeabi_ddiv+0x2c2>
 8000dfc:	1e83      	subs	r3, r0, #2
 8000dfe:	4698      	mov	r8, r3
 8000e00:	1909      	adds	r1, r1, r4
 8000e02:	1a88      	subs	r0, r1, r2
 8000e04:	4649      	mov	r1, r9
 8000e06:	f7ff fa03 	bl	8000210 <__aeabi_uidivmod>
 8000e0a:	0409      	lsls	r1, r1, #16
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	0431      	lsls	r1, r6, #16
 8000e10:	4666      	mov	r6, ip
 8000e12:	9a01      	ldr	r2, [sp, #4]
 8000e14:	0c09      	lsrs	r1, r1, #16
 8000e16:	4342      	muls	r2, r0
 8000e18:	0003      	movs	r3, r0
 8000e1a:	4331      	orrs	r1, r6
 8000e1c:	428a      	cmp	r2, r1
 8000e1e:	d904      	bls.n	8000e2a <__aeabi_ddiv+0x2ea>
 8000e20:	1909      	adds	r1, r1, r4
 8000e22:	3b01      	subs	r3, #1
 8000e24:	428c      	cmp	r4, r1
 8000e26:	d800      	bhi.n	8000e2a <__aeabi_ddiv+0x2ea>
 8000e28:	e111      	b.n	800104e <__aeabi_ddiv+0x50e>
 8000e2a:	1a89      	subs	r1, r1, r2
 8000e2c:	4642      	mov	r2, r8
 8000e2e:	9e00      	ldr	r6, [sp, #0]
 8000e30:	0412      	lsls	r2, r2, #16
 8000e32:	431a      	orrs	r2, r3
 8000e34:	0c33      	lsrs	r3, r6, #16
 8000e36:	001f      	movs	r7, r3
 8000e38:	0c10      	lsrs	r0, r2, #16
 8000e3a:	4690      	mov	r8, r2
 8000e3c:	9302      	str	r3, [sp, #8]
 8000e3e:	0413      	lsls	r3, r2, #16
 8000e40:	0432      	lsls	r2, r6, #16
 8000e42:	0c16      	lsrs	r6, r2, #16
 8000e44:	0032      	movs	r2, r6
 8000e46:	0c1b      	lsrs	r3, r3, #16
 8000e48:	435a      	muls	r2, r3
 8000e4a:	9603      	str	r6, [sp, #12]
 8000e4c:	437b      	muls	r3, r7
 8000e4e:	4346      	muls	r6, r0
 8000e50:	4378      	muls	r0, r7
 8000e52:	0c17      	lsrs	r7, r2, #16
 8000e54:	46bc      	mov	ip, r7
 8000e56:	199b      	adds	r3, r3, r6
 8000e58:	4463      	add	r3, ip
 8000e5a:	429e      	cmp	r6, r3
 8000e5c:	d903      	bls.n	8000e66 <__aeabi_ddiv+0x326>
 8000e5e:	2680      	movs	r6, #128	; 0x80
 8000e60:	0276      	lsls	r6, r6, #9
 8000e62:	46b4      	mov	ip, r6
 8000e64:	4460      	add	r0, ip
 8000e66:	0c1e      	lsrs	r6, r3, #16
 8000e68:	1830      	adds	r0, r6, r0
 8000e6a:	0416      	lsls	r6, r2, #16
 8000e6c:	041b      	lsls	r3, r3, #16
 8000e6e:	0c36      	lsrs	r6, r6, #16
 8000e70:	199e      	adds	r6, r3, r6
 8000e72:	4281      	cmp	r1, r0
 8000e74:	d200      	bcs.n	8000e78 <__aeabi_ddiv+0x338>
 8000e76:	e09c      	b.n	8000fb2 <__aeabi_ddiv+0x472>
 8000e78:	d100      	bne.n	8000e7c <__aeabi_ddiv+0x33c>
 8000e7a:	e097      	b.n	8000fac <__aeabi_ddiv+0x46c>
 8000e7c:	1bae      	subs	r6, r5, r6
 8000e7e:	1a09      	subs	r1, r1, r0
 8000e80:	42b5      	cmp	r5, r6
 8000e82:	4180      	sbcs	r0, r0
 8000e84:	4240      	negs	r0, r0
 8000e86:	1a08      	subs	r0, r1, r0
 8000e88:	4284      	cmp	r4, r0
 8000e8a:	d100      	bne.n	8000e8e <__aeabi_ddiv+0x34e>
 8000e8c:	e111      	b.n	80010b2 <__aeabi_ddiv+0x572>
 8000e8e:	4649      	mov	r1, r9
 8000e90:	f7ff f9be 	bl	8000210 <__aeabi_uidivmod>
 8000e94:	9a01      	ldr	r2, [sp, #4]
 8000e96:	040b      	lsls	r3, r1, #16
 8000e98:	4342      	muls	r2, r0
 8000e9a:	0c31      	lsrs	r1, r6, #16
 8000e9c:	0005      	movs	r5, r0
 8000e9e:	4319      	orrs	r1, r3
 8000ea0:	428a      	cmp	r2, r1
 8000ea2:	d907      	bls.n	8000eb4 <__aeabi_ddiv+0x374>
 8000ea4:	1909      	adds	r1, r1, r4
 8000ea6:	3d01      	subs	r5, #1
 8000ea8:	428c      	cmp	r4, r1
 8000eaa:	d803      	bhi.n	8000eb4 <__aeabi_ddiv+0x374>
 8000eac:	428a      	cmp	r2, r1
 8000eae:	d901      	bls.n	8000eb4 <__aeabi_ddiv+0x374>
 8000eb0:	1e85      	subs	r5, r0, #2
 8000eb2:	1909      	adds	r1, r1, r4
 8000eb4:	1a88      	subs	r0, r1, r2
 8000eb6:	4649      	mov	r1, r9
 8000eb8:	f7ff f9aa 	bl	8000210 <__aeabi_uidivmod>
 8000ebc:	0409      	lsls	r1, r1, #16
 8000ebe:	468c      	mov	ip, r1
 8000ec0:	0431      	lsls	r1, r6, #16
 8000ec2:	4666      	mov	r6, ip
 8000ec4:	9a01      	ldr	r2, [sp, #4]
 8000ec6:	0c09      	lsrs	r1, r1, #16
 8000ec8:	4342      	muls	r2, r0
 8000eca:	0003      	movs	r3, r0
 8000ecc:	4331      	orrs	r1, r6
 8000ece:	428a      	cmp	r2, r1
 8000ed0:	d907      	bls.n	8000ee2 <__aeabi_ddiv+0x3a2>
 8000ed2:	1909      	adds	r1, r1, r4
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	428c      	cmp	r4, r1
 8000ed8:	d803      	bhi.n	8000ee2 <__aeabi_ddiv+0x3a2>
 8000eda:	428a      	cmp	r2, r1
 8000edc:	d901      	bls.n	8000ee2 <__aeabi_ddiv+0x3a2>
 8000ede:	1e83      	subs	r3, r0, #2
 8000ee0:	1909      	adds	r1, r1, r4
 8000ee2:	9e03      	ldr	r6, [sp, #12]
 8000ee4:	1a89      	subs	r1, r1, r2
 8000ee6:	0032      	movs	r2, r6
 8000ee8:	042d      	lsls	r5, r5, #16
 8000eea:	431d      	orrs	r5, r3
 8000eec:	9f02      	ldr	r7, [sp, #8]
 8000eee:	042b      	lsls	r3, r5, #16
 8000ef0:	0c1b      	lsrs	r3, r3, #16
 8000ef2:	435a      	muls	r2, r3
 8000ef4:	437b      	muls	r3, r7
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	0c28      	lsrs	r0, r5, #16
 8000efa:	4346      	muls	r6, r0
 8000efc:	0c13      	lsrs	r3, r2, #16
 8000efe:	44b4      	add	ip, r6
 8000f00:	4463      	add	r3, ip
 8000f02:	4378      	muls	r0, r7
 8000f04:	429e      	cmp	r6, r3
 8000f06:	d903      	bls.n	8000f10 <__aeabi_ddiv+0x3d0>
 8000f08:	2680      	movs	r6, #128	; 0x80
 8000f0a:	0276      	lsls	r6, r6, #9
 8000f0c:	46b4      	mov	ip, r6
 8000f0e:	4460      	add	r0, ip
 8000f10:	0c1e      	lsrs	r6, r3, #16
 8000f12:	0412      	lsls	r2, r2, #16
 8000f14:	041b      	lsls	r3, r3, #16
 8000f16:	0c12      	lsrs	r2, r2, #16
 8000f18:	1830      	adds	r0, r6, r0
 8000f1a:	189b      	adds	r3, r3, r2
 8000f1c:	4281      	cmp	r1, r0
 8000f1e:	d306      	bcc.n	8000f2e <__aeabi_ddiv+0x3ee>
 8000f20:	d002      	beq.n	8000f28 <__aeabi_ddiv+0x3e8>
 8000f22:	2301      	movs	r3, #1
 8000f24:	431d      	orrs	r5, r3
 8000f26:	e6ce      	b.n	8000cc6 <__aeabi_ddiv+0x186>
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_ddiv+0x3ee>
 8000f2c:	e6cb      	b.n	8000cc6 <__aeabi_ddiv+0x186>
 8000f2e:	1861      	adds	r1, r4, r1
 8000f30:	1e6e      	subs	r6, r5, #1
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	d200      	bcs.n	8000f38 <__aeabi_ddiv+0x3f8>
 8000f36:	e0a4      	b.n	8001082 <__aeabi_ddiv+0x542>
 8000f38:	4281      	cmp	r1, r0
 8000f3a:	d200      	bcs.n	8000f3e <__aeabi_ddiv+0x3fe>
 8000f3c:	e0c9      	b.n	80010d2 <__aeabi_ddiv+0x592>
 8000f3e:	d100      	bne.n	8000f42 <__aeabi_ddiv+0x402>
 8000f40:	e0d9      	b.n	80010f6 <__aeabi_ddiv+0x5b6>
 8000f42:	0035      	movs	r5, r6
 8000f44:	e7ed      	b.n	8000f22 <__aeabi_ddiv+0x3e2>
 8000f46:	2501      	movs	r5, #1
 8000f48:	426d      	negs	r5, r5
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	1a89      	subs	r1, r1, r2
 8000f4e:	2938      	cmp	r1, #56	; 0x38
 8000f50:	dd00      	ble.n	8000f54 <__aeabi_ddiv+0x414>
 8000f52:	e64c      	b.n	8000bee <__aeabi_ddiv+0xae>
 8000f54:	291f      	cmp	r1, #31
 8000f56:	dc00      	bgt.n	8000f5a <__aeabi_ddiv+0x41a>
 8000f58:	e07f      	b.n	800105a <__aeabi_ddiv+0x51a>
 8000f5a:	231f      	movs	r3, #31
 8000f5c:	425b      	negs	r3, r3
 8000f5e:	1a9a      	subs	r2, r3, r2
 8000f60:	4643      	mov	r3, r8
 8000f62:	40d3      	lsrs	r3, r2
 8000f64:	2920      	cmp	r1, #32
 8000f66:	d004      	beq.n	8000f72 <__aeabi_ddiv+0x432>
 8000f68:	4644      	mov	r4, r8
 8000f6a:	4a65      	ldr	r2, [pc, #404]	; (8001100 <__aeabi_ddiv+0x5c0>)
 8000f6c:	445a      	add	r2, fp
 8000f6e:	4094      	lsls	r4, r2
 8000f70:	4325      	orrs	r5, r4
 8000f72:	1e6a      	subs	r2, r5, #1
 8000f74:	4195      	sbcs	r5, r2
 8000f76:	2207      	movs	r2, #7
 8000f78:	432b      	orrs	r3, r5
 8000f7a:	0015      	movs	r5, r2
 8000f7c:	2400      	movs	r4, #0
 8000f7e:	401d      	ands	r5, r3
 8000f80:	421a      	tst	r2, r3
 8000f82:	d100      	bne.n	8000f86 <__aeabi_ddiv+0x446>
 8000f84:	e0a1      	b.n	80010ca <__aeabi_ddiv+0x58a>
 8000f86:	220f      	movs	r2, #15
 8000f88:	2400      	movs	r4, #0
 8000f8a:	401a      	ands	r2, r3
 8000f8c:	2a04      	cmp	r2, #4
 8000f8e:	d100      	bne.n	8000f92 <__aeabi_ddiv+0x452>
 8000f90:	e098      	b.n	80010c4 <__aeabi_ddiv+0x584>
 8000f92:	1d1a      	adds	r2, r3, #4
 8000f94:	429a      	cmp	r2, r3
 8000f96:	419b      	sbcs	r3, r3
 8000f98:	425b      	negs	r3, r3
 8000f9a:	18e4      	adds	r4, r4, r3
 8000f9c:	0013      	movs	r3, r2
 8000f9e:	0222      	lsls	r2, r4, #8
 8000fa0:	d400      	bmi.n	8000fa4 <__aeabi_ddiv+0x464>
 8000fa2:	e08f      	b.n	80010c4 <__aeabi_ddiv+0x584>
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	2400      	movs	r4, #0
 8000fa8:	2500      	movs	r5, #0
 8000faa:	e623      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 8000fac:	42b5      	cmp	r5, r6
 8000fae:	d300      	bcc.n	8000fb2 <__aeabi_ddiv+0x472>
 8000fb0:	e764      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 8000fb2:	4643      	mov	r3, r8
 8000fb4:	1e5a      	subs	r2, r3, #1
 8000fb6:	9b00      	ldr	r3, [sp, #0]
 8000fb8:	469c      	mov	ip, r3
 8000fba:	4465      	add	r5, ip
 8000fbc:	001f      	movs	r7, r3
 8000fbe:	429d      	cmp	r5, r3
 8000fc0:	419b      	sbcs	r3, r3
 8000fc2:	425b      	negs	r3, r3
 8000fc4:	191b      	adds	r3, r3, r4
 8000fc6:	18c9      	adds	r1, r1, r3
 8000fc8:	428c      	cmp	r4, r1
 8000fca:	d23a      	bcs.n	8001042 <__aeabi_ddiv+0x502>
 8000fcc:	4288      	cmp	r0, r1
 8000fce:	d863      	bhi.n	8001098 <__aeabi_ddiv+0x558>
 8000fd0:	d060      	beq.n	8001094 <__aeabi_ddiv+0x554>
 8000fd2:	4690      	mov	r8, r2
 8000fd4:	e752      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 8000fd6:	42aa      	cmp	r2, r5
 8000fd8:	d900      	bls.n	8000fdc <__aeabi_ddiv+0x49c>
 8000fda:	e6ea      	b.n	8000db2 <__aeabi_ddiv+0x272>
 8000fdc:	4643      	mov	r3, r8
 8000fde:	07de      	lsls	r6, r3, #31
 8000fe0:	0858      	lsrs	r0, r3, #1
 8000fe2:	086b      	lsrs	r3, r5, #1
 8000fe4:	431e      	orrs	r6, r3
 8000fe6:	07ed      	lsls	r5, r5, #31
 8000fe8:	e6ea      	b.n	8000dc0 <__aeabi_ddiv+0x280>
 8000fea:	4648      	mov	r0, r9
 8000fec:	f001 f838 	bl	8002060 <__clzsi2>
 8000ff0:	0001      	movs	r1, r0
 8000ff2:	0002      	movs	r2, r0
 8000ff4:	3115      	adds	r1, #21
 8000ff6:	3220      	adds	r2, #32
 8000ff8:	291c      	cmp	r1, #28
 8000ffa:	dc00      	bgt.n	8000ffe <__aeabi_ddiv+0x4be>
 8000ffc:	e61a      	b.n	8000c34 <__aeabi_ddiv+0xf4>
 8000ffe:	464b      	mov	r3, r9
 8001000:	3808      	subs	r0, #8
 8001002:	4083      	lsls	r3, r0
 8001004:	2500      	movs	r5, #0
 8001006:	4698      	mov	r8, r3
 8001008:	e620      	b.n	8000c4c <__aeabi_ddiv+0x10c>
 800100a:	f001 f829 	bl	8002060 <__clzsi2>
 800100e:	0003      	movs	r3, r0
 8001010:	001a      	movs	r2, r3
 8001012:	3215      	adds	r2, #21
 8001014:	3020      	adds	r0, #32
 8001016:	2a1c      	cmp	r2, #28
 8001018:	dc00      	bgt.n	800101c <__aeabi_ddiv+0x4dc>
 800101a:	e630      	b.n	8000c7e <__aeabi_ddiv+0x13e>
 800101c:	4654      	mov	r4, sl
 800101e:	3b08      	subs	r3, #8
 8001020:	2200      	movs	r2, #0
 8001022:	409c      	lsls	r4, r3
 8001024:	e635      	b.n	8000c92 <__aeabi_ddiv+0x152>
 8001026:	230f      	movs	r3, #15
 8001028:	402b      	ands	r3, r5
 800102a:	2b04      	cmp	r3, #4
 800102c:	d100      	bne.n	8001030 <__aeabi_ddiv+0x4f0>
 800102e:	e652      	b.n	8000cd6 <__aeabi_ddiv+0x196>
 8001030:	2305      	movs	r3, #5
 8001032:	425b      	negs	r3, r3
 8001034:	42ab      	cmp	r3, r5
 8001036:	419b      	sbcs	r3, r3
 8001038:	3504      	adds	r5, #4
 800103a:	425b      	negs	r3, r3
 800103c:	08ed      	lsrs	r5, r5, #3
 800103e:	4498      	add	r8, r3
 8001040:	e64a      	b.n	8000cd8 <__aeabi_ddiv+0x198>
 8001042:	428c      	cmp	r4, r1
 8001044:	d1c5      	bne.n	8000fd2 <__aeabi_ddiv+0x492>
 8001046:	42af      	cmp	r7, r5
 8001048:	d9c0      	bls.n	8000fcc <__aeabi_ddiv+0x48c>
 800104a:	4690      	mov	r8, r2
 800104c:	e716      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 800104e:	428a      	cmp	r2, r1
 8001050:	d800      	bhi.n	8001054 <__aeabi_ddiv+0x514>
 8001052:	e6ea      	b.n	8000e2a <__aeabi_ddiv+0x2ea>
 8001054:	1e83      	subs	r3, r0, #2
 8001056:	1909      	adds	r1, r1, r4
 8001058:	e6e7      	b.n	8000e2a <__aeabi_ddiv+0x2ea>
 800105a:	4a2a      	ldr	r2, [pc, #168]	; (8001104 <__aeabi_ddiv+0x5c4>)
 800105c:	0028      	movs	r0, r5
 800105e:	445a      	add	r2, fp
 8001060:	4643      	mov	r3, r8
 8001062:	4095      	lsls	r5, r2
 8001064:	4093      	lsls	r3, r2
 8001066:	40c8      	lsrs	r0, r1
 8001068:	1e6a      	subs	r2, r5, #1
 800106a:	4195      	sbcs	r5, r2
 800106c:	4644      	mov	r4, r8
 800106e:	4303      	orrs	r3, r0
 8001070:	432b      	orrs	r3, r5
 8001072:	40cc      	lsrs	r4, r1
 8001074:	075a      	lsls	r2, r3, #29
 8001076:	d092      	beq.n	8000f9e <__aeabi_ddiv+0x45e>
 8001078:	220f      	movs	r2, #15
 800107a:	401a      	ands	r2, r3
 800107c:	2a04      	cmp	r2, #4
 800107e:	d188      	bne.n	8000f92 <__aeabi_ddiv+0x452>
 8001080:	e78d      	b.n	8000f9e <__aeabi_ddiv+0x45e>
 8001082:	0035      	movs	r5, r6
 8001084:	4281      	cmp	r1, r0
 8001086:	d000      	beq.n	800108a <__aeabi_ddiv+0x54a>
 8001088:	e74b      	b.n	8000f22 <__aeabi_ddiv+0x3e2>
 800108a:	9a00      	ldr	r2, [sp, #0]
 800108c:	4293      	cmp	r3, r2
 800108e:	d000      	beq.n	8001092 <__aeabi_ddiv+0x552>
 8001090:	e747      	b.n	8000f22 <__aeabi_ddiv+0x3e2>
 8001092:	e618      	b.n	8000cc6 <__aeabi_ddiv+0x186>
 8001094:	42ae      	cmp	r6, r5
 8001096:	d99c      	bls.n	8000fd2 <__aeabi_ddiv+0x492>
 8001098:	2302      	movs	r3, #2
 800109a:	425b      	negs	r3, r3
 800109c:	469c      	mov	ip, r3
 800109e:	9b00      	ldr	r3, [sp, #0]
 80010a0:	44e0      	add	r8, ip
 80010a2:	469c      	mov	ip, r3
 80010a4:	4465      	add	r5, ip
 80010a6:	429d      	cmp	r5, r3
 80010a8:	419b      	sbcs	r3, r3
 80010aa:	425b      	negs	r3, r3
 80010ac:	191b      	adds	r3, r3, r4
 80010ae:	18c9      	adds	r1, r1, r3
 80010b0:	e6e4      	b.n	8000e7c <__aeabi_ddiv+0x33c>
 80010b2:	4a15      	ldr	r2, [pc, #84]	; (8001108 <__aeabi_ddiv+0x5c8>)
 80010b4:	445a      	add	r2, fp
 80010b6:	2a00      	cmp	r2, #0
 80010b8:	dc00      	bgt.n	80010bc <__aeabi_ddiv+0x57c>
 80010ba:	e744      	b.n	8000f46 <__aeabi_ddiv+0x406>
 80010bc:	2301      	movs	r3, #1
 80010be:	2500      	movs	r5, #0
 80010c0:	4498      	add	r8, r3
 80010c2:	e609      	b.n	8000cd8 <__aeabi_ddiv+0x198>
 80010c4:	0765      	lsls	r5, r4, #29
 80010c6:	0264      	lsls	r4, r4, #9
 80010c8:	0b24      	lsrs	r4, r4, #12
 80010ca:	08db      	lsrs	r3, r3, #3
 80010cc:	431d      	orrs	r5, r3
 80010ce:	2300      	movs	r3, #0
 80010d0:	e590      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 80010d2:	9e00      	ldr	r6, [sp, #0]
 80010d4:	3d02      	subs	r5, #2
 80010d6:	0072      	lsls	r2, r6, #1
 80010d8:	42b2      	cmp	r2, r6
 80010da:	41bf      	sbcs	r7, r7
 80010dc:	427f      	negs	r7, r7
 80010de:	193c      	adds	r4, r7, r4
 80010e0:	1909      	adds	r1, r1, r4
 80010e2:	9200      	str	r2, [sp, #0]
 80010e4:	e7ce      	b.n	8001084 <__aeabi_ddiv+0x544>
 80010e6:	2480      	movs	r4, #128	; 0x80
 80010e8:	4643      	mov	r3, r8
 80010ea:	0324      	lsls	r4, r4, #12
 80010ec:	431c      	orrs	r4, r3
 80010ee:	0324      	lsls	r4, r4, #12
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <__aeabi_ddiv+0x5cc>)
 80010f2:	0b24      	lsrs	r4, r4, #12
 80010f4:	e57e      	b.n	8000bf4 <__aeabi_ddiv+0xb4>
 80010f6:	9a00      	ldr	r2, [sp, #0]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d3ea      	bcc.n	80010d2 <__aeabi_ddiv+0x592>
 80010fc:	0035      	movs	r5, r6
 80010fe:	e7c4      	b.n	800108a <__aeabi_ddiv+0x54a>
 8001100:	0000043e 	.word	0x0000043e
 8001104:	0000041e 	.word	0x0000041e
 8001108:	000003ff 	.word	0x000003ff
 800110c:	000007ff 	.word	0x000007ff

08001110 <__eqdf2>:
 8001110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001112:	464f      	mov	r7, r9
 8001114:	4646      	mov	r6, r8
 8001116:	46d6      	mov	lr, sl
 8001118:	4694      	mov	ip, r2
 800111a:	4691      	mov	r9, r2
 800111c:	031a      	lsls	r2, r3, #12
 800111e:	0b12      	lsrs	r2, r2, #12
 8001120:	4d18      	ldr	r5, [pc, #96]	; (8001184 <__eqdf2+0x74>)
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	004c      	lsls	r4, r1, #1
 8001126:	030f      	lsls	r7, r1, #12
 8001128:	4692      	mov	sl, r2
 800112a:	005a      	lsls	r2, r3, #1
 800112c:	0006      	movs	r6, r0
 800112e:	4680      	mov	r8, r0
 8001130:	0b3f      	lsrs	r7, r7, #12
 8001132:	2001      	movs	r0, #1
 8001134:	0d64      	lsrs	r4, r4, #21
 8001136:	0fc9      	lsrs	r1, r1, #31
 8001138:	0d52      	lsrs	r2, r2, #21
 800113a:	0fdb      	lsrs	r3, r3, #31
 800113c:	42ac      	cmp	r4, r5
 800113e:	d00a      	beq.n	8001156 <__eqdf2+0x46>
 8001140:	42aa      	cmp	r2, r5
 8001142:	d003      	beq.n	800114c <__eqdf2+0x3c>
 8001144:	4294      	cmp	r4, r2
 8001146:	d101      	bne.n	800114c <__eqdf2+0x3c>
 8001148:	4557      	cmp	r7, sl
 800114a:	d00d      	beq.n	8001168 <__eqdf2+0x58>
 800114c:	bce0      	pop	{r5, r6, r7}
 800114e:	46ba      	mov	sl, r7
 8001150:	46b1      	mov	r9, r6
 8001152:	46a8      	mov	r8, r5
 8001154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001156:	003d      	movs	r5, r7
 8001158:	4335      	orrs	r5, r6
 800115a:	d1f7      	bne.n	800114c <__eqdf2+0x3c>
 800115c:	42a2      	cmp	r2, r4
 800115e:	d1f5      	bne.n	800114c <__eqdf2+0x3c>
 8001160:	4652      	mov	r2, sl
 8001162:	4665      	mov	r5, ip
 8001164:	432a      	orrs	r2, r5
 8001166:	d1f1      	bne.n	800114c <__eqdf2+0x3c>
 8001168:	2001      	movs	r0, #1
 800116a:	45c8      	cmp	r8, r9
 800116c:	d1ee      	bne.n	800114c <__eqdf2+0x3c>
 800116e:	4299      	cmp	r1, r3
 8001170:	d006      	beq.n	8001180 <__eqdf2+0x70>
 8001172:	2c00      	cmp	r4, #0
 8001174:	d1ea      	bne.n	800114c <__eqdf2+0x3c>
 8001176:	433e      	orrs	r6, r7
 8001178:	0030      	movs	r0, r6
 800117a:	1e46      	subs	r6, r0, #1
 800117c:	41b0      	sbcs	r0, r6
 800117e:	e7e5      	b.n	800114c <__eqdf2+0x3c>
 8001180:	2000      	movs	r0, #0
 8001182:	e7e3      	b.n	800114c <__eqdf2+0x3c>
 8001184:	000007ff 	.word	0x000007ff

08001188 <__gedf2>:
 8001188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118a:	464e      	mov	r6, r9
 800118c:	4645      	mov	r5, r8
 800118e:	4657      	mov	r7, sl
 8001190:	46de      	mov	lr, fp
 8001192:	0004      	movs	r4, r0
 8001194:	0018      	movs	r0, r3
 8001196:	b5e0      	push	{r5, r6, r7, lr}
 8001198:	0016      	movs	r6, r2
 800119a:	031b      	lsls	r3, r3, #12
 800119c:	0b1b      	lsrs	r3, r3, #12
 800119e:	4d32      	ldr	r5, [pc, #200]	; (8001268 <__gedf2+0xe0>)
 80011a0:	030f      	lsls	r7, r1, #12
 80011a2:	004a      	lsls	r2, r1, #1
 80011a4:	4699      	mov	r9, r3
 80011a6:	0043      	lsls	r3, r0, #1
 80011a8:	46a4      	mov	ip, r4
 80011aa:	46b0      	mov	r8, r6
 80011ac:	0b3f      	lsrs	r7, r7, #12
 80011ae:	0d52      	lsrs	r2, r2, #21
 80011b0:	0fc9      	lsrs	r1, r1, #31
 80011b2:	0d5b      	lsrs	r3, r3, #21
 80011b4:	0fc0      	lsrs	r0, r0, #31
 80011b6:	42aa      	cmp	r2, r5
 80011b8:	d029      	beq.n	800120e <__gedf2+0x86>
 80011ba:	42ab      	cmp	r3, r5
 80011bc:	d018      	beq.n	80011f0 <__gedf2+0x68>
 80011be:	2a00      	cmp	r2, #0
 80011c0:	d12a      	bne.n	8001218 <__gedf2+0x90>
 80011c2:	433c      	orrs	r4, r7
 80011c4:	46a3      	mov	fp, r4
 80011c6:	4265      	negs	r5, r4
 80011c8:	4165      	adcs	r5, r4
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d102      	bne.n	80011d4 <__gedf2+0x4c>
 80011ce:	464c      	mov	r4, r9
 80011d0:	4326      	orrs	r6, r4
 80011d2:	d027      	beq.n	8001224 <__gedf2+0x9c>
 80011d4:	2d00      	cmp	r5, #0
 80011d6:	d115      	bne.n	8001204 <__gedf2+0x7c>
 80011d8:	4281      	cmp	r1, r0
 80011da:	d028      	beq.n	800122e <__gedf2+0xa6>
 80011dc:	2002      	movs	r0, #2
 80011de:	3901      	subs	r1, #1
 80011e0:	4008      	ands	r0, r1
 80011e2:	3801      	subs	r0, #1
 80011e4:	bcf0      	pop	{r4, r5, r6, r7}
 80011e6:	46bb      	mov	fp, r7
 80011e8:	46b2      	mov	sl, r6
 80011ea:	46a9      	mov	r9, r5
 80011ec:	46a0      	mov	r8, r4
 80011ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011f0:	464d      	mov	r5, r9
 80011f2:	432e      	orrs	r6, r5
 80011f4:	d12f      	bne.n	8001256 <__gedf2+0xce>
 80011f6:	2a00      	cmp	r2, #0
 80011f8:	d1ee      	bne.n	80011d8 <__gedf2+0x50>
 80011fa:	433c      	orrs	r4, r7
 80011fc:	4265      	negs	r5, r4
 80011fe:	4165      	adcs	r5, r4
 8001200:	2d00      	cmp	r5, #0
 8001202:	d0e9      	beq.n	80011d8 <__gedf2+0x50>
 8001204:	2800      	cmp	r0, #0
 8001206:	d1ed      	bne.n	80011e4 <__gedf2+0x5c>
 8001208:	2001      	movs	r0, #1
 800120a:	4240      	negs	r0, r0
 800120c:	e7ea      	b.n	80011e4 <__gedf2+0x5c>
 800120e:	003d      	movs	r5, r7
 8001210:	4325      	orrs	r5, r4
 8001212:	d120      	bne.n	8001256 <__gedf2+0xce>
 8001214:	4293      	cmp	r3, r2
 8001216:	d0eb      	beq.n	80011f0 <__gedf2+0x68>
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1dd      	bne.n	80011d8 <__gedf2+0x50>
 800121c:	464c      	mov	r4, r9
 800121e:	4326      	orrs	r6, r4
 8001220:	d1da      	bne.n	80011d8 <__gedf2+0x50>
 8001222:	e7db      	b.n	80011dc <__gedf2+0x54>
 8001224:	465b      	mov	r3, fp
 8001226:	2000      	movs	r0, #0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0db      	beq.n	80011e4 <__gedf2+0x5c>
 800122c:	e7d6      	b.n	80011dc <__gedf2+0x54>
 800122e:	429a      	cmp	r2, r3
 8001230:	dc0a      	bgt.n	8001248 <__gedf2+0xc0>
 8001232:	dbe7      	blt.n	8001204 <__gedf2+0x7c>
 8001234:	454f      	cmp	r7, r9
 8001236:	d8d1      	bhi.n	80011dc <__gedf2+0x54>
 8001238:	d010      	beq.n	800125c <__gedf2+0xd4>
 800123a:	2000      	movs	r0, #0
 800123c:	454f      	cmp	r7, r9
 800123e:	d2d1      	bcs.n	80011e4 <__gedf2+0x5c>
 8001240:	2900      	cmp	r1, #0
 8001242:	d0e1      	beq.n	8001208 <__gedf2+0x80>
 8001244:	0008      	movs	r0, r1
 8001246:	e7cd      	b.n	80011e4 <__gedf2+0x5c>
 8001248:	4243      	negs	r3, r0
 800124a:	4158      	adcs	r0, r3
 800124c:	2302      	movs	r3, #2
 800124e:	4240      	negs	r0, r0
 8001250:	4018      	ands	r0, r3
 8001252:	3801      	subs	r0, #1
 8001254:	e7c6      	b.n	80011e4 <__gedf2+0x5c>
 8001256:	2002      	movs	r0, #2
 8001258:	4240      	negs	r0, r0
 800125a:	e7c3      	b.n	80011e4 <__gedf2+0x5c>
 800125c:	45c4      	cmp	ip, r8
 800125e:	d8bd      	bhi.n	80011dc <__gedf2+0x54>
 8001260:	2000      	movs	r0, #0
 8001262:	45c4      	cmp	ip, r8
 8001264:	d2be      	bcs.n	80011e4 <__gedf2+0x5c>
 8001266:	e7eb      	b.n	8001240 <__gedf2+0xb8>
 8001268:	000007ff 	.word	0x000007ff

0800126c <__ledf2>:
 800126c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800126e:	464e      	mov	r6, r9
 8001270:	4645      	mov	r5, r8
 8001272:	4657      	mov	r7, sl
 8001274:	46de      	mov	lr, fp
 8001276:	0004      	movs	r4, r0
 8001278:	0018      	movs	r0, r3
 800127a:	b5e0      	push	{r5, r6, r7, lr}
 800127c:	0016      	movs	r6, r2
 800127e:	031b      	lsls	r3, r3, #12
 8001280:	0b1b      	lsrs	r3, r3, #12
 8001282:	4d31      	ldr	r5, [pc, #196]	; (8001348 <__ledf2+0xdc>)
 8001284:	030f      	lsls	r7, r1, #12
 8001286:	004a      	lsls	r2, r1, #1
 8001288:	4699      	mov	r9, r3
 800128a:	0043      	lsls	r3, r0, #1
 800128c:	46a4      	mov	ip, r4
 800128e:	46b0      	mov	r8, r6
 8001290:	0b3f      	lsrs	r7, r7, #12
 8001292:	0d52      	lsrs	r2, r2, #21
 8001294:	0fc9      	lsrs	r1, r1, #31
 8001296:	0d5b      	lsrs	r3, r3, #21
 8001298:	0fc0      	lsrs	r0, r0, #31
 800129a:	42aa      	cmp	r2, r5
 800129c:	d011      	beq.n	80012c2 <__ledf2+0x56>
 800129e:	42ab      	cmp	r3, r5
 80012a0:	d014      	beq.n	80012cc <__ledf2+0x60>
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	d12f      	bne.n	8001306 <__ledf2+0x9a>
 80012a6:	433c      	orrs	r4, r7
 80012a8:	46a3      	mov	fp, r4
 80012aa:	4265      	negs	r5, r4
 80012ac:	4165      	adcs	r5, r4
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d114      	bne.n	80012dc <__ledf2+0x70>
 80012b2:	464c      	mov	r4, r9
 80012b4:	4326      	orrs	r6, r4
 80012b6:	d111      	bne.n	80012dc <__ledf2+0x70>
 80012b8:	465b      	mov	r3, fp
 80012ba:	2000      	movs	r0, #0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d017      	beq.n	80012f0 <__ledf2+0x84>
 80012c0:	e010      	b.n	80012e4 <__ledf2+0x78>
 80012c2:	003d      	movs	r5, r7
 80012c4:	4325      	orrs	r5, r4
 80012c6:	d112      	bne.n	80012ee <__ledf2+0x82>
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d11c      	bne.n	8001306 <__ledf2+0x9a>
 80012cc:	464d      	mov	r5, r9
 80012ce:	432e      	orrs	r6, r5
 80012d0:	d10d      	bne.n	80012ee <__ledf2+0x82>
 80012d2:	2a00      	cmp	r2, #0
 80012d4:	d104      	bne.n	80012e0 <__ledf2+0x74>
 80012d6:	433c      	orrs	r4, r7
 80012d8:	4265      	negs	r5, r4
 80012da:	4165      	adcs	r5, r4
 80012dc:	2d00      	cmp	r5, #0
 80012de:	d10d      	bne.n	80012fc <__ledf2+0x90>
 80012e0:	4281      	cmp	r1, r0
 80012e2:	d016      	beq.n	8001312 <__ledf2+0xa6>
 80012e4:	2002      	movs	r0, #2
 80012e6:	3901      	subs	r1, #1
 80012e8:	4008      	ands	r0, r1
 80012ea:	3801      	subs	r0, #1
 80012ec:	e000      	b.n	80012f0 <__ledf2+0x84>
 80012ee:	2002      	movs	r0, #2
 80012f0:	bcf0      	pop	{r4, r5, r6, r7}
 80012f2:	46bb      	mov	fp, r7
 80012f4:	46b2      	mov	sl, r6
 80012f6:	46a9      	mov	r9, r5
 80012f8:	46a0      	mov	r8, r4
 80012fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012fc:	2800      	cmp	r0, #0
 80012fe:	d1f7      	bne.n	80012f0 <__ledf2+0x84>
 8001300:	2001      	movs	r0, #1
 8001302:	4240      	negs	r0, r0
 8001304:	e7f4      	b.n	80012f0 <__ledf2+0x84>
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1ea      	bne.n	80012e0 <__ledf2+0x74>
 800130a:	464c      	mov	r4, r9
 800130c:	4326      	orrs	r6, r4
 800130e:	d1e7      	bne.n	80012e0 <__ledf2+0x74>
 8001310:	e7e8      	b.n	80012e4 <__ledf2+0x78>
 8001312:	429a      	cmp	r2, r3
 8001314:	dd06      	ble.n	8001324 <__ledf2+0xb8>
 8001316:	4243      	negs	r3, r0
 8001318:	4158      	adcs	r0, r3
 800131a:	2302      	movs	r3, #2
 800131c:	4240      	negs	r0, r0
 800131e:	4018      	ands	r0, r3
 8001320:	3801      	subs	r0, #1
 8001322:	e7e5      	b.n	80012f0 <__ledf2+0x84>
 8001324:	429a      	cmp	r2, r3
 8001326:	dbe9      	blt.n	80012fc <__ledf2+0x90>
 8001328:	454f      	cmp	r7, r9
 800132a:	d8db      	bhi.n	80012e4 <__ledf2+0x78>
 800132c:	d006      	beq.n	800133c <__ledf2+0xd0>
 800132e:	2000      	movs	r0, #0
 8001330:	454f      	cmp	r7, r9
 8001332:	d2dd      	bcs.n	80012f0 <__ledf2+0x84>
 8001334:	2900      	cmp	r1, #0
 8001336:	d0e3      	beq.n	8001300 <__ledf2+0x94>
 8001338:	0008      	movs	r0, r1
 800133a:	e7d9      	b.n	80012f0 <__ledf2+0x84>
 800133c:	45c4      	cmp	ip, r8
 800133e:	d8d1      	bhi.n	80012e4 <__ledf2+0x78>
 8001340:	2000      	movs	r0, #0
 8001342:	45c4      	cmp	ip, r8
 8001344:	d2d4      	bcs.n	80012f0 <__ledf2+0x84>
 8001346:	e7f5      	b.n	8001334 <__ledf2+0xc8>
 8001348:	000007ff 	.word	0x000007ff

0800134c <__aeabi_dmul>:
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	4657      	mov	r7, sl
 8001350:	464e      	mov	r6, r9
 8001352:	4645      	mov	r5, r8
 8001354:	46de      	mov	lr, fp
 8001356:	b5e0      	push	{r5, r6, r7, lr}
 8001358:	4698      	mov	r8, r3
 800135a:	030c      	lsls	r4, r1, #12
 800135c:	004b      	lsls	r3, r1, #1
 800135e:	0006      	movs	r6, r0
 8001360:	4692      	mov	sl, r2
 8001362:	b087      	sub	sp, #28
 8001364:	0b24      	lsrs	r4, r4, #12
 8001366:	0d5b      	lsrs	r3, r3, #21
 8001368:	0fcf      	lsrs	r7, r1, #31
 800136a:	2b00      	cmp	r3, #0
 800136c:	d06c      	beq.n	8001448 <__aeabi_dmul+0xfc>
 800136e:	4add      	ldr	r2, [pc, #884]	; (80016e4 <__aeabi_dmul+0x398>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d100      	bne.n	8001376 <__aeabi_dmul+0x2a>
 8001374:	e086      	b.n	8001484 <__aeabi_dmul+0x138>
 8001376:	0f42      	lsrs	r2, r0, #29
 8001378:	00e4      	lsls	r4, r4, #3
 800137a:	4314      	orrs	r4, r2
 800137c:	2280      	movs	r2, #128	; 0x80
 800137e:	0412      	lsls	r2, r2, #16
 8001380:	4314      	orrs	r4, r2
 8001382:	4ad9      	ldr	r2, [pc, #868]	; (80016e8 <__aeabi_dmul+0x39c>)
 8001384:	00c5      	lsls	r5, r0, #3
 8001386:	4694      	mov	ip, r2
 8001388:	4463      	add	r3, ip
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2300      	movs	r3, #0
 800138e:	4699      	mov	r9, r3
 8001390:	469b      	mov	fp, r3
 8001392:	4643      	mov	r3, r8
 8001394:	4642      	mov	r2, r8
 8001396:	031e      	lsls	r6, r3, #12
 8001398:	0fd2      	lsrs	r2, r2, #31
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	4650      	mov	r0, sl
 800139e:	4690      	mov	r8, r2
 80013a0:	0b36      	lsrs	r6, r6, #12
 80013a2:	0d5b      	lsrs	r3, r3, #21
 80013a4:	d100      	bne.n	80013a8 <__aeabi_dmul+0x5c>
 80013a6:	e078      	b.n	800149a <__aeabi_dmul+0x14e>
 80013a8:	4ace      	ldr	r2, [pc, #824]	; (80016e4 <__aeabi_dmul+0x398>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d01d      	beq.n	80013ea <__aeabi_dmul+0x9e>
 80013ae:	49ce      	ldr	r1, [pc, #824]	; (80016e8 <__aeabi_dmul+0x39c>)
 80013b0:	0f42      	lsrs	r2, r0, #29
 80013b2:	468c      	mov	ip, r1
 80013b4:	9900      	ldr	r1, [sp, #0]
 80013b6:	4463      	add	r3, ip
 80013b8:	00f6      	lsls	r6, r6, #3
 80013ba:	468c      	mov	ip, r1
 80013bc:	4316      	orrs	r6, r2
 80013be:	2280      	movs	r2, #128	; 0x80
 80013c0:	449c      	add	ip, r3
 80013c2:	0412      	lsls	r2, r2, #16
 80013c4:	4663      	mov	r3, ip
 80013c6:	4316      	orrs	r6, r2
 80013c8:	00c2      	lsls	r2, r0, #3
 80013ca:	2000      	movs	r0, #0
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	9900      	ldr	r1, [sp, #0]
 80013d0:	4643      	mov	r3, r8
 80013d2:	3101      	adds	r1, #1
 80013d4:	468c      	mov	ip, r1
 80013d6:	4649      	mov	r1, r9
 80013d8:	407b      	eors	r3, r7
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	290f      	cmp	r1, #15
 80013de:	d900      	bls.n	80013e2 <__aeabi_dmul+0x96>
 80013e0:	e07e      	b.n	80014e0 <__aeabi_dmul+0x194>
 80013e2:	4bc2      	ldr	r3, [pc, #776]	; (80016ec <__aeabi_dmul+0x3a0>)
 80013e4:	0089      	lsls	r1, r1, #2
 80013e6:	5859      	ldr	r1, [r3, r1]
 80013e8:	468f      	mov	pc, r1
 80013ea:	4652      	mov	r2, sl
 80013ec:	9b00      	ldr	r3, [sp, #0]
 80013ee:	4332      	orrs	r2, r6
 80013f0:	d000      	beq.n	80013f4 <__aeabi_dmul+0xa8>
 80013f2:	e156      	b.n	80016a2 <__aeabi_dmul+0x356>
 80013f4:	49bb      	ldr	r1, [pc, #748]	; (80016e4 <__aeabi_dmul+0x398>)
 80013f6:	2600      	movs	r6, #0
 80013f8:	468c      	mov	ip, r1
 80013fa:	4463      	add	r3, ip
 80013fc:	4649      	mov	r1, r9
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	2302      	movs	r3, #2
 8001402:	4319      	orrs	r1, r3
 8001404:	4689      	mov	r9, r1
 8001406:	2002      	movs	r0, #2
 8001408:	e7e1      	b.n	80013ce <__aeabi_dmul+0x82>
 800140a:	4643      	mov	r3, r8
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	0034      	movs	r4, r6
 8001410:	0015      	movs	r5, r2
 8001412:	4683      	mov	fp, r0
 8001414:	465b      	mov	r3, fp
 8001416:	2b02      	cmp	r3, #2
 8001418:	d05e      	beq.n	80014d8 <__aeabi_dmul+0x18c>
 800141a:	2b03      	cmp	r3, #3
 800141c:	d100      	bne.n	8001420 <__aeabi_dmul+0xd4>
 800141e:	e1f3      	b.n	8001808 <__aeabi_dmul+0x4bc>
 8001420:	2b01      	cmp	r3, #1
 8001422:	d000      	beq.n	8001426 <__aeabi_dmul+0xda>
 8001424:	e118      	b.n	8001658 <__aeabi_dmul+0x30c>
 8001426:	2200      	movs	r2, #0
 8001428:	2400      	movs	r4, #0
 800142a:	2500      	movs	r5, #0
 800142c:	9b01      	ldr	r3, [sp, #4]
 800142e:	0512      	lsls	r2, r2, #20
 8001430:	4322      	orrs	r2, r4
 8001432:	07db      	lsls	r3, r3, #31
 8001434:	431a      	orrs	r2, r3
 8001436:	0028      	movs	r0, r5
 8001438:	0011      	movs	r1, r2
 800143a:	b007      	add	sp, #28
 800143c:	bcf0      	pop	{r4, r5, r6, r7}
 800143e:	46bb      	mov	fp, r7
 8001440:	46b2      	mov	sl, r6
 8001442:	46a9      	mov	r9, r5
 8001444:	46a0      	mov	r8, r4
 8001446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001448:	0025      	movs	r5, r4
 800144a:	4305      	orrs	r5, r0
 800144c:	d100      	bne.n	8001450 <__aeabi_dmul+0x104>
 800144e:	e141      	b.n	80016d4 <__aeabi_dmul+0x388>
 8001450:	2c00      	cmp	r4, #0
 8001452:	d100      	bne.n	8001456 <__aeabi_dmul+0x10a>
 8001454:	e1ad      	b.n	80017b2 <__aeabi_dmul+0x466>
 8001456:	0020      	movs	r0, r4
 8001458:	f000 fe02 	bl	8002060 <__clzsi2>
 800145c:	0001      	movs	r1, r0
 800145e:	0002      	movs	r2, r0
 8001460:	390b      	subs	r1, #11
 8001462:	231d      	movs	r3, #29
 8001464:	0010      	movs	r0, r2
 8001466:	1a5b      	subs	r3, r3, r1
 8001468:	0031      	movs	r1, r6
 800146a:	0035      	movs	r5, r6
 800146c:	3808      	subs	r0, #8
 800146e:	4084      	lsls	r4, r0
 8001470:	40d9      	lsrs	r1, r3
 8001472:	4085      	lsls	r5, r0
 8001474:	430c      	orrs	r4, r1
 8001476:	489e      	ldr	r0, [pc, #632]	; (80016f0 <__aeabi_dmul+0x3a4>)
 8001478:	1a83      	subs	r3, r0, r2
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	2300      	movs	r3, #0
 800147e:	4699      	mov	r9, r3
 8001480:	469b      	mov	fp, r3
 8001482:	e786      	b.n	8001392 <__aeabi_dmul+0x46>
 8001484:	0005      	movs	r5, r0
 8001486:	4325      	orrs	r5, r4
 8001488:	d000      	beq.n	800148c <__aeabi_dmul+0x140>
 800148a:	e11c      	b.n	80016c6 <__aeabi_dmul+0x37a>
 800148c:	2208      	movs	r2, #8
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	2302      	movs	r3, #2
 8001492:	2400      	movs	r4, #0
 8001494:	4691      	mov	r9, r2
 8001496:	469b      	mov	fp, r3
 8001498:	e77b      	b.n	8001392 <__aeabi_dmul+0x46>
 800149a:	4652      	mov	r2, sl
 800149c:	4332      	orrs	r2, r6
 800149e:	d100      	bne.n	80014a2 <__aeabi_dmul+0x156>
 80014a0:	e10a      	b.n	80016b8 <__aeabi_dmul+0x36c>
 80014a2:	2e00      	cmp	r6, #0
 80014a4:	d100      	bne.n	80014a8 <__aeabi_dmul+0x15c>
 80014a6:	e176      	b.n	8001796 <__aeabi_dmul+0x44a>
 80014a8:	0030      	movs	r0, r6
 80014aa:	f000 fdd9 	bl	8002060 <__clzsi2>
 80014ae:	0002      	movs	r2, r0
 80014b0:	3a0b      	subs	r2, #11
 80014b2:	231d      	movs	r3, #29
 80014b4:	0001      	movs	r1, r0
 80014b6:	1a9b      	subs	r3, r3, r2
 80014b8:	4652      	mov	r2, sl
 80014ba:	3908      	subs	r1, #8
 80014bc:	40da      	lsrs	r2, r3
 80014be:	408e      	lsls	r6, r1
 80014c0:	4316      	orrs	r6, r2
 80014c2:	4652      	mov	r2, sl
 80014c4:	408a      	lsls	r2, r1
 80014c6:	9b00      	ldr	r3, [sp, #0]
 80014c8:	4989      	ldr	r1, [pc, #548]	; (80016f0 <__aeabi_dmul+0x3a4>)
 80014ca:	1a18      	subs	r0, r3, r0
 80014cc:	0003      	movs	r3, r0
 80014ce:	468c      	mov	ip, r1
 80014d0:	4463      	add	r3, ip
 80014d2:	2000      	movs	r0, #0
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	e77a      	b.n	80013ce <__aeabi_dmul+0x82>
 80014d8:	2400      	movs	r4, #0
 80014da:	2500      	movs	r5, #0
 80014dc:	4a81      	ldr	r2, [pc, #516]	; (80016e4 <__aeabi_dmul+0x398>)
 80014de:	e7a5      	b.n	800142c <__aeabi_dmul+0xe0>
 80014e0:	0c2f      	lsrs	r7, r5, #16
 80014e2:	042d      	lsls	r5, r5, #16
 80014e4:	0c2d      	lsrs	r5, r5, #16
 80014e6:	002b      	movs	r3, r5
 80014e8:	0c11      	lsrs	r1, r2, #16
 80014ea:	0412      	lsls	r2, r2, #16
 80014ec:	0c12      	lsrs	r2, r2, #16
 80014ee:	4353      	muls	r3, r2
 80014f0:	4698      	mov	r8, r3
 80014f2:	0013      	movs	r3, r2
 80014f4:	0028      	movs	r0, r5
 80014f6:	437b      	muls	r3, r7
 80014f8:	4699      	mov	r9, r3
 80014fa:	4348      	muls	r0, r1
 80014fc:	4448      	add	r0, r9
 80014fe:	4683      	mov	fp, r0
 8001500:	4640      	mov	r0, r8
 8001502:	000b      	movs	r3, r1
 8001504:	0c00      	lsrs	r0, r0, #16
 8001506:	4682      	mov	sl, r0
 8001508:	4658      	mov	r0, fp
 800150a:	437b      	muls	r3, r7
 800150c:	4450      	add	r0, sl
 800150e:	9302      	str	r3, [sp, #8]
 8001510:	4581      	cmp	r9, r0
 8001512:	d906      	bls.n	8001522 <__aeabi_dmul+0x1d6>
 8001514:	469a      	mov	sl, r3
 8001516:	2380      	movs	r3, #128	; 0x80
 8001518:	025b      	lsls	r3, r3, #9
 800151a:	4699      	mov	r9, r3
 800151c:	44ca      	add	sl, r9
 800151e:	4653      	mov	r3, sl
 8001520:	9302      	str	r3, [sp, #8]
 8001522:	0c03      	lsrs	r3, r0, #16
 8001524:	469b      	mov	fp, r3
 8001526:	4643      	mov	r3, r8
 8001528:	041b      	lsls	r3, r3, #16
 800152a:	0400      	lsls	r0, r0, #16
 800152c:	0c1b      	lsrs	r3, r3, #16
 800152e:	4698      	mov	r8, r3
 8001530:	0003      	movs	r3, r0
 8001532:	4443      	add	r3, r8
 8001534:	9304      	str	r3, [sp, #16]
 8001536:	0c33      	lsrs	r3, r6, #16
 8001538:	4699      	mov	r9, r3
 800153a:	002b      	movs	r3, r5
 800153c:	0436      	lsls	r6, r6, #16
 800153e:	0c36      	lsrs	r6, r6, #16
 8001540:	4373      	muls	r3, r6
 8001542:	4698      	mov	r8, r3
 8001544:	0033      	movs	r3, r6
 8001546:	437b      	muls	r3, r7
 8001548:	469a      	mov	sl, r3
 800154a:	464b      	mov	r3, r9
 800154c:	435d      	muls	r5, r3
 800154e:	435f      	muls	r7, r3
 8001550:	4643      	mov	r3, r8
 8001552:	4455      	add	r5, sl
 8001554:	0c18      	lsrs	r0, r3, #16
 8001556:	1940      	adds	r0, r0, r5
 8001558:	4582      	cmp	sl, r0
 800155a:	d903      	bls.n	8001564 <__aeabi_dmul+0x218>
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	025b      	lsls	r3, r3, #9
 8001560:	469a      	mov	sl, r3
 8001562:	4457      	add	r7, sl
 8001564:	0c05      	lsrs	r5, r0, #16
 8001566:	19eb      	adds	r3, r5, r7
 8001568:	9305      	str	r3, [sp, #20]
 800156a:	4643      	mov	r3, r8
 800156c:	041d      	lsls	r5, r3, #16
 800156e:	0c2d      	lsrs	r5, r5, #16
 8001570:	0400      	lsls	r0, r0, #16
 8001572:	1940      	adds	r0, r0, r5
 8001574:	0c25      	lsrs	r5, r4, #16
 8001576:	0424      	lsls	r4, r4, #16
 8001578:	0c24      	lsrs	r4, r4, #16
 800157a:	0027      	movs	r7, r4
 800157c:	4357      	muls	r7, r2
 800157e:	436a      	muls	r2, r5
 8001580:	4690      	mov	r8, r2
 8001582:	002a      	movs	r2, r5
 8001584:	0c3b      	lsrs	r3, r7, #16
 8001586:	469a      	mov	sl, r3
 8001588:	434a      	muls	r2, r1
 800158a:	4361      	muls	r1, r4
 800158c:	4441      	add	r1, r8
 800158e:	4451      	add	r1, sl
 8001590:	4483      	add	fp, r0
 8001592:	4588      	cmp	r8, r1
 8001594:	d903      	bls.n	800159e <__aeabi_dmul+0x252>
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	025b      	lsls	r3, r3, #9
 800159a:	4698      	mov	r8, r3
 800159c:	4442      	add	r2, r8
 800159e:	043f      	lsls	r7, r7, #16
 80015a0:	0c0b      	lsrs	r3, r1, #16
 80015a2:	0c3f      	lsrs	r7, r7, #16
 80015a4:	0409      	lsls	r1, r1, #16
 80015a6:	19c9      	adds	r1, r1, r7
 80015a8:	0027      	movs	r7, r4
 80015aa:	4698      	mov	r8, r3
 80015ac:	464b      	mov	r3, r9
 80015ae:	4377      	muls	r7, r6
 80015b0:	435c      	muls	r4, r3
 80015b2:	436e      	muls	r6, r5
 80015b4:	435d      	muls	r5, r3
 80015b6:	0c3b      	lsrs	r3, r7, #16
 80015b8:	4699      	mov	r9, r3
 80015ba:	19a4      	adds	r4, r4, r6
 80015bc:	444c      	add	r4, r9
 80015be:	4442      	add	r2, r8
 80015c0:	9503      	str	r5, [sp, #12]
 80015c2:	42a6      	cmp	r6, r4
 80015c4:	d904      	bls.n	80015d0 <__aeabi_dmul+0x284>
 80015c6:	2380      	movs	r3, #128	; 0x80
 80015c8:	025b      	lsls	r3, r3, #9
 80015ca:	4698      	mov	r8, r3
 80015cc:	4445      	add	r5, r8
 80015ce:	9503      	str	r5, [sp, #12]
 80015d0:	9b02      	ldr	r3, [sp, #8]
 80015d2:	043f      	lsls	r7, r7, #16
 80015d4:	445b      	add	r3, fp
 80015d6:	001e      	movs	r6, r3
 80015d8:	4283      	cmp	r3, r0
 80015da:	4180      	sbcs	r0, r0
 80015dc:	0423      	lsls	r3, r4, #16
 80015de:	4698      	mov	r8, r3
 80015e0:	9b05      	ldr	r3, [sp, #20]
 80015e2:	0c3f      	lsrs	r7, r7, #16
 80015e4:	4447      	add	r7, r8
 80015e6:	4698      	mov	r8, r3
 80015e8:	1876      	adds	r6, r6, r1
 80015ea:	428e      	cmp	r6, r1
 80015ec:	4189      	sbcs	r1, r1
 80015ee:	4447      	add	r7, r8
 80015f0:	4240      	negs	r0, r0
 80015f2:	183d      	adds	r5, r7, r0
 80015f4:	46a8      	mov	r8, r5
 80015f6:	4693      	mov	fp, r2
 80015f8:	4249      	negs	r1, r1
 80015fa:	468a      	mov	sl, r1
 80015fc:	44c3      	add	fp, r8
 80015fe:	429f      	cmp	r7, r3
 8001600:	41bf      	sbcs	r7, r7
 8001602:	4580      	cmp	r8, r0
 8001604:	4180      	sbcs	r0, r0
 8001606:	9b03      	ldr	r3, [sp, #12]
 8001608:	44da      	add	sl, fp
 800160a:	4698      	mov	r8, r3
 800160c:	4653      	mov	r3, sl
 800160e:	4240      	negs	r0, r0
 8001610:	427f      	negs	r7, r7
 8001612:	4307      	orrs	r7, r0
 8001614:	0c24      	lsrs	r4, r4, #16
 8001616:	4593      	cmp	fp, r2
 8001618:	4192      	sbcs	r2, r2
 800161a:	458a      	cmp	sl, r1
 800161c:	4189      	sbcs	r1, r1
 800161e:	193f      	adds	r7, r7, r4
 8001620:	0ddc      	lsrs	r4, r3, #23
 8001622:	9b04      	ldr	r3, [sp, #16]
 8001624:	0275      	lsls	r5, r6, #9
 8001626:	431d      	orrs	r5, r3
 8001628:	1e68      	subs	r0, r5, #1
 800162a:	4185      	sbcs	r5, r0
 800162c:	4653      	mov	r3, sl
 800162e:	4252      	negs	r2, r2
 8001630:	4249      	negs	r1, r1
 8001632:	430a      	orrs	r2, r1
 8001634:	18bf      	adds	r7, r7, r2
 8001636:	4447      	add	r7, r8
 8001638:	0df6      	lsrs	r6, r6, #23
 800163a:	027f      	lsls	r7, r7, #9
 800163c:	4335      	orrs	r5, r6
 800163e:	025a      	lsls	r2, r3, #9
 8001640:	433c      	orrs	r4, r7
 8001642:	4315      	orrs	r5, r2
 8001644:	01fb      	lsls	r3, r7, #7
 8001646:	d400      	bmi.n	800164a <__aeabi_dmul+0x2fe>
 8001648:	e0c1      	b.n	80017ce <__aeabi_dmul+0x482>
 800164a:	2101      	movs	r1, #1
 800164c:	086a      	lsrs	r2, r5, #1
 800164e:	400d      	ands	r5, r1
 8001650:	4315      	orrs	r5, r2
 8001652:	07e2      	lsls	r2, r4, #31
 8001654:	4315      	orrs	r5, r2
 8001656:	0864      	lsrs	r4, r4, #1
 8001658:	4926      	ldr	r1, [pc, #152]	; (80016f4 <__aeabi_dmul+0x3a8>)
 800165a:	4461      	add	r1, ip
 800165c:	2900      	cmp	r1, #0
 800165e:	dd56      	ble.n	800170e <__aeabi_dmul+0x3c2>
 8001660:	076b      	lsls	r3, r5, #29
 8001662:	d009      	beq.n	8001678 <__aeabi_dmul+0x32c>
 8001664:	220f      	movs	r2, #15
 8001666:	402a      	ands	r2, r5
 8001668:	2a04      	cmp	r2, #4
 800166a:	d005      	beq.n	8001678 <__aeabi_dmul+0x32c>
 800166c:	1d2a      	adds	r2, r5, #4
 800166e:	42aa      	cmp	r2, r5
 8001670:	41ad      	sbcs	r5, r5
 8001672:	426d      	negs	r5, r5
 8001674:	1964      	adds	r4, r4, r5
 8001676:	0015      	movs	r5, r2
 8001678:	01e3      	lsls	r3, r4, #7
 800167a:	d504      	bpl.n	8001686 <__aeabi_dmul+0x33a>
 800167c:	2180      	movs	r1, #128	; 0x80
 800167e:	4a1e      	ldr	r2, [pc, #120]	; (80016f8 <__aeabi_dmul+0x3ac>)
 8001680:	00c9      	lsls	r1, r1, #3
 8001682:	4014      	ands	r4, r2
 8001684:	4461      	add	r1, ip
 8001686:	4a1d      	ldr	r2, [pc, #116]	; (80016fc <__aeabi_dmul+0x3b0>)
 8001688:	4291      	cmp	r1, r2
 800168a:	dd00      	ble.n	800168e <__aeabi_dmul+0x342>
 800168c:	e724      	b.n	80014d8 <__aeabi_dmul+0x18c>
 800168e:	0762      	lsls	r2, r4, #29
 8001690:	08ed      	lsrs	r5, r5, #3
 8001692:	0264      	lsls	r4, r4, #9
 8001694:	0549      	lsls	r1, r1, #21
 8001696:	4315      	orrs	r5, r2
 8001698:	0b24      	lsrs	r4, r4, #12
 800169a:	0d4a      	lsrs	r2, r1, #21
 800169c:	e6c6      	b.n	800142c <__aeabi_dmul+0xe0>
 800169e:	9701      	str	r7, [sp, #4]
 80016a0:	e6b8      	b.n	8001414 <__aeabi_dmul+0xc8>
 80016a2:	4a10      	ldr	r2, [pc, #64]	; (80016e4 <__aeabi_dmul+0x398>)
 80016a4:	2003      	movs	r0, #3
 80016a6:	4694      	mov	ip, r2
 80016a8:	4463      	add	r3, ip
 80016aa:	464a      	mov	r2, r9
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2303      	movs	r3, #3
 80016b0:	431a      	orrs	r2, r3
 80016b2:	4691      	mov	r9, r2
 80016b4:	4652      	mov	r2, sl
 80016b6:	e68a      	b.n	80013ce <__aeabi_dmul+0x82>
 80016b8:	4649      	mov	r1, r9
 80016ba:	2301      	movs	r3, #1
 80016bc:	4319      	orrs	r1, r3
 80016be:	4689      	mov	r9, r1
 80016c0:	2600      	movs	r6, #0
 80016c2:	2001      	movs	r0, #1
 80016c4:	e683      	b.n	80013ce <__aeabi_dmul+0x82>
 80016c6:	220c      	movs	r2, #12
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	2303      	movs	r3, #3
 80016cc:	0005      	movs	r5, r0
 80016ce:	4691      	mov	r9, r2
 80016d0:	469b      	mov	fp, r3
 80016d2:	e65e      	b.n	8001392 <__aeabi_dmul+0x46>
 80016d4:	2304      	movs	r3, #4
 80016d6:	4699      	mov	r9, r3
 80016d8:	2300      	movs	r3, #0
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	3301      	adds	r3, #1
 80016de:	2400      	movs	r4, #0
 80016e0:	469b      	mov	fp, r3
 80016e2:	e656      	b.n	8001392 <__aeabi_dmul+0x46>
 80016e4:	000007ff 	.word	0x000007ff
 80016e8:	fffffc01 	.word	0xfffffc01
 80016ec:	0800e20c 	.word	0x0800e20c
 80016f0:	fffffc0d 	.word	0xfffffc0d
 80016f4:	000003ff 	.word	0x000003ff
 80016f8:	feffffff 	.word	0xfeffffff
 80016fc:	000007fe 	.word	0x000007fe
 8001700:	2300      	movs	r3, #0
 8001702:	2480      	movs	r4, #128	; 0x80
 8001704:	2500      	movs	r5, #0
 8001706:	4a44      	ldr	r2, [pc, #272]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	0324      	lsls	r4, r4, #12
 800170c:	e68e      	b.n	800142c <__aeabi_dmul+0xe0>
 800170e:	2001      	movs	r0, #1
 8001710:	1a40      	subs	r0, r0, r1
 8001712:	2838      	cmp	r0, #56	; 0x38
 8001714:	dd00      	ble.n	8001718 <__aeabi_dmul+0x3cc>
 8001716:	e686      	b.n	8001426 <__aeabi_dmul+0xda>
 8001718:	281f      	cmp	r0, #31
 800171a:	dd5b      	ble.n	80017d4 <__aeabi_dmul+0x488>
 800171c:	221f      	movs	r2, #31
 800171e:	0023      	movs	r3, r4
 8001720:	4252      	negs	r2, r2
 8001722:	1a51      	subs	r1, r2, r1
 8001724:	40cb      	lsrs	r3, r1
 8001726:	0019      	movs	r1, r3
 8001728:	2820      	cmp	r0, #32
 800172a:	d003      	beq.n	8001734 <__aeabi_dmul+0x3e8>
 800172c:	4a3b      	ldr	r2, [pc, #236]	; (800181c <__aeabi_dmul+0x4d0>)
 800172e:	4462      	add	r2, ip
 8001730:	4094      	lsls	r4, r2
 8001732:	4325      	orrs	r5, r4
 8001734:	1e6a      	subs	r2, r5, #1
 8001736:	4195      	sbcs	r5, r2
 8001738:	002a      	movs	r2, r5
 800173a:	430a      	orrs	r2, r1
 800173c:	2107      	movs	r1, #7
 800173e:	000d      	movs	r5, r1
 8001740:	2400      	movs	r4, #0
 8001742:	4015      	ands	r5, r2
 8001744:	4211      	tst	r1, r2
 8001746:	d05b      	beq.n	8001800 <__aeabi_dmul+0x4b4>
 8001748:	210f      	movs	r1, #15
 800174a:	2400      	movs	r4, #0
 800174c:	4011      	ands	r1, r2
 800174e:	2904      	cmp	r1, #4
 8001750:	d053      	beq.n	80017fa <__aeabi_dmul+0x4ae>
 8001752:	1d11      	adds	r1, r2, #4
 8001754:	4291      	cmp	r1, r2
 8001756:	4192      	sbcs	r2, r2
 8001758:	4252      	negs	r2, r2
 800175a:	18a4      	adds	r4, r4, r2
 800175c:	000a      	movs	r2, r1
 800175e:	0223      	lsls	r3, r4, #8
 8001760:	d54b      	bpl.n	80017fa <__aeabi_dmul+0x4ae>
 8001762:	2201      	movs	r2, #1
 8001764:	2400      	movs	r4, #0
 8001766:	2500      	movs	r5, #0
 8001768:	e660      	b.n	800142c <__aeabi_dmul+0xe0>
 800176a:	2380      	movs	r3, #128	; 0x80
 800176c:	031b      	lsls	r3, r3, #12
 800176e:	421c      	tst	r4, r3
 8001770:	d009      	beq.n	8001786 <__aeabi_dmul+0x43a>
 8001772:	421e      	tst	r6, r3
 8001774:	d107      	bne.n	8001786 <__aeabi_dmul+0x43a>
 8001776:	4333      	orrs	r3, r6
 8001778:	031c      	lsls	r4, r3, #12
 800177a:	4643      	mov	r3, r8
 800177c:	0015      	movs	r5, r2
 800177e:	0b24      	lsrs	r4, r4, #12
 8001780:	4a25      	ldr	r2, [pc, #148]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001782:	9301      	str	r3, [sp, #4]
 8001784:	e652      	b.n	800142c <__aeabi_dmul+0xe0>
 8001786:	2280      	movs	r2, #128	; 0x80
 8001788:	0312      	lsls	r2, r2, #12
 800178a:	4314      	orrs	r4, r2
 800178c:	0324      	lsls	r4, r4, #12
 800178e:	4a22      	ldr	r2, [pc, #136]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001790:	0b24      	lsrs	r4, r4, #12
 8001792:	9701      	str	r7, [sp, #4]
 8001794:	e64a      	b.n	800142c <__aeabi_dmul+0xe0>
 8001796:	f000 fc63 	bl	8002060 <__clzsi2>
 800179a:	0003      	movs	r3, r0
 800179c:	001a      	movs	r2, r3
 800179e:	3215      	adds	r2, #21
 80017a0:	3020      	adds	r0, #32
 80017a2:	2a1c      	cmp	r2, #28
 80017a4:	dc00      	bgt.n	80017a8 <__aeabi_dmul+0x45c>
 80017a6:	e684      	b.n	80014b2 <__aeabi_dmul+0x166>
 80017a8:	4656      	mov	r6, sl
 80017aa:	3b08      	subs	r3, #8
 80017ac:	2200      	movs	r2, #0
 80017ae:	409e      	lsls	r6, r3
 80017b0:	e689      	b.n	80014c6 <__aeabi_dmul+0x17a>
 80017b2:	f000 fc55 	bl	8002060 <__clzsi2>
 80017b6:	0001      	movs	r1, r0
 80017b8:	0002      	movs	r2, r0
 80017ba:	3115      	adds	r1, #21
 80017bc:	3220      	adds	r2, #32
 80017be:	291c      	cmp	r1, #28
 80017c0:	dc00      	bgt.n	80017c4 <__aeabi_dmul+0x478>
 80017c2:	e64e      	b.n	8001462 <__aeabi_dmul+0x116>
 80017c4:	0034      	movs	r4, r6
 80017c6:	3808      	subs	r0, #8
 80017c8:	2500      	movs	r5, #0
 80017ca:	4084      	lsls	r4, r0
 80017cc:	e653      	b.n	8001476 <__aeabi_dmul+0x12a>
 80017ce:	9b00      	ldr	r3, [sp, #0]
 80017d0:	469c      	mov	ip, r3
 80017d2:	e741      	b.n	8001658 <__aeabi_dmul+0x30c>
 80017d4:	4912      	ldr	r1, [pc, #72]	; (8001820 <__aeabi_dmul+0x4d4>)
 80017d6:	0022      	movs	r2, r4
 80017d8:	4461      	add	r1, ip
 80017da:	002e      	movs	r6, r5
 80017dc:	408d      	lsls	r5, r1
 80017de:	408a      	lsls	r2, r1
 80017e0:	40c6      	lsrs	r6, r0
 80017e2:	1e69      	subs	r1, r5, #1
 80017e4:	418d      	sbcs	r5, r1
 80017e6:	4332      	orrs	r2, r6
 80017e8:	432a      	orrs	r2, r5
 80017ea:	40c4      	lsrs	r4, r0
 80017ec:	0753      	lsls	r3, r2, #29
 80017ee:	d0b6      	beq.n	800175e <__aeabi_dmul+0x412>
 80017f0:	210f      	movs	r1, #15
 80017f2:	4011      	ands	r1, r2
 80017f4:	2904      	cmp	r1, #4
 80017f6:	d1ac      	bne.n	8001752 <__aeabi_dmul+0x406>
 80017f8:	e7b1      	b.n	800175e <__aeabi_dmul+0x412>
 80017fa:	0765      	lsls	r5, r4, #29
 80017fc:	0264      	lsls	r4, r4, #9
 80017fe:	0b24      	lsrs	r4, r4, #12
 8001800:	08d2      	lsrs	r2, r2, #3
 8001802:	4315      	orrs	r5, r2
 8001804:	2200      	movs	r2, #0
 8001806:	e611      	b.n	800142c <__aeabi_dmul+0xe0>
 8001808:	2280      	movs	r2, #128	; 0x80
 800180a:	0312      	lsls	r2, r2, #12
 800180c:	4314      	orrs	r4, r2
 800180e:	0324      	lsls	r4, r4, #12
 8001810:	4a01      	ldr	r2, [pc, #4]	; (8001818 <__aeabi_dmul+0x4cc>)
 8001812:	0b24      	lsrs	r4, r4, #12
 8001814:	e60a      	b.n	800142c <__aeabi_dmul+0xe0>
 8001816:	46c0      	nop			; (mov r8, r8)
 8001818:	000007ff 	.word	0x000007ff
 800181c:	0000043e 	.word	0x0000043e
 8001820:	0000041e 	.word	0x0000041e

08001824 <__aeabi_dsub>:
 8001824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001826:	4657      	mov	r7, sl
 8001828:	464e      	mov	r6, r9
 800182a:	4645      	mov	r5, r8
 800182c:	46de      	mov	lr, fp
 800182e:	0004      	movs	r4, r0
 8001830:	b5e0      	push	{r5, r6, r7, lr}
 8001832:	001f      	movs	r7, r3
 8001834:	0010      	movs	r0, r2
 8001836:	030b      	lsls	r3, r1, #12
 8001838:	0f62      	lsrs	r2, r4, #29
 800183a:	004e      	lsls	r6, r1, #1
 800183c:	0fcd      	lsrs	r5, r1, #31
 800183e:	0a5b      	lsrs	r3, r3, #9
 8001840:	0339      	lsls	r1, r7, #12
 8001842:	4313      	orrs	r3, r2
 8001844:	0a49      	lsrs	r1, r1, #9
 8001846:	00e2      	lsls	r2, r4, #3
 8001848:	0f44      	lsrs	r4, r0, #29
 800184a:	4321      	orrs	r1, r4
 800184c:	4cc2      	ldr	r4, [pc, #776]	; (8001b58 <__aeabi_dsub+0x334>)
 800184e:	4691      	mov	r9, r2
 8001850:	4692      	mov	sl, r2
 8001852:	00c0      	lsls	r0, r0, #3
 8001854:	007a      	lsls	r2, r7, #1
 8001856:	4680      	mov	r8, r0
 8001858:	0d76      	lsrs	r6, r6, #21
 800185a:	0d52      	lsrs	r2, r2, #21
 800185c:	0fff      	lsrs	r7, r7, #31
 800185e:	42a2      	cmp	r2, r4
 8001860:	d100      	bne.n	8001864 <__aeabi_dsub+0x40>
 8001862:	e0b4      	b.n	80019ce <__aeabi_dsub+0x1aa>
 8001864:	2401      	movs	r4, #1
 8001866:	4067      	eors	r7, r4
 8001868:	46bb      	mov	fp, r7
 800186a:	42bd      	cmp	r5, r7
 800186c:	d100      	bne.n	8001870 <__aeabi_dsub+0x4c>
 800186e:	e088      	b.n	8001982 <__aeabi_dsub+0x15e>
 8001870:	1ab4      	subs	r4, r6, r2
 8001872:	46a4      	mov	ip, r4
 8001874:	2c00      	cmp	r4, #0
 8001876:	dc00      	bgt.n	800187a <__aeabi_dsub+0x56>
 8001878:	e0b2      	b.n	80019e0 <__aeabi_dsub+0x1bc>
 800187a:	2a00      	cmp	r2, #0
 800187c:	d100      	bne.n	8001880 <__aeabi_dsub+0x5c>
 800187e:	e0c5      	b.n	8001a0c <__aeabi_dsub+0x1e8>
 8001880:	4ab5      	ldr	r2, [pc, #724]	; (8001b58 <__aeabi_dsub+0x334>)
 8001882:	4296      	cmp	r6, r2
 8001884:	d100      	bne.n	8001888 <__aeabi_dsub+0x64>
 8001886:	e28b      	b.n	8001da0 <__aeabi_dsub+0x57c>
 8001888:	2280      	movs	r2, #128	; 0x80
 800188a:	0412      	lsls	r2, r2, #16
 800188c:	4311      	orrs	r1, r2
 800188e:	4662      	mov	r2, ip
 8001890:	2a38      	cmp	r2, #56	; 0x38
 8001892:	dd00      	ble.n	8001896 <__aeabi_dsub+0x72>
 8001894:	e1a1      	b.n	8001bda <__aeabi_dsub+0x3b6>
 8001896:	2a1f      	cmp	r2, #31
 8001898:	dd00      	ble.n	800189c <__aeabi_dsub+0x78>
 800189a:	e216      	b.n	8001cca <__aeabi_dsub+0x4a6>
 800189c:	2720      	movs	r7, #32
 800189e:	000c      	movs	r4, r1
 80018a0:	1abf      	subs	r7, r7, r2
 80018a2:	40bc      	lsls	r4, r7
 80018a4:	0002      	movs	r2, r0
 80018a6:	46a0      	mov	r8, r4
 80018a8:	4664      	mov	r4, ip
 80018aa:	40b8      	lsls	r0, r7
 80018ac:	40e2      	lsrs	r2, r4
 80018ae:	4644      	mov	r4, r8
 80018b0:	4314      	orrs	r4, r2
 80018b2:	0002      	movs	r2, r0
 80018b4:	1e50      	subs	r0, r2, #1
 80018b6:	4182      	sbcs	r2, r0
 80018b8:	4660      	mov	r0, ip
 80018ba:	40c1      	lsrs	r1, r0
 80018bc:	4322      	orrs	r2, r4
 80018be:	1a5b      	subs	r3, r3, r1
 80018c0:	4649      	mov	r1, r9
 80018c2:	1a8c      	subs	r4, r1, r2
 80018c4:	45a1      	cmp	r9, r4
 80018c6:	4192      	sbcs	r2, r2
 80018c8:	4252      	negs	r2, r2
 80018ca:	1a9b      	subs	r3, r3, r2
 80018cc:	4698      	mov	r8, r3
 80018ce:	4643      	mov	r3, r8
 80018d0:	021b      	lsls	r3, r3, #8
 80018d2:	d400      	bmi.n	80018d6 <__aeabi_dsub+0xb2>
 80018d4:	e117      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 80018d6:	4643      	mov	r3, r8
 80018d8:	025b      	lsls	r3, r3, #9
 80018da:	0a5b      	lsrs	r3, r3, #9
 80018dc:	4698      	mov	r8, r3
 80018de:	4643      	mov	r3, r8
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d100      	bne.n	80018e6 <__aeabi_dsub+0xc2>
 80018e4:	e16c      	b.n	8001bc0 <__aeabi_dsub+0x39c>
 80018e6:	4640      	mov	r0, r8
 80018e8:	f000 fbba 	bl	8002060 <__clzsi2>
 80018ec:	0002      	movs	r2, r0
 80018ee:	3a08      	subs	r2, #8
 80018f0:	2120      	movs	r1, #32
 80018f2:	0020      	movs	r0, r4
 80018f4:	4643      	mov	r3, r8
 80018f6:	1a89      	subs	r1, r1, r2
 80018f8:	4093      	lsls	r3, r2
 80018fa:	40c8      	lsrs	r0, r1
 80018fc:	4094      	lsls	r4, r2
 80018fe:	4303      	orrs	r3, r0
 8001900:	4296      	cmp	r6, r2
 8001902:	dd00      	ble.n	8001906 <__aeabi_dsub+0xe2>
 8001904:	e157      	b.n	8001bb6 <__aeabi_dsub+0x392>
 8001906:	1b96      	subs	r6, r2, r6
 8001908:	1c71      	adds	r1, r6, #1
 800190a:	291f      	cmp	r1, #31
 800190c:	dd00      	ble.n	8001910 <__aeabi_dsub+0xec>
 800190e:	e1cb      	b.n	8001ca8 <__aeabi_dsub+0x484>
 8001910:	2220      	movs	r2, #32
 8001912:	0018      	movs	r0, r3
 8001914:	0026      	movs	r6, r4
 8001916:	1a52      	subs	r2, r2, r1
 8001918:	4094      	lsls	r4, r2
 800191a:	4090      	lsls	r0, r2
 800191c:	40ce      	lsrs	r6, r1
 800191e:	40cb      	lsrs	r3, r1
 8001920:	1e62      	subs	r2, r4, #1
 8001922:	4194      	sbcs	r4, r2
 8001924:	4330      	orrs	r0, r6
 8001926:	4698      	mov	r8, r3
 8001928:	2600      	movs	r6, #0
 800192a:	4304      	orrs	r4, r0
 800192c:	0763      	lsls	r3, r4, #29
 800192e:	d009      	beq.n	8001944 <__aeabi_dsub+0x120>
 8001930:	230f      	movs	r3, #15
 8001932:	4023      	ands	r3, r4
 8001934:	2b04      	cmp	r3, #4
 8001936:	d005      	beq.n	8001944 <__aeabi_dsub+0x120>
 8001938:	1d23      	adds	r3, r4, #4
 800193a:	42a3      	cmp	r3, r4
 800193c:	41a4      	sbcs	r4, r4
 800193e:	4264      	negs	r4, r4
 8001940:	44a0      	add	r8, r4
 8001942:	001c      	movs	r4, r3
 8001944:	4643      	mov	r3, r8
 8001946:	021b      	lsls	r3, r3, #8
 8001948:	d400      	bmi.n	800194c <__aeabi_dsub+0x128>
 800194a:	e0df      	b.n	8001b0c <__aeabi_dsub+0x2e8>
 800194c:	4b82      	ldr	r3, [pc, #520]	; (8001b58 <__aeabi_dsub+0x334>)
 800194e:	3601      	adds	r6, #1
 8001950:	429e      	cmp	r6, r3
 8001952:	d100      	bne.n	8001956 <__aeabi_dsub+0x132>
 8001954:	e0fb      	b.n	8001b4e <__aeabi_dsub+0x32a>
 8001956:	4642      	mov	r2, r8
 8001958:	4b80      	ldr	r3, [pc, #512]	; (8001b5c <__aeabi_dsub+0x338>)
 800195a:	08e4      	lsrs	r4, r4, #3
 800195c:	401a      	ands	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	0571      	lsls	r1, r6, #21
 8001962:	0752      	lsls	r2, r2, #29
 8001964:	025b      	lsls	r3, r3, #9
 8001966:	4322      	orrs	r2, r4
 8001968:	0b1b      	lsrs	r3, r3, #12
 800196a:	0d49      	lsrs	r1, r1, #21
 800196c:	0509      	lsls	r1, r1, #20
 800196e:	07ed      	lsls	r5, r5, #31
 8001970:	4319      	orrs	r1, r3
 8001972:	4329      	orrs	r1, r5
 8001974:	0010      	movs	r0, r2
 8001976:	bcf0      	pop	{r4, r5, r6, r7}
 8001978:	46bb      	mov	fp, r7
 800197a:	46b2      	mov	sl, r6
 800197c:	46a9      	mov	r9, r5
 800197e:	46a0      	mov	r8, r4
 8001980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001982:	1ab4      	subs	r4, r6, r2
 8001984:	46a4      	mov	ip, r4
 8001986:	2c00      	cmp	r4, #0
 8001988:	dd58      	ble.n	8001a3c <__aeabi_dsub+0x218>
 800198a:	2a00      	cmp	r2, #0
 800198c:	d100      	bne.n	8001990 <__aeabi_dsub+0x16c>
 800198e:	e09e      	b.n	8001ace <__aeabi_dsub+0x2aa>
 8001990:	4a71      	ldr	r2, [pc, #452]	; (8001b58 <__aeabi_dsub+0x334>)
 8001992:	4296      	cmp	r6, r2
 8001994:	d100      	bne.n	8001998 <__aeabi_dsub+0x174>
 8001996:	e13b      	b.n	8001c10 <__aeabi_dsub+0x3ec>
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	0412      	lsls	r2, r2, #16
 800199c:	4311      	orrs	r1, r2
 800199e:	4662      	mov	r2, ip
 80019a0:	2a38      	cmp	r2, #56	; 0x38
 80019a2:	dd00      	ble.n	80019a6 <__aeabi_dsub+0x182>
 80019a4:	e0c1      	b.n	8001b2a <__aeabi_dsub+0x306>
 80019a6:	2a1f      	cmp	r2, #31
 80019a8:	dc00      	bgt.n	80019ac <__aeabi_dsub+0x188>
 80019aa:	e1bb      	b.n	8001d24 <__aeabi_dsub+0x500>
 80019ac:	000c      	movs	r4, r1
 80019ae:	3a20      	subs	r2, #32
 80019b0:	40d4      	lsrs	r4, r2
 80019b2:	0022      	movs	r2, r4
 80019b4:	4664      	mov	r4, ip
 80019b6:	2c20      	cmp	r4, #32
 80019b8:	d004      	beq.n	80019c4 <__aeabi_dsub+0x1a0>
 80019ba:	2740      	movs	r7, #64	; 0x40
 80019bc:	1b3f      	subs	r7, r7, r4
 80019be:	40b9      	lsls	r1, r7
 80019c0:	4308      	orrs	r0, r1
 80019c2:	4680      	mov	r8, r0
 80019c4:	4644      	mov	r4, r8
 80019c6:	1e61      	subs	r1, r4, #1
 80019c8:	418c      	sbcs	r4, r1
 80019ca:	4314      	orrs	r4, r2
 80019cc:	e0b1      	b.n	8001b32 <__aeabi_dsub+0x30e>
 80019ce:	000c      	movs	r4, r1
 80019d0:	4304      	orrs	r4, r0
 80019d2:	d02a      	beq.n	8001a2a <__aeabi_dsub+0x206>
 80019d4:	46bb      	mov	fp, r7
 80019d6:	42bd      	cmp	r5, r7
 80019d8:	d02d      	beq.n	8001a36 <__aeabi_dsub+0x212>
 80019da:	4c61      	ldr	r4, [pc, #388]	; (8001b60 <__aeabi_dsub+0x33c>)
 80019dc:	46a4      	mov	ip, r4
 80019de:	44b4      	add	ip, r6
 80019e0:	4664      	mov	r4, ip
 80019e2:	2c00      	cmp	r4, #0
 80019e4:	d05c      	beq.n	8001aa0 <__aeabi_dsub+0x27c>
 80019e6:	1b94      	subs	r4, r2, r6
 80019e8:	46a4      	mov	ip, r4
 80019ea:	2e00      	cmp	r6, #0
 80019ec:	d000      	beq.n	80019f0 <__aeabi_dsub+0x1cc>
 80019ee:	e115      	b.n	8001c1c <__aeabi_dsub+0x3f8>
 80019f0:	464d      	mov	r5, r9
 80019f2:	431d      	orrs	r5, r3
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dsub+0x1d4>
 80019f6:	e1c3      	b.n	8001d80 <__aeabi_dsub+0x55c>
 80019f8:	1e65      	subs	r5, r4, #1
 80019fa:	2c01      	cmp	r4, #1
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dsub+0x1dc>
 80019fe:	e20c      	b.n	8001e1a <__aeabi_dsub+0x5f6>
 8001a00:	4e55      	ldr	r6, [pc, #340]	; (8001b58 <__aeabi_dsub+0x334>)
 8001a02:	42b4      	cmp	r4, r6
 8001a04:	d100      	bne.n	8001a08 <__aeabi_dsub+0x1e4>
 8001a06:	e1f8      	b.n	8001dfa <__aeabi_dsub+0x5d6>
 8001a08:	46ac      	mov	ip, r5
 8001a0a:	e10e      	b.n	8001c2a <__aeabi_dsub+0x406>
 8001a0c:	000a      	movs	r2, r1
 8001a0e:	4302      	orrs	r2, r0
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dsub+0x1f0>
 8001a12:	e136      	b.n	8001c82 <__aeabi_dsub+0x45e>
 8001a14:	0022      	movs	r2, r4
 8001a16:	3a01      	subs	r2, #1
 8001a18:	2c01      	cmp	r4, #1
 8001a1a:	d100      	bne.n	8001a1e <__aeabi_dsub+0x1fa>
 8001a1c:	e1c6      	b.n	8001dac <__aeabi_dsub+0x588>
 8001a1e:	4c4e      	ldr	r4, [pc, #312]	; (8001b58 <__aeabi_dsub+0x334>)
 8001a20:	45a4      	cmp	ip, r4
 8001a22:	d100      	bne.n	8001a26 <__aeabi_dsub+0x202>
 8001a24:	e0f4      	b.n	8001c10 <__aeabi_dsub+0x3ec>
 8001a26:	4694      	mov	ip, r2
 8001a28:	e731      	b.n	800188e <__aeabi_dsub+0x6a>
 8001a2a:	2401      	movs	r4, #1
 8001a2c:	4067      	eors	r7, r4
 8001a2e:	46bb      	mov	fp, r7
 8001a30:	42bd      	cmp	r5, r7
 8001a32:	d000      	beq.n	8001a36 <__aeabi_dsub+0x212>
 8001a34:	e71c      	b.n	8001870 <__aeabi_dsub+0x4c>
 8001a36:	4c4a      	ldr	r4, [pc, #296]	; (8001b60 <__aeabi_dsub+0x33c>)
 8001a38:	46a4      	mov	ip, r4
 8001a3a:	44b4      	add	ip, r6
 8001a3c:	4664      	mov	r4, ip
 8001a3e:	2c00      	cmp	r4, #0
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dsub+0x220>
 8001a42:	e0cf      	b.n	8001be4 <__aeabi_dsub+0x3c0>
 8001a44:	1b94      	subs	r4, r2, r6
 8001a46:	46a4      	mov	ip, r4
 8001a48:	2e00      	cmp	r6, #0
 8001a4a:	d100      	bne.n	8001a4e <__aeabi_dsub+0x22a>
 8001a4c:	e15c      	b.n	8001d08 <__aeabi_dsub+0x4e4>
 8001a4e:	4e42      	ldr	r6, [pc, #264]	; (8001b58 <__aeabi_dsub+0x334>)
 8001a50:	42b2      	cmp	r2, r6
 8001a52:	d100      	bne.n	8001a56 <__aeabi_dsub+0x232>
 8001a54:	e1ec      	b.n	8001e30 <__aeabi_dsub+0x60c>
 8001a56:	2680      	movs	r6, #128	; 0x80
 8001a58:	0436      	lsls	r6, r6, #16
 8001a5a:	4333      	orrs	r3, r6
 8001a5c:	4664      	mov	r4, ip
 8001a5e:	2c38      	cmp	r4, #56	; 0x38
 8001a60:	dd00      	ble.n	8001a64 <__aeabi_dsub+0x240>
 8001a62:	e1b3      	b.n	8001dcc <__aeabi_dsub+0x5a8>
 8001a64:	2c1f      	cmp	r4, #31
 8001a66:	dd00      	ble.n	8001a6a <__aeabi_dsub+0x246>
 8001a68:	e238      	b.n	8001edc <__aeabi_dsub+0x6b8>
 8001a6a:	2620      	movs	r6, #32
 8001a6c:	1b36      	subs	r6, r6, r4
 8001a6e:	001c      	movs	r4, r3
 8001a70:	40b4      	lsls	r4, r6
 8001a72:	464f      	mov	r7, r9
 8001a74:	46a0      	mov	r8, r4
 8001a76:	4664      	mov	r4, ip
 8001a78:	40e7      	lsrs	r7, r4
 8001a7a:	4644      	mov	r4, r8
 8001a7c:	433c      	orrs	r4, r7
 8001a7e:	464f      	mov	r7, r9
 8001a80:	40b7      	lsls	r7, r6
 8001a82:	003e      	movs	r6, r7
 8001a84:	1e77      	subs	r7, r6, #1
 8001a86:	41be      	sbcs	r6, r7
 8001a88:	4334      	orrs	r4, r6
 8001a8a:	4666      	mov	r6, ip
 8001a8c:	40f3      	lsrs	r3, r6
 8001a8e:	18c9      	adds	r1, r1, r3
 8001a90:	1824      	adds	r4, r4, r0
 8001a92:	4284      	cmp	r4, r0
 8001a94:	419b      	sbcs	r3, r3
 8001a96:	425b      	negs	r3, r3
 8001a98:	4698      	mov	r8, r3
 8001a9a:	0016      	movs	r6, r2
 8001a9c:	4488      	add	r8, r1
 8001a9e:	e04e      	b.n	8001b3e <__aeabi_dsub+0x31a>
 8001aa0:	4a30      	ldr	r2, [pc, #192]	; (8001b64 <__aeabi_dsub+0x340>)
 8001aa2:	1c74      	adds	r4, r6, #1
 8001aa4:	4214      	tst	r4, r2
 8001aa6:	d000      	beq.n	8001aaa <__aeabi_dsub+0x286>
 8001aa8:	e0d6      	b.n	8001c58 <__aeabi_dsub+0x434>
 8001aaa:	464a      	mov	r2, r9
 8001aac:	431a      	orrs	r2, r3
 8001aae:	2e00      	cmp	r6, #0
 8001ab0:	d000      	beq.n	8001ab4 <__aeabi_dsub+0x290>
 8001ab2:	e15b      	b.n	8001d6c <__aeabi_dsub+0x548>
 8001ab4:	2a00      	cmp	r2, #0
 8001ab6:	d100      	bne.n	8001aba <__aeabi_dsub+0x296>
 8001ab8:	e1a5      	b.n	8001e06 <__aeabi_dsub+0x5e2>
 8001aba:	000a      	movs	r2, r1
 8001abc:	4302      	orrs	r2, r0
 8001abe:	d000      	beq.n	8001ac2 <__aeabi_dsub+0x29e>
 8001ac0:	e1bb      	b.n	8001e3a <__aeabi_dsub+0x616>
 8001ac2:	464a      	mov	r2, r9
 8001ac4:	0759      	lsls	r1, r3, #29
 8001ac6:	08d2      	lsrs	r2, r2, #3
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	08db      	lsrs	r3, r3, #3
 8001acc:	e027      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001ace:	000a      	movs	r2, r1
 8001ad0:	4302      	orrs	r2, r0
 8001ad2:	d100      	bne.n	8001ad6 <__aeabi_dsub+0x2b2>
 8001ad4:	e174      	b.n	8001dc0 <__aeabi_dsub+0x59c>
 8001ad6:	0022      	movs	r2, r4
 8001ad8:	3a01      	subs	r2, #1
 8001ada:	2c01      	cmp	r4, #1
 8001adc:	d005      	beq.n	8001aea <__aeabi_dsub+0x2c6>
 8001ade:	4c1e      	ldr	r4, [pc, #120]	; (8001b58 <__aeabi_dsub+0x334>)
 8001ae0:	45a4      	cmp	ip, r4
 8001ae2:	d100      	bne.n	8001ae6 <__aeabi_dsub+0x2c2>
 8001ae4:	e094      	b.n	8001c10 <__aeabi_dsub+0x3ec>
 8001ae6:	4694      	mov	ip, r2
 8001ae8:	e759      	b.n	800199e <__aeabi_dsub+0x17a>
 8001aea:	4448      	add	r0, r9
 8001aec:	4548      	cmp	r0, r9
 8001aee:	4192      	sbcs	r2, r2
 8001af0:	185b      	adds	r3, r3, r1
 8001af2:	4698      	mov	r8, r3
 8001af4:	0004      	movs	r4, r0
 8001af6:	4252      	negs	r2, r2
 8001af8:	4490      	add	r8, r2
 8001afa:	4643      	mov	r3, r8
 8001afc:	2602      	movs	r6, #2
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	d500      	bpl.n	8001b04 <__aeabi_dsub+0x2e0>
 8001b02:	e0c4      	b.n	8001c8e <__aeabi_dsub+0x46a>
 8001b04:	3e01      	subs	r6, #1
 8001b06:	0763      	lsls	r3, r4, #29
 8001b08:	d000      	beq.n	8001b0c <__aeabi_dsub+0x2e8>
 8001b0a:	e711      	b.n	8001930 <__aeabi_dsub+0x10c>
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	46b4      	mov	ip, r6
 8001b10:	0759      	lsls	r1, r3, #29
 8001b12:	08e2      	lsrs	r2, r4, #3
 8001b14:	430a      	orrs	r2, r1
 8001b16:	08db      	lsrs	r3, r3, #3
 8001b18:	490f      	ldr	r1, [pc, #60]	; (8001b58 <__aeabi_dsub+0x334>)
 8001b1a:	458c      	cmp	ip, r1
 8001b1c:	d040      	beq.n	8001ba0 <__aeabi_dsub+0x37c>
 8001b1e:	4661      	mov	r1, ip
 8001b20:	031b      	lsls	r3, r3, #12
 8001b22:	0549      	lsls	r1, r1, #21
 8001b24:	0b1b      	lsrs	r3, r3, #12
 8001b26:	0d49      	lsrs	r1, r1, #21
 8001b28:	e720      	b.n	800196c <__aeabi_dsub+0x148>
 8001b2a:	4301      	orrs	r1, r0
 8001b2c:	000c      	movs	r4, r1
 8001b2e:	1e61      	subs	r1, r4, #1
 8001b30:	418c      	sbcs	r4, r1
 8001b32:	444c      	add	r4, r9
 8001b34:	454c      	cmp	r4, r9
 8001b36:	4192      	sbcs	r2, r2
 8001b38:	4252      	negs	r2, r2
 8001b3a:	4690      	mov	r8, r2
 8001b3c:	4498      	add	r8, r3
 8001b3e:	4643      	mov	r3, r8
 8001b40:	021b      	lsls	r3, r3, #8
 8001b42:	d5e0      	bpl.n	8001b06 <__aeabi_dsub+0x2e2>
 8001b44:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <__aeabi_dsub+0x334>)
 8001b46:	3601      	adds	r6, #1
 8001b48:	429e      	cmp	r6, r3
 8001b4a:	d000      	beq.n	8001b4e <__aeabi_dsub+0x32a>
 8001b4c:	e09f      	b.n	8001c8e <__aeabi_dsub+0x46a>
 8001b4e:	0031      	movs	r1, r6
 8001b50:	2300      	movs	r3, #0
 8001b52:	2200      	movs	r2, #0
 8001b54:	e70a      	b.n	800196c <__aeabi_dsub+0x148>
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	000007ff 	.word	0x000007ff
 8001b5c:	ff7fffff 	.word	0xff7fffff
 8001b60:	fffff801 	.word	0xfffff801
 8001b64:	000007fe 	.word	0x000007fe
 8001b68:	2a00      	cmp	r2, #0
 8001b6a:	d100      	bne.n	8001b6e <__aeabi_dsub+0x34a>
 8001b6c:	e160      	b.n	8001e30 <__aeabi_dsub+0x60c>
 8001b6e:	000a      	movs	r2, r1
 8001b70:	4302      	orrs	r2, r0
 8001b72:	d04d      	beq.n	8001c10 <__aeabi_dsub+0x3ec>
 8001b74:	464a      	mov	r2, r9
 8001b76:	075c      	lsls	r4, r3, #29
 8001b78:	08d2      	lsrs	r2, r2, #3
 8001b7a:	4322      	orrs	r2, r4
 8001b7c:	2480      	movs	r4, #128	; 0x80
 8001b7e:	08db      	lsrs	r3, r3, #3
 8001b80:	0324      	lsls	r4, r4, #12
 8001b82:	4223      	tst	r3, r4
 8001b84:	d007      	beq.n	8001b96 <__aeabi_dsub+0x372>
 8001b86:	08ce      	lsrs	r6, r1, #3
 8001b88:	4226      	tst	r6, r4
 8001b8a:	d104      	bne.n	8001b96 <__aeabi_dsub+0x372>
 8001b8c:	465d      	mov	r5, fp
 8001b8e:	0033      	movs	r3, r6
 8001b90:	08c2      	lsrs	r2, r0, #3
 8001b92:	0749      	lsls	r1, r1, #29
 8001b94:	430a      	orrs	r2, r1
 8001b96:	0f51      	lsrs	r1, r2, #29
 8001b98:	00d2      	lsls	r2, r2, #3
 8001b9a:	08d2      	lsrs	r2, r2, #3
 8001b9c:	0749      	lsls	r1, r1, #29
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	0011      	movs	r1, r2
 8001ba2:	4319      	orrs	r1, r3
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dsub+0x384>
 8001ba6:	e1c8      	b.n	8001f3a <__aeabi_dsub+0x716>
 8001ba8:	2180      	movs	r1, #128	; 0x80
 8001baa:	0309      	lsls	r1, r1, #12
 8001bac:	430b      	orrs	r3, r1
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	49d5      	ldr	r1, [pc, #852]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001bb2:	0b1b      	lsrs	r3, r3, #12
 8001bb4:	e6da      	b.n	800196c <__aeabi_dsub+0x148>
 8001bb6:	49d5      	ldr	r1, [pc, #852]	; (8001f0c <__aeabi_dsub+0x6e8>)
 8001bb8:	1ab6      	subs	r6, r6, r2
 8001bba:	400b      	ands	r3, r1
 8001bbc:	4698      	mov	r8, r3
 8001bbe:	e6b5      	b.n	800192c <__aeabi_dsub+0x108>
 8001bc0:	0020      	movs	r0, r4
 8001bc2:	f000 fa4d 	bl	8002060 <__clzsi2>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	3218      	adds	r2, #24
 8001bca:	2a1f      	cmp	r2, #31
 8001bcc:	dc00      	bgt.n	8001bd0 <__aeabi_dsub+0x3ac>
 8001bce:	e68f      	b.n	80018f0 <__aeabi_dsub+0xcc>
 8001bd0:	0023      	movs	r3, r4
 8001bd2:	3808      	subs	r0, #8
 8001bd4:	4083      	lsls	r3, r0
 8001bd6:	2400      	movs	r4, #0
 8001bd8:	e692      	b.n	8001900 <__aeabi_dsub+0xdc>
 8001bda:	4308      	orrs	r0, r1
 8001bdc:	0002      	movs	r2, r0
 8001bde:	1e50      	subs	r0, r2, #1
 8001be0:	4182      	sbcs	r2, r0
 8001be2:	e66d      	b.n	80018c0 <__aeabi_dsub+0x9c>
 8001be4:	4cca      	ldr	r4, [pc, #808]	; (8001f10 <__aeabi_dsub+0x6ec>)
 8001be6:	1c72      	adds	r2, r6, #1
 8001be8:	4222      	tst	r2, r4
 8001bea:	d000      	beq.n	8001bee <__aeabi_dsub+0x3ca>
 8001bec:	e0ad      	b.n	8001d4a <__aeabi_dsub+0x526>
 8001bee:	464a      	mov	r2, r9
 8001bf0:	431a      	orrs	r2, r3
 8001bf2:	2e00      	cmp	r6, #0
 8001bf4:	d1b8      	bne.n	8001b68 <__aeabi_dsub+0x344>
 8001bf6:	2a00      	cmp	r2, #0
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dsub+0x3d8>
 8001bfa:	e158      	b.n	8001eae <__aeabi_dsub+0x68a>
 8001bfc:	000a      	movs	r2, r1
 8001bfe:	4302      	orrs	r2, r0
 8001c00:	d000      	beq.n	8001c04 <__aeabi_dsub+0x3e0>
 8001c02:	e159      	b.n	8001eb8 <__aeabi_dsub+0x694>
 8001c04:	464a      	mov	r2, r9
 8001c06:	0759      	lsls	r1, r3, #29
 8001c08:	08d2      	lsrs	r2, r2, #3
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	08db      	lsrs	r3, r3, #3
 8001c0e:	e786      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001c10:	464a      	mov	r2, r9
 8001c12:	0759      	lsls	r1, r3, #29
 8001c14:	08d2      	lsrs	r2, r2, #3
 8001c16:	430a      	orrs	r2, r1
 8001c18:	08db      	lsrs	r3, r3, #3
 8001c1a:	e7c1      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001c1c:	4dba      	ldr	r5, [pc, #744]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001c1e:	42aa      	cmp	r2, r5
 8001c20:	d100      	bne.n	8001c24 <__aeabi_dsub+0x400>
 8001c22:	e11e      	b.n	8001e62 <__aeabi_dsub+0x63e>
 8001c24:	2580      	movs	r5, #128	; 0x80
 8001c26:	042d      	lsls	r5, r5, #16
 8001c28:	432b      	orrs	r3, r5
 8001c2a:	4664      	mov	r4, ip
 8001c2c:	2c38      	cmp	r4, #56	; 0x38
 8001c2e:	dc5d      	bgt.n	8001cec <__aeabi_dsub+0x4c8>
 8001c30:	2c1f      	cmp	r4, #31
 8001c32:	dd00      	ble.n	8001c36 <__aeabi_dsub+0x412>
 8001c34:	e0d0      	b.n	8001dd8 <__aeabi_dsub+0x5b4>
 8001c36:	2520      	movs	r5, #32
 8001c38:	4667      	mov	r7, ip
 8001c3a:	1b2d      	subs	r5, r5, r4
 8001c3c:	464e      	mov	r6, r9
 8001c3e:	001c      	movs	r4, r3
 8001c40:	40fe      	lsrs	r6, r7
 8001c42:	40ac      	lsls	r4, r5
 8001c44:	4334      	orrs	r4, r6
 8001c46:	464e      	mov	r6, r9
 8001c48:	40ae      	lsls	r6, r5
 8001c4a:	0035      	movs	r5, r6
 8001c4c:	40fb      	lsrs	r3, r7
 8001c4e:	1e6e      	subs	r6, r5, #1
 8001c50:	41b5      	sbcs	r5, r6
 8001c52:	1ac9      	subs	r1, r1, r3
 8001c54:	432c      	orrs	r4, r5
 8001c56:	e04e      	b.n	8001cf6 <__aeabi_dsub+0x4d2>
 8001c58:	464a      	mov	r2, r9
 8001c5a:	1a14      	subs	r4, r2, r0
 8001c5c:	45a1      	cmp	r9, r4
 8001c5e:	4192      	sbcs	r2, r2
 8001c60:	4252      	negs	r2, r2
 8001c62:	4690      	mov	r8, r2
 8001c64:	1a5f      	subs	r7, r3, r1
 8001c66:	003a      	movs	r2, r7
 8001c68:	4647      	mov	r7, r8
 8001c6a:	1bd2      	subs	r2, r2, r7
 8001c6c:	4690      	mov	r8, r2
 8001c6e:	0212      	lsls	r2, r2, #8
 8001c70:	d500      	bpl.n	8001c74 <__aeabi_dsub+0x450>
 8001c72:	e08b      	b.n	8001d8c <__aeabi_dsub+0x568>
 8001c74:	4642      	mov	r2, r8
 8001c76:	4322      	orrs	r2, r4
 8001c78:	d000      	beq.n	8001c7c <__aeabi_dsub+0x458>
 8001c7a:	e630      	b.n	80018de <__aeabi_dsub+0xba>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	2500      	movs	r5, #0
 8001c80:	e74d      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001c82:	464a      	mov	r2, r9
 8001c84:	0759      	lsls	r1, r3, #29
 8001c86:	08d2      	lsrs	r2, r2, #3
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	08db      	lsrs	r3, r3, #3
 8001c8c:	e744      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001c8e:	4642      	mov	r2, r8
 8001c90:	4b9e      	ldr	r3, [pc, #632]	; (8001f0c <__aeabi_dsub+0x6e8>)
 8001c92:	0861      	lsrs	r1, r4, #1
 8001c94:	401a      	ands	r2, r3
 8001c96:	0013      	movs	r3, r2
 8001c98:	2201      	movs	r2, #1
 8001c9a:	4014      	ands	r4, r2
 8001c9c:	430c      	orrs	r4, r1
 8001c9e:	07da      	lsls	r2, r3, #31
 8001ca0:	085b      	lsrs	r3, r3, #1
 8001ca2:	4698      	mov	r8, r3
 8001ca4:	4314      	orrs	r4, r2
 8001ca6:	e641      	b.n	800192c <__aeabi_dsub+0x108>
 8001ca8:	001a      	movs	r2, r3
 8001caa:	3e1f      	subs	r6, #31
 8001cac:	40f2      	lsrs	r2, r6
 8001cae:	0016      	movs	r6, r2
 8001cb0:	2920      	cmp	r1, #32
 8001cb2:	d003      	beq.n	8001cbc <__aeabi_dsub+0x498>
 8001cb4:	2240      	movs	r2, #64	; 0x40
 8001cb6:	1a51      	subs	r1, r2, r1
 8001cb8:	408b      	lsls	r3, r1
 8001cba:	431c      	orrs	r4, r3
 8001cbc:	1e62      	subs	r2, r4, #1
 8001cbe:	4194      	sbcs	r4, r2
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	4334      	orrs	r4, r6
 8001cc4:	4698      	mov	r8, r3
 8001cc6:	2600      	movs	r6, #0
 8001cc8:	e71d      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001cca:	000c      	movs	r4, r1
 8001ccc:	3a20      	subs	r2, #32
 8001cce:	40d4      	lsrs	r4, r2
 8001cd0:	0022      	movs	r2, r4
 8001cd2:	4664      	mov	r4, ip
 8001cd4:	2c20      	cmp	r4, #32
 8001cd6:	d004      	beq.n	8001ce2 <__aeabi_dsub+0x4be>
 8001cd8:	2740      	movs	r7, #64	; 0x40
 8001cda:	1b3f      	subs	r7, r7, r4
 8001cdc:	40b9      	lsls	r1, r7
 8001cde:	4308      	orrs	r0, r1
 8001ce0:	4680      	mov	r8, r0
 8001ce2:	4644      	mov	r4, r8
 8001ce4:	1e61      	subs	r1, r4, #1
 8001ce6:	418c      	sbcs	r4, r1
 8001ce8:	4322      	orrs	r2, r4
 8001cea:	e5e9      	b.n	80018c0 <__aeabi_dsub+0x9c>
 8001cec:	464c      	mov	r4, r9
 8001cee:	4323      	orrs	r3, r4
 8001cf0:	001c      	movs	r4, r3
 8001cf2:	1e63      	subs	r3, r4, #1
 8001cf4:	419c      	sbcs	r4, r3
 8001cf6:	1b04      	subs	r4, r0, r4
 8001cf8:	42a0      	cmp	r0, r4
 8001cfa:	419b      	sbcs	r3, r3
 8001cfc:	425b      	negs	r3, r3
 8001cfe:	1acb      	subs	r3, r1, r3
 8001d00:	4698      	mov	r8, r3
 8001d02:	465d      	mov	r5, fp
 8001d04:	0016      	movs	r6, r2
 8001d06:	e5e2      	b.n	80018ce <__aeabi_dsub+0xaa>
 8001d08:	464e      	mov	r6, r9
 8001d0a:	431e      	orrs	r6, r3
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_dsub+0x4ec>
 8001d0e:	e0ae      	b.n	8001e6e <__aeabi_dsub+0x64a>
 8001d10:	1e66      	subs	r6, r4, #1
 8001d12:	2c01      	cmp	r4, #1
 8001d14:	d100      	bne.n	8001d18 <__aeabi_dsub+0x4f4>
 8001d16:	e0fd      	b.n	8001f14 <__aeabi_dsub+0x6f0>
 8001d18:	4f7b      	ldr	r7, [pc, #492]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001d1a:	42bc      	cmp	r4, r7
 8001d1c:	d100      	bne.n	8001d20 <__aeabi_dsub+0x4fc>
 8001d1e:	e107      	b.n	8001f30 <__aeabi_dsub+0x70c>
 8001d20:	46b4      	mov	ip, r6
 8001d22:	e69b      	b.n	8001a5c <__aeabi_dsub+0x238>
 8001d24:	4664      	mov	r4, ip
 8001d26:	2220      	movs	r2, #32
 8001d28:	1b12      	subs	r2, r2, r4
 8001d2a:	000c      	movs	r4, r1
 8001d2c:	4094      	lsls	r4, r2
 8001d2e:	0007      	movs	r7, r0
 8001d30:	4090      	lsls	r0, r2
 8001d32:	46a0      	mov	r8, r4
 8001d34:	4664      	mov	r4, ip
 8001d36:	1e42      	subs	r2, r0, #1
 8001d38:	4190      	sbcs	r0, r2
 8001d3a:	4662      	mov	r2, ip
 8001d3c:	40e7      	lsrs	r7, r4
 8001d3e:	4644      	mov	r4, r8
 8001d40:	40d1      	lsrs	r1, r2
 8001d42:	433c      	orrs	r4, r7
 8001d44:	4304      	orrs	r4, r0
 8001d46:	185b      	adds	r3, r3, r1
 8001d48:	e6f3      	b.n	8001b32 <__aeabi_dsub+0x30e>
 8001d4a:	4c6f      	ldr	r4, [pc, #444]	; (8001f08 <__aeabi_dsub+0x6e4>)
 8001d4c:	42a2      	cmp	r2, r4
 8001d4e:	d100      	bne.n	8001d52 <__aeabi_dsub+0x52e>
 8001d50:	e0d5      	b.n	8001efe <__aeabi_dsub+0x6da>
 8001d52:	4448      	add	r0, r9
 8001d54:	185b      	adds	r3, r3, r1
 8001d56:	4548      	cmp	r0, r9
 8001d58:	4189      	sbcs	r1, r1
 8001d5a:	4249      	negs	r1, r1
 8001d5c:	185b      	adds	r3, r3, r1
 8001d5e:	07dc      	lsls	r4, r3, #31
 8001d60:	0840      	lsrs	r0, r0, #1
 8001d62:	085b      	lsrs	r3, r3, #1
 8001d64:	4698      	mov	r8, r3
 8001d66:	0016      	movs	r6, r2
 8001d68:	4304      	orrs	r4, r0
 8001d6a:	e6cc      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001d6c:	2a00      	cmp	r2, #0
 8001d6e:	d000      	beq.n	8001d72 <__aeabi_dsub+0x54e>
 8001d70:	e082      	b.n	8001e78 <__aeabi_dsub+0x654>
 8001d72:	000a      	movs	r2, r1
 8001d74:	4302      	orrs	r2, r0
 8001d76:	d140      	bne.n	8001dfa <__aeabi_dsub+0x5d6>
 8001d78:	2380      	movs	r3, #128	; 0x80
 8001d7a:	2500      	movs	r5, #0
 8001d7c:	031b      	lsls	r3, r3, #12
 8001d7e:	e713      	b.n	8001ba8 <__aeabi_dsub+0x384>
 8001d80:	074b      	lsls	r3, r1, #29
 8001d82:	08c2      	lsrs	r2, r0, #3
 8001d84:	431a      	orrs	r2, r3
 8001d86:	465d      	mov	r5, fp
 8001d88:	08cb      	lsrs	r3, r1, #3
 8001d8a:	e6c5      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001d8c:	464a      	mov	r2, r9
 8001d8e:	1a84      	subs	r4, r0, r2
 8001d90:	42a0      	cmp	r0, r4
 8001d92:	4192      	sbcs	r2, r2
 8001d94:	1acb      	subs	r3, r1, r3
 8001d96:	4252      	negs	r2, r2
 8001d98:	1a9b      	subs	r3, r3, r2
 8001d9a:	4698      	mov	r8, r3
 8001d9c:	465d      	mov	r5, fp
 8001d9e:	e59e      	b.n	80018de <__aeabi_dsub+0xba>
 8001da0:	464a      	mov	r2, r9
 8001da2:	0759      	lsls	r1, r3, #29
 8001da4:	08d2      	lsrs	r2, r2, #3
 8001da6:	430a      	orrs	r2, r1
 8001da8:	08db      	lsrs	r3, r3, #3
 8001daa:	e6f9      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001dac:	464a      	mov	r2, r9
 8001dae:	1a14      	subs	r4, r2, r0
 8001db0:	45a1      	cmp	r9, r4
 8001db2:	4192      	sbcs	r2, r2
 8001db4:	1a5b      	subs	r3, r3, r1
 8001db6:	4252      	negs	r2, r2
 8001db8:	1a9b      	subs	r3, r3, r2
 8001dba:	4698      	mov	r8, r3
 8001dbc:	2601      	movs	r6, #1
 8001dbe:	e586      	b.n	80018ce <__aeabi_dsub+0xaa>
 8001dc0:	464a      	mov	r2, r9
 8001dc2:	0759      	lsls	r1, r3, #29
 8001dc4:	08d2      	lsrs	r2, r2, #3
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	08db      	lsrs	r3, r3, #3
 8001dca:	e6a5      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	4323      	orrs	r3, r4
 8001dd0:	001c      	movs	r4, r3
 8001dd2:	1e63      	subs	r3, r4, #1
 8001dd4:	419c      	sbcs	r4, r3
 8001dd6:	e65b      	b.n	8001a90 <__aeabi_dsub+0x26c>
 8001dd8:	4665      	mov	r5, ip
 8001dda:	001e      	movs	r6, r3
 8001ddc:	3d20      	subs	r5, #32
 8001dde:	40ee      	lsrs	r6, r5
 8001de0:	2c20      	cmp	r4, #32
 8001de2:	d005      	beq.n	8001df0 <__aeabi_dsub+0x5cc>
 8001de4:	2540      	movs	r5, #64	; 0x40
 8001de6:	1b2d      	subs	r5, r5, r4
 8001de8:	40ab      	lsls	r3, r5
 8001dea:	464c      	mov	r4, r9
 8001dec:	431c      	orrs	r4, r3
 8001dee:	46a2      	mov	sl, r4
 8001df0:	4654      	mov	r4, sl
 8001df2:	1e63      	subs	r3, r4, #1
 8001df4:	419c      	sbcs	r4, r3
 8001df6:	4334      	orrs	r4, r6
 8001df8:	e77d      	b.n	8001cf6 <__aeabi_dsub+0x4d2>
 8001dfa:	074b      	lsls	r3, r1, #29
 8001dfc:	08c2      	lsrs	r2, r0, #3
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	465d      	mov	r5, fp
 8001e02:	08cb      	lsrs	r3, r1, #3
 8001e04:	e6cc      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001e06:	000a      	movs	r2, r1
 8001e08:	4302      	orrs	r2, r0
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x5ea>
 8001e0c:	e736      	b.n	8001c7c <__aeabi_dsub+0x458>
 8001e0e:	074b      	lsls	r3, r1, #29
 8001e10:	08c2      	lsrs	r2, r0, #3
 8001e12:	431a      	orrs	r2, r3
 8001e14:	465d      	mov	r5, fp
 8001e16:	08cb      	lsrs	r3, r1, #3
 8001e18:	e681      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001e1a:	464a      	mov	r2, r9
 8001e1c:	1a84      	subs	r4, r0, r2
 8001e1e:	42a0      	cmp	r0, r4
 8001e20:	4192      	sbcs	r2, r2
 8001e22:	1acb      	subs	r3, r1, r3
 8001e24:	4252      	negs	r2, r2
 8001e26:	1a9b      	subs	r3, r3, r2
 8001e28:	4698      	mov	r8, r3
 8001e2a:	465d      	mov	r5, fp
 8001e2c:	2601      	movs	r6, #1
 8001e2e:	e54e      	b.n	80018ce <__aeabi_dsub+0xaa>
 8001e30:	074b      	lsls	r3, r1, #29
 8001e32:	08c2      	lsrs	r2, r0, #3
 8001e34:	431a      	orrs	r2, r3
 8001e36:	08cb      	lsrs	r3, r1, #3
 8001e38:	e6b2      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001e3a:	464a      	mov	r2, r9
 8001e3c:	1a14      	subs	r4, r2, r0
 8001e3e:	45a1      	cmp	r9, r4
 8001e40:	4192      	sbcs	r2, r2
 8001e42:	1a5f      	subs	r7, r3, r1
 8001e44:	4252      	negs	r2, r2
 8001e46:	1aba      	subs	r2, r7, r2
 8001e48:	4690      	mov	r8, r2
 8001e4a:	0212      	lsls	r2, r2, #8
 8001e4c:	d56b      	bpl.n	8001f26 <__aeabi_dsub+0x702>
 8001e4e:	464a      	mov	r2, r9
 8001e50:	1a84      	subs	r4, r0, r2
 8001e52:	42a0      	cmp	r0, r4
 8001e54:	4192      	sbcs	r2, r2
 8001e56:	1acb      	subs	r3, r1, r3
 8001e58:	4252      	negs	r2, r2
 8001e5a:	1a9b      	subs	r3, r3, r2
 8001e5c:	4698      	mov	r8, r3
 8001e5e:	465d      	mov	r5, fp
 8001e60:	e564      	b.n	800192c <__aeabi_dsub+0x108>
 8001e62:	074b      	lsls	r3, r1, #29
 8001e64:	08c2      	lsrs	r2, r0, #3
 8001e66:	431a      	orrs	r2, r3
 8001e68:	465d      	mov	r5, fp
 8001e6a:	08cb      	lsrs	r3, r1, #3
 8001e6c:	e698      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001e6e:	074b      	lsls	r3, r1, #29
 8001e70:	08c2      	lsrs	r2, r0, #3
 8001e72:	431a      	orrs	r2, r3
 8001e74:	08cb      	lsrs	r3, r1, #3
 8001e76:	e64f      	b.n	8001b18 <__aeabi_dsub+0x2f4>
 8001e78:	000a      	movs	r2, r1
 8001e7a:	4302      	orrs	r2, r0
 8001e7c:	d090      	beq.n	8001da0 <__aeabi_dsub+0x57c>
 8001e7e:	464a      	mov	r2, r9
 8001e80:	075c      	lsls	r4, r3, #29
 8001e82:	08d2      	lsrs	r2, r2, #3
 8001e84:	4314      	orrs	r4, r2
 8001e86:	2280      	movs	r2, #128	; 0x80
 8001e88:	08db      	lsrs	r3, r3, #3
 8001e8a:	0312      	lsls	r2, r2, #12
 8001e8c:	4213      	tst	r3, r2
 8001e8e:	d008      	beq.n	8001ea2 <__aeabi_dsub+0x67e>
 8001e90:	08ce      	lsrs	r6, r1, #3
 8001e92:	4216      	tst	r6, r2
 8001e94:	d105      	bne.n	8001ea2 <__aeabi_dsub+0x67e>
 8001e96:	08c0      	lsrs	r0, r0, #3
 8001e98:	0749      	lsls	r1, r1, #29
 8001e9a:	4308      	orrs	r0, r1
 8001e9c:	0004      	movs	r4, r0
 8001e9e:	465d      	mov	r5, fp
 8001ea0:	0033      	movs	r3, r6
 8001ea2:	0f61      	lsrs	r1, r4, #29
 8001ea4:	00e2      	lsls	r2, r4, #3
 8001ea6:	0749      	lsls	r1, r1, #29
 8001ea8:	08d2      	lsrs	r2, r2, #3
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	e678      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001eae:	074b      	lsls	r3, r1, #29
 8001eb0:	08c2      	lsrs	r2, r0, #3
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	08cb      	lsrs	r3, r1, #3
 8001eb6:	e632      	b.n	8001b1e <__aeabi_dsub+0x2fa>
 8001eb8:	4448      	add	r0, r9
 8001eba:	185b      	adds	r3, r3, r1
 8001ebc:	4548      	cmp	r0, r9
 8001ebe:	4192      	sbcs	r2, r2
 8001ec0:	4698      	mov	r8, r3
 8001ec2:	4252      	negs	r2, r2
 8001ec4:	4490      	add	r8, r2
 8001ec6:	4643      	mov	r3, r8
 8001ec8:	0004      	movs	r4, r0
 8001eca:	021b      	lsls	r3, r3, #8
 8001ecc:	d400      	bmi.n	8001ed0 <__aeabi_dsub+0x6ac>
 8001ece:	e61a      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001ed0:	4642      	mov	r2, r8
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <__aeabi_dsub+0x6e8>)
 8001ed4:	2601      	movs	r6, #1
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	4690      	mov	r8, r2
 8001eda:	e614      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001edc:	4666      	mov	r6, ip
 8001ede:	001f      	movs	r7, r3
 8001ee0:	3e20      	subs	r6, #32
 8001ee2:	40f7      	lsrs	r7, r6
 8001ee4:	2c20      	cmp	r4, #32
 8001ee6:	d005      	beq.n	8001ef4 <__aeabi_dsub+0x6d0>
 8001ee8:	2640      	movs	r6, #64	; 0x40
 8001eea:	1b36      	subs	r6, r6, r4
 8001eec:	40b3      	lsls	r3, r6
 8001eee:	464c      	mov	r4, r9
 8001ef0:	431c      	orrs	r4, r3
 8001ef2:	46a2      	mov	sl, r4
 8001ef4:	4654      	mov	r4, sl
 8001ef6:	1e63      	subs	r3, r4, #1
 8001ef8:	419c      	sbcs	r4, r3
 8001efa:	433c      	orrs	r4, r7
 8001efc:	e5c8      	b.n	8001a90 <__aeabi_dsub+0x26c>
 8001efe:	0011      	movs	r1, r2
 8001f00:	2300      	movs	r3, #0
 8001f02:	2200      	movs	r2, #0
 8001f04:	e532      	b.n	800196c <__aeabi_dsub+0x148>
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	000007ff 	.word	0x000007ff
 8001f0c:	ff7fffff 	.word	0xff7fffff
 8001f10:	000007fe 	.word	0x000007fe
 8001f14:	464a      	mov	r2, r9
 8001f16:	1814      	adds	r4, r2, r0
 8001f18:	4284      	cmp	r4, r0
 8001f1a:	4192      	sbcs	r2, r2
 8001f1c:	185b      	adds	r3, r3, r1
 8001f1e:	4698      	mov	r8, r3
 8001f20:	4252      	negs	r2, r2
 8001f22:	4490      	add	r8, r2
 8001f24:	e5e9      	b.n	8001afa <__aeabi_dsub+0x2d6>
 8001f26:	4642      	mov	r2, r8
 8001f28:	4322      	orrs	r2, r4
 8001f2a:	d100      	bne.n	8001f2e <__aeabi_dsub+0x70a>
 8001f2c:	e6a6      	b.n	8001c7c <__aeabi_dsub+0x458>
 8001f2e:	e5ea      	b.n	8001b06 <__aeabi_dsub+0x2e2>
 8001f30:	074b      	lsls	r3, r1, #29
 8001f32:	08c2      	lsrs	r2, r0, #3
 8001f34:	431a      	orrs	r2, r3
 8001f36:	08cb      	lsrs	r3, r1, #3
 8001f38:	e632      	b.n	8001ba0 <__aeabi_dsub+0x37c>
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	4901      	ldr	r1, [pc, #4]	; (8001f44 <__aeabi_dsub+0x720>)
 8001f3e:	0013      	movs	r3, r2
 8001f40:	e514      	b.n	800196c <__aeabi_dsub+0x148>
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	000007ff 	.word	0x000007ff

08001f48 <__aeabi_d2iz>:
 8001f48:	000a      	movs	r2, r1
 8001f4a:	b530      	push	{r4, r5, lr}
 8001f4c:	4c13      	ldr	r4, [pc, #76]	; (8001f9c <__aeabi_d2iz+0x54>)
 8001f4e:	0053      	lsls	r3, r2, #1
 8001f50:	0309      	lsls	r1, r1, #12
 8001f52:	0005      	movs	r5, r0
 8001f54:	0b09      	lsrs	r1, r1, #12
 8001f56:	2000      	movs	r0, #0
 8001f58:	0d5b      	lsrs	r3, r3, #21
 8001f5a:	0fd2      	lsrs	r2, r2, #31
 8001f5c:	42a3      	cmp	r3, r4
 8001f5e:	dd04      	ble.n	8001f6a <__aeabi_d2iz+0x22>
 8001f60:	480f      	ldr	r0, [pc, #60]	; (8001fa0 <__aeabi_d2iz+0x58>)
 8001f62:	4283      	cmp	r3, r0
 8001f64:	dd02      	ble.n	8001f6c <__aeabi_d2iz+0x24>
 8001f66:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <__aeabi_d2iz+0x5c>)
 8001f68:	18d0      	adds	r0, r2, r3
 8001f6a:	bd30      	pop	{r4, r5, pc}
 8001f6c:	2080      	movs	r0, #128	; 0x80
 8001f6e:	0340      	lsls	r0, r0, #13
 8001f70:	4301      	orrs	r1, r0
 8001f72:	480d      	ldr	r0, [pc, #52]	; (8001fa8 <__aeabi_d2iz+0x60>)
 8001f74:	1ac0      	subs	r0, r0, r3
 8001f76:	281f      	cmp	r0, #31
 8001f78:	dd08      	ble.n	8001f8c <__aeabi_d2iz+0x44>
 8001f7a:	480c      	ldr	r0, [pc, #48]	; (8001fac <__aeabi_d2iz+0x64>)
 8001f7c:	1ac3      	subs	r3, r0, r3
 8001f7e:	40d9      	lsrs	r1, r3
 8001f80:	000b      	movs	r3, r1
 8001f82:	4258      	negs	r0, r3
 8001f84:	2a00      	cmp	r2, #0
 8001f86:	d1f0      	bne.n	8001f6a <__aeabi_d2iz+0x22>
 8001f88:	0018      	movs	r0, r3
 8001f8a:	e7ee      	b.n	8001f6a <__aeabi_d2iz+0x22>
 8001f8c:	4c08      	ldr	r4, [pc, #32]	; (8001fb0 <__aeabi_d2iz+0x68>)
 8001f8e:	40c5      	lsrs	r5, r0
 8001f90:	46a4      	mov	ip, r4
 8001f92:	4463      	add	r3, ip
 8001f94:	4099      	lsls	r1, r3
 8001f96:	000b      	movs	r3, r1
 8001f98:	432b      	orrs	r3, r5
 8001f9a:	e7f2      	b.n	8001f82 <__aeabi_d2iz+0x3a>
 8001f9c:	000003fe 	.word	0x000003fe
 8001fa0:	0000041d 	.word	0x0000041d
 8001fa4:	7fffffff 	.word	0x7fffffff
 8001fa8:	00000433 	.word	0x00000433
 8001fac:	00000413 	.word	0x00000413
 8001fb0:	fffffbed 	.word	0xfffffbed

08001fb4 <__aeabi_i2d>:
 8001fb4:	b570      	push	{r4, r5, r6, lr}
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d016      	beq.n	8001fe8 <__aeabi_i2d+0x34>
 8001fba:	17c3      	asrs	r3, r0, #31
 8001fbc:	18c5      	adds	r5, r0, r3
 8001fbe:	405d      	eors	r5, r3
 8001fc0:	0fc4      	lsrs	r4, r0, #31
 8001fc2:	0028      	movs	r0, r5
 8001fc4:	f000 f84c 	bl	8002060 <__clzsi2>
 8001fc8:	4a11      	ldr	r2, [pc, #68]	; (8002010 <__aeabi_i2d+0x5c>)
 8001fca:	1a12      	subs	r2, r2, r0
 8001fcc:	280a      	cmp	r0, #10
 8001fce:	dc16      	bgt.n	8001ffe <__aeabi_i2d+0x4a>
 8001fd0:	0003      	movs	r3, r0
 8001fd2:	002e      	movs	r6, r5
 8001fd4:	3315      	adds	r3, #21
 8001fd6:	409e      	lsls	r6, r3
 8001fd8:	230b      	movs	r3, #11
 8001fda:	1a18      	subs	r0, r3, r0
 8001fdc:	40c5      	lsrs	r5, r0
 8001fde:	0553      	lsls	r3, r2, #21
 8001fe0:	032d      	lsls	r5, r5, #12
 8001fe2:	0b2d      	lsrs	r5, r5, #12
 8001fe4:	0d5b      	lsrs	r3, r3, #21
 8001fe6:	e003      	b.n	8001ff0 <__aeabi_i2d+0x3c>
 8001fe8:	2400      	movs	r4, #0
 8001fea:	2300      	movs	r3, #0
 8001fec:	2500      	movs	r5, #0
 8001fee:	2600      	movs	r6, #0
 8001ff0:	051b      	lsls	r3, r3, #20
 8001ff2:	432b      	orrs	r3, r5
 8001ff4:	07e4      	lsls	r4, r4, #31
 8001ff6:	4323      	orrs	r3, r4
 8001ff8:	0030      	movs	r0, r6
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	bd70      	pop	{r4, r5, r6, pc}
 8001ffe:	380b      	subs	r0, #11
 8002000:	4085      	lsls	r5, r0
 8002002:	0553      	lsls	r3, r2, #21
 8002004:	032d      	lsls	r5, r5, #12
 8002006:	2600      	movs	r6, #0
 8002008:	0b2d      	lsrs	r5, r5, #12
 800200a:	0d5b      	lsrs	r3, r3, #21
 800200c:	e7f0      	b.n	8001ff0 <__aeabi_i2d+0x3c>
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	0000041e 	.word	0x0000041e

08002014 <__aeabi_ui2d>:
 8002014:	b510      	push	{r4, lr}
 8002016:	1e04      	subs	r4, r0, #0
 8002018:	d010      	beq.n	800203c <__aeabi_ui2d+0x28>
 800201a:	f000 f821 	bl	8002060 <__clzsi2>
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <__aeabi_ui2d+0x48>)
 8002020:	1a1b      	subs	r3, r3, r0
 8002022:	280a      	cmp	r0, #10
 8002024:	dc11      	bgt.n	800204a <__aeabi_ui2d+0x36>
 8002026:	220b      	movs	r2, #11
 8002028:	0021      	movs	r1, r4
 800202a:	1a12      	subs	r2, r2, r0
 800202c:	40d1      	lsrs	r1, r2
 800202e:	3015      	adds	r0, #21
 8002030:	030a      	lsls	r2, r1, #12
 8002032:	055b      	lsls	r3, r3, #21
 8002034:	4084      	lsls	r4, r0
 8002036:	0b12      	lsrs	r2, r2, #12
 8002038:	0d5b      	lsrs	r3, r3, #21
 800203a:	e001      	b.n	8002040 <__aeabi_ui2d+0x2c>
 800203c:	2300      	movs	r3, #0
 800203e:	2200      	movs	r2, #0
 8002040:	051b      	lsls	r3, r3, #20
 8002042:	4313      	orrs	r3, r2
 8002044:	0020      	movs	r0, r4
 8002046:	0019      	movs	r1, r3
 8002048:	bd10      	pop	{r4, pc}
 800204a:	0022      	movs	r2, r4
 800204c:	380b      	subs	r0, #11
 800204e:	4082      	lsls	r2, r0
 8002050:	055b      	lsls	r3, r3, #21
 8002052:	0312      	lsls	r2, r2, #12
 8002054:	2400      	movs	r4, #0
 8002056:	0b12      	lsrs	r2, r2, #12
 8002058:	0d5b      	lsrs	r3, r3, #21
 800205a:	e7f1      	b.n	8002040 <__aeabi_ui2d+0x2c>
 800205c:	0000041e 	.word	0x0000041e

08002060 <__clzsi2>:
 8002060:	211c      	movs	r1, #28
 8002062:	2301      	movs	r3, #1
 8002064:	041b      	lsls	r3, r3, #16
 8002066:	4298      	cmp	r0, r3
 8002068:	d301      	bcc.n	800206e <__clzsi2+0xe>
 800206a:	0c00      	lsrs	r0, r0, #16
 800206c:	3910      	subs	r1, #16
 800206e:	0a1b      	lsrs	r3, r3, #8
 8002070:	4298      	cmp	r0, r3
 8002072:	d301      	bcc.n	8002078 <__clzsi2+0x18>
 8002074:	0a00      	lsrs	r0, r0, #8
 8002076:	3908      	subs	r1, #8
 8002078:	091b      	lsrs	r3, r3, #4
 800207a:	4298      	cmp	r0, r3
 800207c:	d301      	bcc.n	8002082 <__clzsi2+0x22>
 800207e:	0900      	lsrs	r0, r0, #4
 8002080:	3904      	subs	r1, #4
 8002082:	a202      	add	r2, pc, #8	; (adr r2, 800208c <__clzsi2+0x2c>)
 8002084:	5c10      	ldrb	r0, [r2, r0]
 8002086:	1840      	adds	r0, r0, r1
 8002088:	4770      	bx	lr
 800208a:	46c0      	nop			; (mov r8, r8)
 800208c:	02020304 	.word	0x02020304
 8002090:	01010101 	.word	0x01010101
	...

0800209c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	0002      	movs	r2, r0
 80020a4:	1dfb      	adds	r3, r7, #7
 80020a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80020a8:	1dfb      	adds	r3, r7, #7
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b7f      	cmp	r3, #127	; 0x7f
 80020ae:	d809      	bhi.n	80020c4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b0:	1dfb      	adds	r3, r7, #7
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	001a      	movs	r2, r3
 80020b6:	231f      	movs	r3, #31
 80020b8:	401a      	ands	r2, r3
 80020ba:	4b04      	ldr	r3, [pc, #16]	; (80020cc <__NVIC_EnableIRQ+0x30>)
 80020bc:	2101      	movs	r1, #1
 80020be:	4091      	lsls	r1, r2
 80020c0:	000a      	movs	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80020c4:	46c0      	nop			; (mov r8, r8)
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b002      	add	sp, #8
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	e000e100 	.word	0xe000e100

080020d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d0:	b590      	push	{r4, r7, lr}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	0002      	movs	r2, r0
 80020d8:	6039      	str	r1, [r7, #0]
 80020da:	1dfb      	adds	r3, r7, #7
 80020dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80020de:	1dfb      	adds	r3, r7, #7
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b7f      	cmp	r3, #127	; 0x7f
 80020e4:	d828      	bhi.n	8002138 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020e6:	4a2f      	ldr	r2, [pc, #188]	; (80021a4 <__NVIC_SetPriority+0xd4>)
 80020e8:	1dfb      	adds	r3, r7, #7
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	b25b      	sxtb	r3, r3
 80020ee:	089b      	lsrs	r3, r3, #2
 80020f0:	33c0      	adds	r3, #192	; 0xc0
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	589b      	ldr	r3, [r3, r2]
 80020f6:	1dfa      	adds	r2, r7, #7
 80020f8:	7812      	ldrb	r2, [r2, #0]
 80020fa:	0011      	movs	r1, r2
 80020fc:	2203      	movs	r2, #3
 80020fe:	400a      	ands	r2, r1
 8002100:	00d2      	lsls	r2, r2, #3
 8002102:	21ff      	movs	r1, #255	; 0xff
 8002104:	4091      	lsls	r1, r2
 8002106:	000a      	movs	r2, r1
 8002108:	43d2      	mvns	r2, r2
 800210a:	401a      	ands	r2, r3
 800210c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	019b      	lsls	r3, r3, #6
 8002112:	22ff      	movs	r2, #255	; 0xff
 8002114:	401a      	ands	r2, r3
 8002116:	1dfb      	adds	r3, r7, #7
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	0018      	movs	r0, r3
 800211c:	2303      	movs	r3, #3
 800211e:	4003      	ands	r3, r0
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002124:	481f      	ldr	r0, [pc, #124]	; (80021a4 <__NVIC_SetPriority+0xd4>)
 8002126:	1dfb      	adds	r3, r7, #7
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	b25b      	sxtb	r3, r3
 800212c:	089b      	lsrs	r3, r3, #2
 800212e:	430a      	orrs	r2, r1
 8002130:	33c0      	adds	r3, #192	; 0xc0
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002136:	e031      	b.n	800219c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002138:	4a1b      	ldr	r2, [pc, #108]	; (80021a8 <__NVIC_SetPriority+0xd8>)
 800213a:	1dfb      	adds	r3, r7, #7
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	0019      	movs	r1, r3
 8002140:	230f      	movs	r3, #15
 8002142:	400b      	ands	r3, r1
 8002144:	3b08      	subs	r3, #8
 8002146:	089b      	lsrs	r3, r3, #2
 8002148:	3306      	adds	r3, #6
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	18d3      	adds	r3, r2, r3
 800214e:	3304      	adds	r3, #4
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	1dfa      	adds	r2, r7, #7
 8002154:	7812      	ldrb	r2, [r2, #0]
 8002156:	0011      	movs	r1, r2
 8002158:	2203      	movs	r2, #3
 800215a:	400a      	ands	r2, r1
 800215c:	00d2      	lsls	r2, r2, #3
 800215e:	21ff      	movs	r1, #255	; 0xff
 8002160:	4091      	lsls	r1, r2
 8002162:	000a      	movs	r2, r1
 8002164:	43d2      	mvns	r2, r2
 8002166:	401a      	ands	r2, r3
 8002168:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	019b      	lsls	r3, r3, #6
 800216e:	22ff      	movs	r2, #255	; 0xff
 8002170:	401a      	ands	r2, r3
 8002172:	1dfb      	adds	r3, r7, #7
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	0018      	movs	r0, r3
 8002178:	2303      	movs	r3, #3
 800217a:	4003      	ands	r3, r0
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002180:	4809      	ldr	r0, [pc, #36]	; (80021a8 <__NVIC_SetPriority+0xd8>)
 8002182:	1dfb      	adds	r3, r7, #7
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	001c      	movs	r4, r3
 8002188:	230f      	movs	r3, #15
 800218a:	4023      	ands	r3, r4
 800218c:	3b08      	subs	r3, #8
 800218e:	089b      	lsrs	r3, r3, #2
 8002190:	430a      	orrs	r2, r1
 8002192:	3306      	adds	r3, #6
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	18c3      	adds	r3, r0, r3
 8002198:	3304      	adds	r3, #4
 800219a:	601a      	str	r2, [r3, #0]
}
 800219c:	46c0      	nop			; (mov r8, r8)
 800219e:	46bd      	mov	sp, r7
 80021a0:	b003      	add	sp, #12
 80021a2:	bd90      	pop	{r4, r7, pc}
 80021a4:	e000e100 	.word	0xe000e100
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2201      	movs	r2, #1
 80021ba:	431a      	orrs	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	601a      	str	r2, [r3, #0]
}
 80021c0:	46c0      	nop			; (mov r8, r8)
 80021c2:	46bd      	mov	sp, r7
 80021c4:	b002      	add	sp, #8
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a03      	ldr	r2, [pc, #12]	; (80021e4 <LL_USART_DisableFIFO+0x1c>)
 80021d6:	401a      	ands	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	601a      	str	r2, [r3, #0]
}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b002      	add	sp, #8
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	dfffffff 	.word	0xdfffffff

080021e8 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	08da      	lsrs	r2, r3, #3
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	075b      	lsls	r3, r3, #29
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	609a      	str	r2, [r3, #8]
}
 8002204:	46c0      	nop			; (mov r8, r8)
 8002206:	46bd      	mov	sp, r7
 8002208:	b002      	add	sp, #8
 800220a:	bd80      	pop	{r7, pc}

0800220c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4a05      	ldr	r2, [pc, #20]	; (8002230 <LL_USART_SetRXFIFOThreshold+0x24>)
 800221c:	401a      	ands	r2, r3
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	065b      	lsls	r3, r3, #25
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	609a      	str	r2, [r3, #8]
}
 8002228:	46c0      	nop			; (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b002      	add	sp, #8
 800222e:	bd80      	pop	{r7, pc}
 8002230:	f1ffffff 	.word	0xf1ffffff

08002234 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	4a07      	ldr	r2, [pc, #28]	; (8002260 <LL_USART_ConfigAsyncMode+0x2c>)
 8002242:	401a      	ands	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	222a      	movs	r2, #42	; 0x2a
 800224e:	4393      	bics	r3, r2
 8002250:	001a      	movs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	609a      	str	r2, [r3, #8]
}
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	46bd      	mov	sp, r7
 800225a:	b002      	add	sp, #8
 800225c:	bd80      	pop	{r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	ffffb7ff 	.word	0xffffb7ff

08002264 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69da      	ldr	r2, [r3, #28]
 8002270:	2380      	movs	r3, #128	; 0x80
 8002272:	039b      	lsls	r3, r3, #14
 8002274:	401a      	ands	r2, r3
 8002276:	2380      	movs	r3, #128	; 0x80
 8002278:	039b      	lsls	r3, r3, #14
 800227a:	429a      	cmp	r2, r3
 800227c:	d101      	bne.n	8002282 <LL_USART_IsActiveFlag_TEACK+0x1e>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <LL_USART_IsActiveFlag_TEACK+0x20>
 8002282:	2300      	movs	r3, #0
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	b002      	add	sp, #8
 800228a:	bd80      	pop	{r7, pc}

0800228c <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69da      	ldr	r2, [r3, #28]
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	03db      	lsls	r3, r3, #15
 800229c:	401a      	ands	r2, r3
 800229e:	2380      	movs	r3, #128	; 0x80
 80022a0:	03db      	lsls	r3, r3, #15
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d101      	bne.n	80022aa <LL_USART_IsActiveFlag_REACK+0x1e>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <LL_USART_IsActiveFlag_REACK+0x20>
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	0018      	movs	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b002      	add	sp, #8
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2220      	movs	r2, #32
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	601a      	str	r2, [r3, #0]
}
 80022c8:	46c0      	nop			; (mov r8, r8)
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b002      	add	sp, #8
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	2201      	movs	r2, #1
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	609a      	str	r2, [r3, #8]
}
 80022e4:	46c0      	nop			; (mov r8, r8)
 80022e6:	46bd      	mov	sp, r7
 80022e8:	b002      	add	sp, #8
 80022ea:	bd80      	pop	{r7, pc}

080022ec <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	05db      	lsls	r3, r3, #23
 80022fc:	0ddb      	lsrs	r3, r3, #23
 80022fe:	b29b      	uxth	r3, r3
}
 8002300:	0018      	movs	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	b002      	add	sp, #8
 8002306:	bd80      	pop	{r7, pc}

08002308 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 8002310:	4b04      	ldr	r3, [pc, #16]	; (8002324 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8002312:	6819      	ldr	r1, [r3, #0]
 8002314:	4b03      	ldr	r3, [pc, #12]	; (8002324 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	430a      	orrs	r2, r1
 800231a:	601a      	str	r2, [r3, #0]
}
 800231c:	46c0      	nop			; (mov r8, r8)
 800231e:	46bd      	mov	sp, r7
 8002320:	b002      	add	sp, #8
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40010000 	.word	0x40010000

08002328 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	619a      	str	r2, [r3, #24]
}
 8002338:	46c0      	nop			; (mov r8, r8)
 800233a:	46bd      	mov	sp, r7
 800233c:	b002      	add	sp, #8
 800233e:	bd80      	pop	{r7, pc}

08002340 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002350:	46c0      	nop			; (mov r8, r8)
 8002352:	46bd      	mov	sp, r7
 8002354:	b002      	add	sp, #8
 8002356:	bd80      	pop	{r7, pc}

08002358 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8002360:	4b07      	ldr	r3, [pc, #28]	; (8002380 <LL_APB1_GRP1_EnableClock+0x28>)
 8002362:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <LL_APB1_GRP1_EnableClock+0x28>)
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	430a      	orrs	r2, r1
 800236a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800236c:	4b04      	ldr	r3, [pc, #16]	; (8002380 <LL_APB1_GRP1_EnableClock+0x28>)
 800236e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	4013      	ands	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002376:	68fb      	ldr	r3, [r7, #12]
}
 8002378:	46c0      	nop			; (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	b004      	add	sp, #16
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40021000 	.word	0x40021000

08002384 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800238c:	4b07      	ldr	r3, [pc, #28]	; (80023ac <LL_IOP_GRP1_EnableClock+0x28>)
 800238e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <LL_IOP_GRP1_EnableClock+0x28>)
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	430a      	orrs	r2, r1
 8002396:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8002398:	4b04      	ldr	r3, [pc, #16]	; (80023ac <LL_IOP_GRP1_EnableClock+0x28>)
 800239a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	4013      	ands	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023a2:	68fb      	ldr	r3, [r7, #12]
}
 80023a4:	46c0      	nop			; (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	b004      	add	sp, #16
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40021000 	.word	0x40021000

080023b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023b2:	4c9c      	ldr	r4, [pc, #624]	; (8002624 <main+0x274>)
 80023b4:	44a5      	add	sp, r4
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 80023b8:	4b9b      	ldr	r3, [pc, #620]	; (8002628 <main+0x278>)
 80023ba:	18fb      	adds	r3, r7, r3
 80023bc:	2200      	movs	r2, #0
 80023be:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 80023c0:	4b9a      	ldr	r3, [pc, #616]	; (800262c <main+0x27c>)
 80023c2:	18fb      	adds	r3, r7, r3
 80023c4:	2200      	movs	r2, #0
 80023c6:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 80023c8:	4b99      	ldr	r3, [pc, #612]	; (8002630 <main+0x280>)
 80023ca:	18fb      	adds	r3, r7, r3
 80023cc:	2200      	movs	r2, #0
 80023ce:	801a      	strh	r2, [r3, #0]
	uint16_t beep1 = 0x0000;
 80023d0:	4b98      	ldr	r3, [pc, #608]	; (8002634 <main+0x284>)
 80023d2:	18fb      	adds	r3, r7, r3
 80023d4:	2200      	movs	r2, #0
 80023d6:	801a      	strh	r2, [r3, #0]
	uint16_t beep2 = 0xFFFF;
 80023d8:	4b97      	ldr	r3, [pc, #604]	; (8002638 <main+0x288>)
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	2201      	movs	r2, #1
 80023de:	4252      	negs	r2, r2
 80023e0:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023e2:	f002 ff75 	bl	80052d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023e6:	f000 f94b 	bl	8002680 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80023ea:	4b94      	ldr	r3, [pc, #592]	; (800263c <main+0x28c>)
 80023ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023ee:	4b93      	ldr	r3, [pc, #588]	; (800263c <main+0x28c>)
 80023f0:	2101      	movs	r1, #1
 80023f2:	430a      	orrs	r2, r1
 80023f4:	635a      	str	r2, [r3, #52]	; 0x34
 80023f6:	4b91      	ldr	r3, [pc, #580]	; (800263c <main+0x28c>)
 80023f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023fa:	2201      	movs	r2, #1
 80023fc:	4013      	ands	r3, r2
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002402:	4b8e      	ldr	r3, [pc, #568]	; (800263c <main+0x28c>)
 8002404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002406:	4b8d      	ldr	r3, [pc, #564]	; (800263c <main+0x28c>)
 8002408:	2102      	movs	r1, #2
 800240a:	430a      	orrs	r2, r1
 800240c:	635a      	str	r2, [r3, #52]	; 0x34
 800240e:	4b8b      	ldr	r3, [pc, #556]	; (800263c <main+0x28c>)
 8002410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002412:	2202      	movs	r2, #2
 8002414:	4013      	ands	r3, r2
 8002416:	60bb      	str	r3, [r7, #8]
 8002418:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	4b88      	ldr	r3, [pc, #544]	; (800263c <main+0x28c>)
 800241c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800241e:	4b87      	ldr	r3, [pc, #540]	; (800263c <main+0x28c>)
 8002420:	2104      	movs	r1, #4
 8002422:	430a      	orrs	r2, r1
 8002424:	635a      	str	r2, [r3, #52]	; 0x34
 8002426:	4b85      	ldr	r3, [pc, #532]	; (800263c <main+0x28c>)
 8002428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242a:	2204      	movs	r2, #4
 800242c:	4013      	ands	r3, r2
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002432:	f000 fc8d 	bl	8002d50 <MX_GPIO_Init>
  MX_DMA_Init();
 8002436:	f000 fc5d 	bl	8002cf4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800243a:	f000 fb7b 	bl	8002b34 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 800243e:	f000 f99f 	bl	8002780 <MX_COMP1_Init>
  MX_TIM1_Init();
 8002442:	f000 fa7d 	bl	8002940 <MX_TIM1_Init>
  MX_USART3_Init();
 8002446:	f000 fc13 	bl	8002c70 <MX_USART3_Init>
  MX_I2S1_Init();
 800244a:	f000 fa0b 	bl	8002864 <MX_I2S1_Init>
  MX_I2C1_Init();
 800244e:	f000 f9c9 	bl	80027e4 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002452:	f000 fa31 	bl	80028b8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 8002456:	4b7a      	ldr	r3, [pc, #488]	; (8002640 <main+0x290>)
 8002458:	0018      	movs	r0, r3
 800245a:	f003 fa07 	bl	800586c <HAL_COMP_Start>
	HAL_Delay(100);
 800245e:	2064      	movs	r0, #100	; 0x64
 8002460:	f002 ffbc 	bl	80053dc <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 8002464:	f001 fe3a 	bl	80040dc <MEM_Reset>

	weoInit();
 8002468:	f000 fef6 	bl	8003258 <weoInit>
	HAL_Delay(1);
 800246c:	2001      	movs	r0, #1
 800246e:	f002 ffb5 	bl	80053dc <HAL_Delay>
	weoClear();
 8002472:	f000 ff5d 	bl	8003330 <weoClear>
	MEM_GetID();
 8002476:	f002 f8c1 	bl	80045fc <MEM_GetID>
	soundSetup();
 800247a:	f001 f961 	bl	8003740 <soundSetup>

	USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 800247e:	4b71      	ldr	r3, [pc, #452]	; (8002644 <main+0x294>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	4b70      	ldr	r3, [pc, #448]	; (8002644 <main+0x294>)
 8002484:	4970      	ldr	r1, [pc, #448]	; (8002648 <main+0x298>)
 8002486:	430a      	orrs	r2, r1
 8002488:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	LL_USART_EnableIT_RXNE(USART2);
 800248a:	4b6e      	ldr	r3, [pc, #440]	; (8002644 <main+0x294>)
 800248c:	0018      	movs	r0, r3
 800248e:	f7ff ff11 	bl	80022b4 <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 8002492:	4b6c      	ldr	r3, [pc, #432]	; (8002644 <main+0x294>)
 8002494:	0018      	movs	r0, r3
 8002496:	f7ff ff1b 	bl	80022d0 <LL_USART_EnableIT_ERROR>

	USART2->ICR|=USART_ICR_ORECF;
 800249a:	4b6a      	ldr	r3, [pc, #424]	; (8002644 <main+0x294>)
 800249c:	6a1a      	ldr	r2, [r3, #32]
 800249e:	4b69      	ldr	r3, [pc, #420]	; (8002644 <main+0x294>)
 80024a0:	2108      	movs	r1, #8
 80024a2:	430a      	orrs	r2, r1
 80024a4:	621a      	str	r2, [r3, #32]

	uint8_t x=0x05;
 80024a6:	4b69      	ldr	r3, [pc, #420]	; (800264c <main+0x29c>)
 80024a8:	18fb      	adds	r3, r7, r3
 80024aa:	2205      	movs	r2, #5
 80024ac:	701a      	strb	r2, [r3, #0]
	uint8_t y=0x03;
 80024ae:	4b68      	ldr	r3, [pc, #416]	; (8002650 <main+0x2a0>)
 80024b0:	18fb      	adds	r3, r7, r3
 80024b2:	2203      	movs	r2, #3
 80024b4:	701a      	strb	r2, [r3, #0]

    int16_t signal[4096];
    uint16_t nsamples = sizeof(signal) / sizeof(signal[0]);
 80024b6:	4b67      	ldr	r3, [pc, #412]	; (8002654 <main+0x2a4>)
 80024b8:	18fb      	adds	r3, r7, r3
 80024ba:	2280      	movs	r2, #128	; 0x80
 80024bc:	0152      	lsls	r2, r2, #5
 80024be:	801a      	strh	r2, [r3, #0]

    uint16_t k = 0;
 80024c0:	4b65      	ldr	r3, [pc, #404]	; (8002658 <main+0x2a8>)
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	2200      	movs	r2, #0
 80024c6:	801a      	strh	r2, [r3, #0]
    while(k < nsamples) {
 80024c8:	e05a      	b.n	8002580 <main+0x1d0>
        double t = ((double)k/2.0)/((double)nsamples);
 80024ca:	4e63      	ldr	r6, [pc, #396]	; (8002658 <main+0x2a8>)
 80024cc:	19bb      	adds	r3, r7, r6
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f7ff fd9f 	bl	8002014 <__aeabi_ui2d>
 80024d6:	2200      	movs	r2, #0
 80024d8:	2380      	movs	r3, #128	; 0x80
 80024da:	05db      	lsls	r3, r3, #23
 80024dc:	f7fe fb30 	bl	8000b40 <__aeabi_ddiv>
 80024e0:	0002      	movs	r2, r0
 80024e2:	000b      	movs	r3, r1
 80024e4:	0014      	movs	r4, r2
 80024e6:	001d      	movs	r5, r3
 80024e8:	4b5a      	ldr	r3, [pc, #360]	; (8002654 <main+0x2a4>)
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7ff fd90 	bl	8002014 <__aeabi_ui2d>
 80024f4:	0002      	movs	r2, r0
 80024f6:	000b      	movs	r3, r1
 80024f8:	0020      	movs	r0, r4
 80024fa:	0029      	movs	r1, r5
 80024fc:	f7fe fb20 	bl	8000b40 <__aeabi_ddiv>
 8002500:	0002      	movs	r2, r0
 8002502:	000b      	movs	r3, r1
 8002504:	4955      	ldr	r1, [pc, #340]	; (800265c <main+0x2ac>)
 8002506:	1878      	adds	r0, r7, r1
 8002508:	6002      	str	r2, [r0, #0]
 800250a:	6043      	str	r3, [r0, #4]
        signal[k] = 32767*sin(100.0 * TAU * t); // left
 800250c:	4a54      	ldr	r2, [pc, #336]	; (8002660 <main+0x2b0>)
 800250e:	4b55      	ldr	r3, [pc, #340]	; (8002664 <main+0x2b4>)
 8002510:	1879      	adds	r1, r7, r1
 8002512:	6808      	ldr	r0, [r1, #0]
 8002514:	6849      	ldr	r1, [r1, #4]
 8002516:	f7fe ff19 	bl	800134c <__aeabi_dmul>
 800251a:	0002      	movs	r2, r0
 800251c:	000b      	movs	r3, r1
 800251e:	0010      	movs	r0, r2
 8002520:	0019      	movs	r1, r3
 8002522:	f00a fe2f 	bl	800d184 <sin>
 8002526:	2200      	movs	r2, #0
 8002528:	4b4f      	ldr	r3, [pc, #316]	; (8002668 <main+0x2b8>)
 800252a:	f7fe ff0f 	bl	800134c <__aeabi_dmul>
 800252e:	0002      	movs	r2, r0
 8002530:	000b      	movs	r3, r1
 8002532:	19b9      	adds	r1, r7, r6
 8002534:	880c      	ldrh	r4, [r1, #0]
 8002536:	0010      	movs	r0, r2
 8002538:	0019      	movs	r1, r3
 800253a:	f7ff fd05 	bl	8001f48 <__aeabi_d2iz>
 800253e:	0003      	movs	r3, r0
 8002540:	b219      	sxth	r1, r3
 8002542:	4b4a      	ldr	r3, [pc, #296]	; (800266c <main+0x2bc>)
 8002544:	4a4a      	ldr	r2, [pc, #296]	; (8002670 <main+0x2c0>)
 8002546:	4694      	mov	ip, r2
 8002548:	44bc      	add	ip, r7
 800254a:	4463      	add	r3, ip
 800254c:	0062      	lsls	r2, r4, #1
 800254e:	52d1      	strh	r1, [r2, r3]
        signal[k+1] = signal[k]; // right
 8002550:	19bb      	adds	r3, r7, r6
 8002552:	8819      	ldrh	r1, [r3, #0]
 8002554:	19bb      	adds	r3, r7, r6
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	1c5a      	adds	r2, r3, #1
 800255a:	4b44      	ldr	r3, [pc, #272]	; (800266c <main+0x2bc>)
 800255c:	4844      	ldr	r0, [pc, #272]	; (8002670 <main+0x2c0>)
 800255e:	4684      	mov	ip, r0
 8002560:	44bc      	add	ip, r7
 8002562:	4463      	add	r3, ip
 8002564:	0049      	lsls	r1, r1, #1
 8002566:	5ec9      	ldrsh	r1, [r1, r3]
 8002568:	4b40      	ldr	r3, [pc, #256]	; (800266c <main+0x2bc>)
 800256a:	4841      	ldr	r0, [pc, #260]	; (8002670 <main+0x2c0>)
 800256c:	4684      	mov	ip, r0
 800256e:	44bc      	add	ip, r7
 8002570:	4463      	add	r3, ip
 8002572:	0052      	lsls	r2, r2, #1
 8002574:	52d1      	strh	r1, [r2, r3]
        k += 2;
 8002576:	19bb      	adds	r3, r7, r6
 8002578:	19ba      	adds	r2, r7, r6
 800257a:	8812      	ldrh	r2, [r2, #0]
 800257c:	3202      	adds	r2, #2
 800257e:	801a      	strh	r2, [r3, #0]
    while(k < nsamples) {
 8002580:	4b35      	ldr	r3, [pc, #212]	; (8002658 <main+0x2a8>)
 8002582:	18fa      	adds	r2, r7, r3
 8002584:	4d33      	ldr	r5, [pc, #204]	; (8002654 <main+0x2a4>)
 8002586:	197b      	adds	r3, r7, r5
 8002588:	8812      	ldrh	r2, [r2, #0]
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d39c      	bcc.n	80024ca <main+0x11a>
    }

	I2C_SOUND_ChangePage(0x01);
 8002590:	2001      	movs	r0, #1
 8002592:	f001 f895 	bl	80036c0 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x01, 0x00);
 8002596:	2100      	movs	r1, #0
 8002598:	2001      	movs	r0, #1
 800259a:	f001 f8af 	bl	80036fc <WriteReg_I2C_SOUND>
	I2C_SOUND_ChangePage(0x00);
 800259e:	2000      	movs	r0, #0
 80025a0:	f001 f88e 	bl	80036c0 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 80025a4:	2130      	movs	r1, #48	; 0x30
 80025a6:	2041      	movs	r0, #65	; 0x41
 80025a8:	f001 f8a8 	bl	80036fc <WriteReg_I2C_SOUND>
//	I2C_SOUND_ChangePage(0x00);
	I2C_SOUND_ChangePage(0x01);
 80025ac:	2001      	movs	r0, #1
 80025ae:	f001 f887 	bl	80036c0 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 80025b2:	2100      	movs	r1, #0
 80025b4:	2010      	movs	r0, #16
 80025b6:	f001 f8a1 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 80025ba:	2124      	movs	r1, #36	; 0x24
 80025bc:	202e      	movs	r0, #46	; 0x2e
 80025be:	f001 f89d 	bl	80036fc <WriteReg_I2C_SOUND>
	HAL_I2S_Transmit(&hi2s1, (uint16_t*)signal, nsamples, HAL_MAX_DELAY);
 80025c2:	2301      	movs	r3, #1
 80025c4:	425c      	negs	r4, r3
 80025c6:	197b      	adds	r3, r7, r5
 80025c8:	881a      	ldrh	r2, [r3, #0]
 80025ca:	2610      	movs	r6, #16
 80025cc:	19b9      	adds	r1, r7, r6
 80025ce:	4829      	ldr	r0, [pc, #164]	; (8002674 <main+0x2c4>)
 80025d0:	0023      	movs	r3, r4
 80025d2:	f005 f929 	bl	8007828 <HAL_I2S_Transmit>
	HAL_Delay(100);
 80025d6:	2064      	movs	r0, #100	; 0x64
 80025d8:	f002 ff00 	bl	80053dc <HAL_Delay>
	HAL_I2S_Transmit(&hi2s1, (uint16_t*)signal, nsamples, HAL_MAX_DELAY);
 80025dc:	2301      	movs	r3, #1
 80025de:	425c      	negs	r4, r3
 80025e0:	197b      	adds	r3, r7, r5
 80025e2:	881a      	ldrh	r2, [r3, #0]
 80025e4:	19b9      	adds	r1, r7, r6
 80025e6:	4823      	ldr	r0, [pc, #140]	; (8002674 <main+0x2c4>)
 80025e8:	0023      	movs	r3, r4
 80025ea:	f005 f91d 	bl	8007828 <HAL_I2S_Transmit>
	HAL_Delay(100);
 80025ee:	2064      	movs	r0, #100	; 0x64
 80025f0:	f002 fef4 	bl	80053dc <HAL_Delay>
	HAL_I2S_Transmit(&hi2s1, (uint16_t*)signal, nsamples, HAL_MAX_DELAY);
 80025f4:	2301      	movs	r3, #1
 80025f6:	425c      	negs	r4, r3
 80025f8:	197b      	adds	r3, r7, r5
 80025fa:	881a      	ldrh	r2, [r3, #0]
 80025fc:	19b9      	adds	r1, r7, r6
 80025fe:	481d      	ldr	r0, [pc, #116]	; (8002674 <main+0x2c4>)
 8002600:	0023      	movs	r3, r4
 8002602:	f005 f911 	bl	8007828 <HAL_I2S_Transmit>
	GPIOC->ODR |= 1 << 6;
 8002606:	4b1c      	ldr	r3, [pc, #112]	; (8002678 <main+0x2c8>)
 8002608:	695a      	ldr	r2, [r3, #20]
 800260a:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <main+0x2c8>)
 800260c:	2140      	movs	r1, #64	; 0x40
 800260e:	430a      	orrs	r2, r1
 8002610:	615a      	str	r2, [r3, #20]
	while (1) {
		cmdExecute(cmd2Execute);
 8002612:	4b1a      	ldr	r3, [pc, #104]	; (800267c <main+0x2cc>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	0018      	movs	r0, r3
 8002618:	f002 f858 	bl	80046cc <cmdExecute>
//		HAL_I2S_Transmit(&hi2s1, (uint16_t*)signal, nsamples, HAL_MAX_DELAY);
		Scount();
 800261c:	f002 f850 	bl	80046c0 <Scount>
		cmdExecute(cmd2Execute);
 8002620:	e7f7      	b.n	8002612 <main+0x262>
 8002622:	46c0      	nop			; (mov r8, r8)
 8002624:	ffffdfcc 	.word	0xffffdfcc
 8002628:	0000202c 	.word	0x0000202c
 800262c:	0000202a 	.word	0x0000202a
 8002630:	00002028 	.word	0x00002028
 8002634:	00002026 	.word	0x00002026
 8002638:	00002024 	.word	0x00002024
 800263c:	40021000 	.word	0x40021000
 8002640:	20003354 	.word	0x20003354
 8002644:	40004400 	.word	0x40004400
 8002648:	1000100d 	.word	0x1000100d
 800264c:	00002023 	.word	0x00002023
 8002650:	00002022 	.word	0x00002022
 8002654:	00002020 	.word	0x00002020
 8002658:	0000202e 	.word	0x0000202e
 800265c:	00002018 	.word	0x00002018
 8002660:	59d5433b 	.word	0x59d5433b
 8002664:	4083a28c 	.word	0x4083a28c
 8002668:	40dfffc0 	.word	0x40dfffc0
 800266c:	ffffdfe0 	.word	0xffffdfe0
 8002670:	00002030 	.word	0x00002030
 8002674:	20003460 	.word	0x20003460
 8002678:	50000800 	.word	0x50000800
 800267c:	2000345e 	.word	0x2000345e

08002680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002680:	b590      	push	{r4, r7, lr}
 8002682:	b0a1      	sub	sp, #132	; 0x84
 8002684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002686:	2448      	movs	r4, #72	; 0x48
 8002688:	193b      	adds	r3, r7, r4
 800268a:	0018      	movs	r0, r3
 800268c:	2338      	movs	r3, #56	; 0x38
 800268e:	001a      	movs	r2, r3
 8002690:	2100      	movs	r1, #0
 8002692:	f00a fd6f 	bl	800d174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002696:	2338      	movs	r3, #56	; 0x38
 8002698:	18fb      	adds	r3, r7, r3
 800269a:	0018      	movs	r0, r3
 800269c:	2310      	movs	r3, #16
 800269e:	001a      	movs	r2, r3
 80026a0:	2100      	movs	r1, #0
 80026a2:	f00a fd67 	bl	800d174 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026a6:	1d3b      	adds	r3, r7, #4
 80026a8:	0018      	movs	r0, r3
 80026aa:	2334      	movs	r3, #52	; 0x34
 80026ac:	001a      	movs	r2, r3
 80026ae:	2100      	movs	r1, #0
 80026b0:	f00a fd60 	bl	800d174 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	0018      	movs	r0, r3
 80026ba:	f005 fac9 	bl	8007c50 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026be:	193b      	adds	r3, r7, r4
 80026c0:	2202      	movs	r2, #2
 80026c2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026c4:	193b      	adds	r3, r7, r4
 80026c6:	2280      	movs	r2, #128	; 0x80
 80026c8:	0052      	lsls	r2, r2, #1
 80026ca:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80026cc:	0021      	movs	r1, r4
 80026ce:	187b      	adds	r3, r7, r1
 80026d0:	2200      	movs	r2, #0
 80026d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026d4:	187b      	adds	r3, r7, r1
 80026d6:	2240      	movs	r2, #64	; 0x40
 80026d8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026da:	187b      	adds	r3, r7, r1
 80026dc:	2202      	movs	r2, #2
 80026de:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026e0:	187b      	adds	r3, r7, r1
 80026e2:	2202      	movs	r2, #2
 80026e4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80026e6:	187b      	adds	r3, r7, r1
 80026e8:	2200      	movs	r2, #0
 80026ea:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80026ec:	187b      	adds	r3, r7, r1
 80026ee:	2208      	movs	r2, #8
 80026f0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026f2:	187b      	adds	r3, r7, r1
 80026f4:	2280      	movs	r2, #128	; 0x80
 80026f6:	0292      	lsls	r2, r2, #10
 80026f8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026fa:	187b      	adds	r3, r7, r1
 80026fc:	2280      	movs	r2, #128	; 0x80
 80026fe:	0492      	lsls	r2, r2, #18
 8002700:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002702:	187b      	adds	r3, r7, r1
 8002704:	2280      	movs	r2, #128	; 0x80
 8002706:	0592      	lsls	r2, r2, #22
 8002708:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800270a:	187b      	adds	r3, r7, r1
 800270c:	0018      	movs	r0, r3
 800270e:	f005 faeb 	bl	8007ce8 <HAL_RCC_OscConfig>
 8002712:	1e03      	subs	r3, r0, #0
 8002714:	d001      	beq.n	800271a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002716:	f002 f959 	bl	80049cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800271a:	2138      	movs	r1, #56	; 0x38
 800271c:	187b      	adds	r3, r7, r1
 800271e:	2207      	movs	r2, #7
 8002720:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002722:	187b      	adds	r3, r7, r1
 8002724:	2202      	movs	r2, #2
 8002726:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002728:	187b      	adds	r3, r7, r1
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800272e:	187b      	adds	r3, r7, r1
 8002730:	2200      	movs	r2, #0
 8002732:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002734:	187b      	adds	r3, r7, r1
 8002736:	2102      	movs	r1, #2
 8002738:	0018      	movs	r0, r3
 800273a:	f005 fdf5 	bl	8008328 <HAL_RCC_ClockConfig>
 800273e:	1e03      	subs	r3, r0, #0
 8002740:	d001      	beq.n	8002746 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002742:	f002 f943 	bl	80049cc <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	4a0c      	ldr	r2, [pc, #48]	; (800277c <SystemClock_Config+0xfc>)
 800274a:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2S1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800274c:	1d3b      	adds	r3, r7, #4
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002752:	1d3b      	adds	r3, r7, #4
 8002754:	2200      	movs	r2, #0
 8002756:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8002758:	1d3b      	adds	r3, r7, #4
 800275a:	2200      	movs	r2, #0
 800275c:	615a      	str	r2, [r3, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800275e:	1d3b      	adds	r3, r7, #4
 8002760:	2200      	movs	r2, #0
 8002762:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	0018      	movs	r0, r3
 8002768:	f005 ff88 	bl	800867c <HAL_RCCEx_PeriphCLKConfig>
 800276c:	1e03      	subs	r3, r0, #0
 800276e:	d001      	beq.n	8002774 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002770:	f002 f92c 	bl	80049cc <Error_Handler>
  }
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b021      	add	sp, #132	; 0x84
 800277a:	bd90      	pop	{r4, r7, pc}
 800277c:	00200822 	.word	0x00200822

08002780 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8002784:	4b15      	ldr	r3, [pc, #84]	; (80027dc <MX_COMP1_Init+0x5c>)
 8002786:	4a16      	ldr	r2, [pc, #88]	; (80027e0 <MX_COMP1_Init+0x60>)
 8002788:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800278a:	4b14      	ldr	r3, [pc, #80]	; (80027dc <MX_COMP1_Init+0x5c>)
 800278c:	2280      	movs	r2, #128	; 0x80
 800278e:	0052      	lsls	r2, r2, #1
 8002790:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8002792:	4b12      	ldr	r3, [pc, #72]	; (80027dc <MX_COMP1_Init+0x5c>)
 8002794:	2230      	movs	r2, #48	; 0x30
 8002796:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8002798:	4b10      	ldr	r3, [pc, #64]	; (80027dc <MX_COMP1_Init+0x5c>)
 800279a:	2200      	movs	r2, #0
 800279c:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 800279e:	4b0f      	ldr	r3, [pc, #60]	; (80027dc <MX_COMP1_Init+0x5c>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80027a4:	4b0d      	ldr	r3, [pc, #52]	; (80027dc <MX_COMP1_Init+0x5c>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 80027aa:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <MX_COMP1_Init+0x5c>)
 80027ac:	2280      	movs	r2, #128	; 0x80
 80027ae:	0392      	lsls	r2, r2, #14
 80027b0:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80027b2:	4b0a      	ldr	r3, [pc, #40]	; (80027dc <MX_COMP1_Init+0x5c>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <MX_COMP1_Init+0x5c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 80027be:	4b07      	ldr	r3, [pc, #28]	; (80027dc <MX_COMP1_Init+0x5c>)
 80027c0:	2212      	movs	r2, #18
 80027c2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80027c4:	4b05      	ldr	r3, [pc, #20]	; (80027dc <MX_COMP1_Init+0x5c>)
 80027c6:	0018      	movs	r0, r3
 80027c8:	f002 feee 	bl	80055a8 <HAL_COMP_Init>
 80027cc:	1e03      	subs	r3, r0, #0
 80027ce:	d001      	beq.n	80027d4 <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 80027d0:	f002 f8fc 	bl	80049cc <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80027d4:	46c0      	nop			; (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	46c0      	nop			; (mov r8, r8)
 80027dc:	20003354 	.word	0x20003354
 80027e0:	40010200 	.word	0x40010200

080027e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027e8:	4b1b      	ldr	r3, [pc, #108]	; (8002858 <MX_I2C1_Init+0x74>)
 80027ea:	4a1c      	ldr	r2, [pc, #112]	; (800285c <MX_I2C1_Init+0x78>)
 80027ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 80027ee:	4b1a      	ldr	r3, [pc, #104]	; (8002858 <MX_I2C1_Init+0x74>)
 80027f0:	4a1b      	ldr	r2, [pc, #108]	; (8002860 <MX_I2C1_Init+0x7c>)
 80027f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80027f4:	4b18      	ldr	r3, [pc, #96]	; (8002858 <MX_I2C1_Init+0x74>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027fa:	4b17      	ldr	r3, [pc, #92]	; (8002858 <MX_I2C1_Init+0x74>)
 80027fc:	2201      	movs	r2, #1
 80027fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002800:	4b15      	ldr	r3, [pc, #84]	; (8002858 <MX_I2C1_Init+0x74>)
 8002802:	2200      	movs	r2, #0
 8002804:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002806:	4b14      	ldr	r3, [pc, #80]	; (8002858 <MX_I2C1_Init+0x74>)
 8002808:	2200      	movs	r2, #0
 800280a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800280c:	4b12      	ldr	r3, [pc, #72]	; (8002858 <MX_I2C1_Init+0x74>)
 800280e:	2200      	movs	r2, #0
 8002810:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002812:	4b11      	ldr	r3, [pc, #68]	; (8002858 <MX_I2C1_Init+0x74>)
 8002814:	2200      	movs	r2, #0
 8002816:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002818:	4b0f      	ldr	r3, [pc, #60]	; (8002858 <MX_I2C1_Init+0x74>)
 800281a:	2200      	movs	r2, #0
 800281c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800281e:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <MX_I2C1_Init+0x74>)
 8002820:	0018      	movs	r0, r3
 8002822:	f003 fd7f 	bl	8006324 <HAL_I2C_Init>
 8002826:	1e03      	subs	r3, r0, #0
 8002828:	d001      	beq.n	800282e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800282a:	f002 f8cf 	bl	80049cc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800282e:	4b0a      	ldr	r3, [pc, #40]	; (8002858 <MX_I2C1_Init+0x74>)
 8002830:	2100      	movs	r1, #0
 8002832:	0018      	movs	r0, r3
 8002834:	f004 fe6a 	bl	800750c <HAL_I2CEx_ConfigAnalogFilter>
 8002838:	1e03      	subs	r3, r0, #0
 800283a:	d001      	beq.n	8002840 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800283c:	f002 f8c6 	bl	80049cc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002840:	4b05      	ldr	r3, [pc, #20]	; (8002858 <MX_I2C1_Init+0x74>)
 8002842:	2100      	movs	r1, #0
 8002844:	0018      	movs	r0, r3
 8002846:	f004 fead 	bl	80075a4 <HAL_I2CEx_ConfigDigitalFilter>
 800284a:	1e03      	subs	r3, r0, #0
 800284c:	d001      	beq.n	8002852 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800284e:	f002 f8bd 	bl	80049cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002852:	46c0      	nop			; (mov r8, r8)
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20003234 	.word	0x20003234
 800285c:	40005400 	.word	0x40005400
 8002860:	1094102c 	.word	0x1094102c

08002864 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8002868:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <MX_I2S1_Init+0x4c>)
 800286a:	4a12      	ldr	r2, [pc, #72]	; (80028b4 <MX_I2S1_Init+0x50>)
 800286c:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800286e:	4b10      	ldr	r3, [pc, #64]	; (80028b0 <MX_I2S1_Init+0x4c>)
 8002870:	2280      	movs	r2, #128	; 0x80
 8002872:	0092      	lsls	r2, r2, #2
 8002874:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8002876:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <MX_I2S1_Init+0x4c>)
 8002878:	2200      	movs	r2, #0
 800287a:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 800287c:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <MX_I2S1_Init+0x4c>)
 800287e:	2200      	movs	r2, #0
 8002880:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8002882:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <MX_I2S1_Init+0x4c>)
 8002884:	2280      	movs	r2, #128	; 0x80
 8002886:	0092      	lsls	r2, r2, #2
 8002888:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <MX_I2S1_Init+0x4c>)
 800288c:	22fa      	movs	r2, #250	; 0xfa
 800288e:	0192      	lsls	r2, r2, #6
 8002890:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8002892:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <MX_I2S1_Init+0x4c>)
 8002894:	2200      	movs	r2, #0
 8002896:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <MX_I2S1_Init+0x4c>)
 800289a:	0018      	movs	r0, r3
 800289c:	f004 fece 	bl	800763c <HAL_I2S_Init>
 80028a0:	1e03      	subs	r3, r0, #0
 80028a2:	d001      	beq.n	80028a8 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 80028a4:	f002 f892 	bl	80049cc <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80028a8:	46c0      	nop			; (mov r8, r8)
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	20003460 	.word	0x20003460
 80028b4:	40013000 	.word	0x40013000

080028b8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80028bc:	4b1e      	ldr	r3, [pc, #120]	; (8002938 <MX_SPI2_Init+0x80>)
 80028be:	2208      	movs	r2, #8
 80028c0:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80028c2:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <MX_SPI2_Init+0x80>)
 80028c4:	4a1d      	ldr	r2, [pc, #116]	; (800293c <MX_SPI2_Init+0x84>)
 80028c6:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80028c8:	4b1b      	ldr	r3, [pc, #108]	; (8002938 <MX_SPI2_Init+0x80>)
 80028ca:	2282      	movs	r2, #130	; 0x82
 80028cc:	0052      	lsls	r2, r2, #1
 80028ce:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80028d0:	4b19      	ldr	r3, [pc, #100]	; (8002938 <MX_SPI2_Init+0x80>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80028d6:	4b18      	ldr	r3, [pc, #96]	; (8002938 <MX_SPI2_Init+0x80>)
 80028d8:	22e0      	movs	r2, #224	; 0xe0
 80028da:	00d2      	lsls	r2, r2, #3
 80028dc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028de:	4b16      	ldr	r3, [pc, #88]	; (8002938 <MX_SPI2_Init+0x80>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028e4:	4b14      	ldr	r3, [pc, #80]	; (8002938 <MX_SPI2_Init+0x80>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80028ea:	4b13      	ldr	r3, [pc, #76]	; (8002938 <MX_SPI2_Init+0x80>)
 80028ec:	2280      	movs	r2, #128	; 0x80
 80028ee:	0092      	lsls	r2, r2, #2
 80028f0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80028f2:	4b11      	ldr	r3, [pc, #68]	; (8002938 <MX_SPI2_Init+0x80>)
 80028f4:	2208      	movs	r2, #8
 80028f6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028f8:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <MX_SPI2_Init+0x80>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028fe:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <MX_SPI2_Init+0x80>)
 8002900:	2200      	movs	r2, #0
 8002902:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002904:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <MX_SPI2_Init+0x80>)
 8002906:	2200      	movs	r2, #0
 8002908:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800290a:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <MX_SPI2_Init+0x80>)
 800290c:	2207      	movs	r2, #7
 800290e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002910:	4b09      	ldr	r3, [pc, #36]	; (8002938 <MX_SPI2_Init+0x80>)
 8002912:	2200      	movs	r2, #0
 8002914:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002916:	4b08      	ldr	r3, [pc, #32]	; (8002938 <MX_SPI2_Init+0x80>)
 8002918:	2208      	movs	r2, #8
 800291a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800291c:	4b06      	ldr	r3, [pc, #24]	; (8002938 <MX_SPI2_Init+0x80>)
 800291e:	0018      	movs	r0, r3
 8002920:	f006 fbac 	bl	800907c <HAL_SPI_Init>
 8002924:	1e03      	subs	r3, r0, #0
 8002926:	d001      	beq.n	800292c <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 8002928:	f002 f850 	bl	80049cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800292c:	4b02      	ldr	r3, [pc, #8]	; (8002938 <MX_SPI2_Init+0x80>)
 800292e:	2208      	movs	r2, #8
 8002930:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	200031b0 	.word	0x200031b0
 800293c:	40003800 	.word	0x40003800

08002940 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b09e      	sub	sp, #120	; 0x78
 8002944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002946:	2368      	movs	r3, #104	; 0x68
 8002948:	18fb      	adds	r3, r7, r3
 800294a:	0018      	movs	r0, r3
 800294c:	2310      	movs	r3, #16
 800294e:	001a      	movs	r2, r3
 8002950:	2100      	movs	r1, #0
 8002952:	f00a fc0f 	bl	800d174 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002956:	235c      	movs	r3, #92	; 0x5c
 8002958:	18fb      	adds	r3, r7, r3
 800295a:	0018      	movs	r0, r3
 800295c:	230c      	movs	r3, #12
 800295e:	001a      	movs	r2, r3
 8002960:	2100      	movs	r1, #0
 8002962:	f00a fc07 	bl	800d174 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8002966:	2350      	movs	r3, #80	; 0x50
 8002968:	18fb      	adds	r3, r7, r3
 800296a:	0018      	movs	r0, r3
 800296c:	230c      	movs	r3, #12
 800296e:	001a      	movs	r2, r3
 8002970:	2100      	movs	r1, #0
 8002972:	f00a fbff 	bl	800d174 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002976:	2334      	movs	r3, #52	; 0x34
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	0018      	movs	r0, r3
 800297c:	231c      	movs	r3, #28
 800297e:	001a      	movs	r2, r3
 8002980:	2100      	movs	r1, #0
 8002982:	f00a fbf7 	bl	800d174 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002986:	003b      	movs	r3, r7
 8002988:	0018      	movs	r0, r3
 800298a:	2334      	movs	r3, #52	; 0x34
 800298c:	001a      	movs	r2, r3
 800298e:	2100      	movs	r1, #0
 8002990:	f00a fbf0 	bl	800d174 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002994:	4b64      	ldr	r3, [pc, #400]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 8002996:	4a65      	ldr	r2, [pc, #404]	; (8002b2c <MX_TIM1_Init+0x1ec>)
 8002998:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800299a:	4b63      	ldr	r3, [pc, #396]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 800299c:	2200      	movs	r2, #0
 800299e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a0:	4b61      	ldr	r3, [pc, #388]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 80029a6:	4b60      	ldr	r3, [pc, #384]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029a8:	4a61      	ldr	r2, [pc, #388]	; (8002b30 <MX_TIM1_Init+0x1f0>)
 80029aa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ac:	4b5e      	ldr	r3, [pc, #376]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80029b2:	4b5d      	ldr	r3, [pc, #372]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029b8:	4b5b      	ldr	r3, [pc, #364]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029ba:	2280      	movs	r2, #128	; 0x80
 80029bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80029be:	4b5a      	ldr	r3, [pc, #360]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029c0:	0018      	movs	r0, r3
 80029c2:	f007 ff4f 	bl	800a864 <HAL_TIM_Base_Init>
 80029c6:	1e03      	subs	r3, r0, #0
 80029c8:	d001      	beq.n	80029ce <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80029ca:	f001 ffff 	bl	80049cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029ce:	2168      	movs	r1, #104	; 0x68
 80029d0:	187b      	adds	r3, r7, r1
 80029d2:	2280      	movs	r2, #128	; 0x80
 80029d4:	0152      	lsls	r2, r2, #5
 80029d6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80029d8:	187a      	adds	r2, r7, r1
 80029da:	4b53      	ldr	r3, [pc, #332]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029dc:	0011      	movs	r1, r2
 80029de:	0018      	movs	r0, r3
 80029e0:	f008 f9d8 	bl	800ad94 <HAL_TIM_ConfigClockSource>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d001      	beq.n	80029ec <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80029e8:	f001 fff0 	bl	80049cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029ec:	4b4e      	ldr	r3, [pc, #312]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 80029ee:	0018      	movs	r0, r3
 80029f0:	f007 ff90 	bl	800a914 <HAL_TIM_PWM_Init>
 80029f4:	1e03      	subs	r3, r0, #0
 80029f6:	d001      	beq.n	80029fc <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80029f8:	f001 ffe8 	bl	80049cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029fc:	215c      	movs	r1, #92	; 0x5c
 80029fe:	187b      	adds	r3, r7, r1
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a04:	187b      	adds	r3, r7, r1
 8002a06:	2200      	movs	r2, #0
 8002a08:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a0a:	187b      	adds	r3, r7, r1
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a10:	187a      	adds	r2, r7, r1
 8002a12:	4b45      	ldr	r3, [pc, #276]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 8002a14:	0011      	movs	r1, r2
 8002a16:	0018      	movs	r0, r3
 8002a18:	f008 fe8c 	bl	800b734 <HAL_TIMEx_MasterConfigSynchronization>
 8002a1c:	1e03      	subs	r3, r0, #0
 8002a1e:	d001      	beq.n	8002a24 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8002a20:	f001 ffd4 	bl	80049cc <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8002a24:	2150      	movs	r1, #80	; 0x50
 8002a26:	187b      	adds	r3, r7, r1
 8002a28:	2202      	movs	r2, #2
 8002a2a:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8002a2c:	187b      	adds	r3, r7, r1
 8002a2e:	2201      	movs	r2, #1
 8002a30:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8002a32:	187b      	adds	r3, r7, r1
 8002a34:	2200      	movs	r2, #0
 8002a36:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002a38:	187a      	adds	r2, r7, r1
 8002a3a:	4b3b      	ldr	r3, [pc, #236]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f008 ff8c 	bl	800b95c <HAL_TIMEx_ConfigBreakInput>
 8002a44:	1e03      	subs	r3, r0, #0
 8002a46:	d001      	beq.n	8002a4c <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8002a48:	f001 ffc0 	bl	80049cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a4c:	2134      	movs	r1, #52	; 0x34
 8002a4e:	187b      	adds	r3, r7, r1
 8002a50:	2260      	movs	r2, #96	; 0x60
 8002a52:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 300;
 8002a54:	187b      	adds	r3, r7, r1
 8002a56:	2296      	movs	r2, #150	; 0x96
 8002a58:	0052      	lsls	r2, r2, #1
 8002a5a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a5c:	187b      	adds	r3, r7, r1
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a62:	187b      	adds	r3, r7, r1
 8002a64:	2200      	movs	r2, #0
 8002a66:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002a68:	187b      	adds	r3, r7, r1
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a6e:	187b      	adds	r3, r7, r1
 8002a70:	2200      	movs	r2, #0
 8002a72:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a74:	187b      	adds	r3, r7, r1
 8002a76:	2200      	movs	r2, #0
 8002a78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a7a:	1879      	adds	r1, r7, r1
 8002a7c:	4b2a      	ldr	r3, [pc, #168]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	0018      	movs	r0, r3
 8002a82:	f008 f891 	bl	800aba8 <HAL_TIM_PWM_ConfigChannel>
 8002a86:	1e03      	subs	r3, r0, #0
 8002a88:	d001      	beq.n	8002a8e <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8002a8a:	f001 ff9f 	bl	80049cc <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8002a8e:	2134      	movs	r1, #52	; 0x34
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	2232      	movs	r2, #50	; 0x32
 8002a94:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8002a96:	1879      	adds	r1, r7, r1
 8002a98:	4b23      	ldr	r3, [pc, #140]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 8002a9a:	2210      	movs	r2, #16
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f008 f883 	bl	800aba8 <HAL_TIM_PWM_ConfigChannel>
 8002aa2:	1e03      	subs	r3, r0, #0
 8002aa4:	d001      	beq.n	8002aaa <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8002aa6:	f001 ff91 	bl	80049cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8002aaa:	003b      	movs	r3, r7
 8002aac:	2280      	movs	r2, #128	; 0x80
 8002aae:	0112      	lsls	r2, r2, #4
 8002ab0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8002ab2:	003b      	movs	r3, r7
 8002ab4:	2280      	movs	r2, #128	; 0x80
 8002ab6:	00d2      	lsls	r2, r2, #3
 8002ab8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002aba:	003b      	movs	r3, r7
 8002abc:	2200      	movs	r2, #0
 8002abe:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002ac0:	003b      	movs	r3, r7
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8002ac6:	003b      	movs	r3, r7
 8002ac8:	2280      	movs	r2, #128	; 0x80
 8002aca:	0152      	lsls	r2, r2, #5
 8002acc:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ace:	003b      	movs	r3, r7
 8002ad0:	2280      	movs	r2, #128	; 0x80
 8002ad2:	0192      	lsls	r2, r2, #6
 8002ad4:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8002ad6:	003b      	movs	r3, r7
 8002ad8:	220a      	movs	r2, #10
 8002ada:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002adc:	003b      	movs	r3, r7
 8002ade:	2200      	movs	r2, #0
 8002ae0:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002ae2:	003b      	movs	r3, r7
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002ae8:	003b      	movs	r3, r7
 8002aea:	2280      	movs	r2, #128	; 0x80
 8002aec:	0492      	lsls	r2, r2, #18
 8002aee:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002af0:	003b      	movs	r3, r7
 8002af2:	2200      	movs	r2, #0
 8002af4:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002af6:	003b      	movs	r3, r7
 8002af8:	2200      	movs	r2, #0
 8002afa:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8002afc:	003b      	movs	r3, r7
 8002afe:	2280      	movs	r2, #128	; 0x80
 8002b00:	01d2      	lsls	r2, r2, #7
 8002b02:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002b04:	003a      	movs	r2, r7
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 8002b08:	0011      	movs	r1, r2
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f008 fe80 	bl	800b810 <HAL_TIMEx_ConfigBreakDeadTime>
 8002b10:	1e03      	subs	r3, r0, #0
 8002b12:	d001      	beq.n	8002b18 <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 8002b14:	f001 ff5a 	bl	80049cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002b18:	4b03      	ldr	r3, [pc, #12]	; (8002b28 <MX_TIM1_Init+0x1e8>)
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f002 f99c 	bl	8004e58 <HAL_TIM_MspPostInit>

}
 8002b20:	46c0      	nop			; (mov r8, r8)
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b01e      	add	sp, #120	; 0x78
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20003408 	.word	0x20003408
 8002b2c:	40012c00 	.word	0x40012c00
 8002b30:	0000027f 	.word	0x0000027f

08002b34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b08f      	sub	sp, #60	; 0x3c
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002b3a:	2418      	movs	r4, #24
 8002b3c:	193b      	adds	r3, r7, r4
 8002b3e:	0018      	movs	r0, r3
 8002b40:	2320      	movs	r3, #32
 8002b42:	001a      	movs	r2, r3
 8002b44:	2100      	movs	r1, #0
 8002b46:	f00a fb15 	bl	800d174 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4a:	003b      	movs	r3, r7
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	2318      	movs	r3, #24
 8002b50:	001a      	movs	r2, r3
 8002b52:	2100      	movs	r1, #0
 8002b54:	f00a fb0e 	bl	800d174 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002b58:	2380      	movs	r3, #128	; 0x80
 8002b5a:	029b      	lsls	r3, r3, #10
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f7ff fbfb 	bl	8002358 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002b62:	2001      	movs	r0, #1
 8002b64:	f7ff fc0e 	bl	8002384 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002b68:	003b      	movs	r3, r7
 8002b6a:	2204      	movs	r2, #4
 8002b6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b6e:	003b      	movs	r3, r7
 8002b70:	2202      	movs	r2, #2
 8002b72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b74:	003b      	movs	r3, r7
 8002b76:	2200      	movs	r2, #0
 8002b78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b7a:	003b      	movs	r3, r7
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b80:	003b      	movs	r3, r7
 8002b82:	2200      	movs	r2, #0
 8002b84:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002b86:	003b      	movs	r3, r7
 8002b88:	2201      	movs	r2, #1
 8002b8a:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8c:	003a      	movs	r2, r7
 8002b8e:	23a0      	movs	r3, #160	; 0xa0
 8002b90:	05db      	lsls	r3, r3, #23
 8002b92:	0011      	movs	r1, r2
 8002b94:	0018      	movs	r0, r3
 8002b96:	f009 ff6f 	bl	800ca78 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002b9a:	003b      	movs	r3, r7
 8002b9c:	2208      	movs	r2, #8
 8002b9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002ba0:	003b      	movs	r3, r7
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002ba6:	003b      	movs	r3, r7
 8002ba8:	2200      	movs	r2, #0
 8002baa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002bac:	003b      	movs	r3, r7
 8002bae:	2200      	movs	r2, #0
 8002bb0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002bb2:	003b      	movs	r3, r7
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002bb8:	003b      	movs	r3, r7
 8002bba:	2201      	movs	r2, #1
 8002bbc:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bbe:	003a      	movs	r2, r7
 8002bc0:	23a0      	movs	r3, #160	; 0xa0
 8002bc2:	05db      	lsls	r3, r3, #23
 8002bc4:	0011      	movs	r1, r2
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f009 ff56 	bl	800ca78 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002bcc:	2100      	movs	r1, #0
 8002bce:	201c      	movs	r0, #28
 8002bd0:	f7ff fa7e 	bl	80020d0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002bd4:	201c      	movs	r0, #28
 8002bd6:	f7ff fa61 	bl	800209c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8002bda:	193b      	adds	r3, r7, r4
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8002be0:	193b      	adds	r3, r7, r4
 8002be2:	22e1      	movs	r2, #225	; 0xe1
 8002be4:	0212      	lsls	r2, r2, #8
 8002be6:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8002be8:	193b      	adds	r3, r7, r4
 8002bea:	2280      	movs	r2, #128	; 0x80
 8002bec:	0152      	lsls	r2, r2, #5
 8002bee:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002bf0:	0021      	movs	r1, r4
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002bfe:	187b      	adds	r3, r7, r1
 8002c00:	220c      	movs	r2, #12
 8002c02:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	2200      	movs	r2, #0
 8002c08:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002c0a:	187b      	adds	r3, r7, r1
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8002c10:	187b      	adds	r3, r7, r1
 8002c12:	4a16      	ldr	r2, [pc, #88]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c14:	0019      	movs	r1, r3
 8002c16:	0010      	movs	r0, r2
 8002c18:	f00a f9fa 	bl	800d010 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002c1c:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c1e:	2100      	movs	r1, #0
 8002c20:	0018      	movs	r0, r3
 8002c22:	f7ff fae1 	bl	80021e8 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002c26:	4b11      	ldr	r3, [pc, #68]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c28:	2100      	movs	r1, #0
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f7ff faee 	bl	800220c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8002c30:	4b0e      	ldr	r3, [pc, #56]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c32:	0018      	movs	r0, r3
 8002c34:	f7ff fac8 	bl	80021c8 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8002c38:	4b0c      	ldr	r3, [pc, #48]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f7ff fafa 	bl	8002234 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8002c40:	4b0a      	ldr	r3, [pc, #40]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c42:	0018      	movs	r0, r3
 8002c44:	f7ff fab2 	bl	80021ac <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8002c48:	46c0      	nop			; (mov r8, r8)
 8002c4a:	4b08      	ldr	r3, [pc, #32]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f7ff fb09 	bl	8002264 <LL_USART_IsActiveFlag_TEACK>
 8002c52:	1e03      	subs	r3, r0, #0
 8002c54:	d0f9      	beq.n	8002c4a <MX_USART2_UART_Init+0x116>
 8002c56:	4b05      	ldr	r3, [pc, #20]	; (8002c6c <MX_USART2_UART_Init+0x138>)
 8002c58:	0018      	movs	r0, r3
 8002c5a:	f7ff fb17 	bl	800228c <LL_USART_IsActiveFlag_REACK>
 8002c5e:	1e03      	subs	r3, r0, #0
 8002c60:	d0f3      	beq.n	8002c4a <MX_USART2_UART_Init+0x116>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	46c0      	nop			; (mov r8, r8)
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b00f      	add	sp, #60	; 0x3c
 8002c6a:	bd90      	pop	{r4, r7, pc}
 8002c6c:	40004400 	.word	0x40004400

08002c70 <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8002c74:	4b1c      	ldr	r3, [pc, #112]	; (8002ce8 <MX_USART3_Init+0x78>)
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	4b1b      	ldr	r3, [pc, #108]	; (8002ce8 <MX_USART3_Init+0x78>)
 8002c7a:	2180      	movs	r1, #128	; 0x80
 8002c7c:	0309      	lsls	r1, r1, #12
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8002c82:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <MX_USART3_Init+0x7c>)
 8002c84:	4a18      	ldr	r2, [pc, #96]	; (8002ce8 <MX_USART3_Init+0x78>)
 8002c86:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 8100000;
 8002c88:	4b18      	ldr	r3, [pc, #96]	; (8002cec <MX_USART3_Init+0x7c>)
 8002c8a:	4a19      	ldr	r2, [pc, #100]	; (8002cf0 <MX_USART3_Init+0x80>)
 8002c8c:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8002c8e:	4b17      	ldr	r3, [pc, #92]	; (8002cec <MX_USART3_Init+0x7c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8002c94:	4b15      	ldr	r3, [pc, #84]	; (8002cec <MX_USART3_Init+0x7c>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8002c9a:	4b14      	ldr	r3, [pc, #80]	; (8002cec <MX_USART3_Init+0x7c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8002ca0:	4b12      	ldr	r3, [pc, #72]	; (8002cec <MX_USART3_Init+0x7c>)
 8002ca2:	2208      	movs	r2, #8
 8002ca4:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8002ca6:	4b11      	ldr	r3, [pc, #68]	; (8002cec <MX_USART3_Init+0x7c>)
 8002ca8:	2280      	movs	r2, #128	; 0x80
 8002caa:	00d2      	lsls	r2, r2, #3
 8002cac:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8002cae:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <MX_USART3_Init+0x7c>)
 8002cb0:	2280      	movs	r2, #128	; 0x80
 8002cb2:	0092      	lsls	r2, r2, #2
 8002cb4:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <MX_USART3_Init+0x7c>)
 8002cb8:	2280      	movs	r2, #128	; 0x80
 8002cba:	0052      	lsls	r2, r2, #1
 8002cbc:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <MX_USART3_Init+0x7c>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8002cc4:	4b09      	ldr	r3, [pc, #36]	; (8002cec <MX_USART3_Init+0x7c>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8002cca:	4b08      	ldr	r3, [pc, #32]	; (8002cec <MX_USART3_Init+0x7c>)
 8002ccc:	0018      	movs	r0, r3
 8002cce:	f008 fee5 	bl	800ba9c <HAL_USART_Init>
 8002cd2:	1e03      	subs	r3, r0, #0
 8002cd4:	d001      	beq.n	8002cda <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8002cd6:	f001 fe79 	bl	80049cc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 8100000;
 8002cda:	4b04      	ldr	r3, [pc, #16]	; (8002cec <MX_USART3_Init+0x7c>)
 8002cdc:	4a04      	ldr	r2, [pc, #16]	; (8002cf0 <MX_USART3_Init+0x80>)
 8002cde:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8002ce0:	46c0      	nop			; (mov r8, r8)
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	46c0      	nop			; (mov r8, r8)
 8002ce8:	40004800 	.word	0x40004800
 8002cec:	20003394 	.word	0x20003394
 8002cf0:	007b98a0 	.word	0x007b98a0

08002cf4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002cfa:	4b14      	ldr	r3, [pc, #80]	; (8002d4c <MX_DMA_Init+0x58>)
 8002cfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cfe:	4b13      	ldr	r3, [pc, #76]	; (8002d4c <MX_DMA_Init+0x58>)
 8002d00:	2101      	movs	r1, #1
 8002d02:	430a      	orrs	r2, r1
 8002d04:	639a      	str	r2, [r3, #56]	; 0x38
 8002d06:	4b11      	ldr	r3, [pc, #68]	; (8002d4c <MX_DMA_Init+0x58>)
 8002d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	607b      	str	r3, [r7, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d12:	2200      	movs	r2, #0
 8002d14:	2100      	movs	r1, #0
 8002d16:	2009      	movs	r0, #9
 8002d18:	f002 fea6 	bl	8005a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d1c:	2009      	movs	r0, #9
 8002d1e:	f002 feb8 	bl	8005a92 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002d22:	2200      	movs	r2, #0
 8002d24:	2100      	movs	r1, #0
 8002d26:	200a      	movs	r0, #10
 8002d28:	f002 fe9e 	bl	8005a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002d2c:	200a      	movs	r0, #10
 8002d2e:	f002 feb0 	bl	8005a92 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 0, 0);
 8002d32:	2200      	movs	r2, #0
 8002d34:	2100      	movs	r1, #0
 8002d36:	200b      	movs	r0, #11
 8002d38:	f002 fe96 	bl	8005a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8002d3c:	200b      	movs	r0, #11
 8002d3e:	f002 fea8 	bl	8005a92 <HAL_NVIC_EnableIRQ>

}
 8002d42:	46c0      	nop			; (mov r8, r8)
 8002d44:	46bd      	mov	sp, r7
 8002d46:	b002      	add	sp, #8
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	46c0      	nop			; (mov r8, r8)
 8002d4c:	40021000 	.word	0x40021000

08002d50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d56:	003b      	movs	r3, r7
 8002d58:	0018      	movs	r0, r3
 8002d5a:	2318      	movs	r3, #24
 8002d5c:	001a      	movs	r2, r3
 8002d5e:	2100      	movs	r1, #0
 8002d60:	f00a fa08 	bl	800d174 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8002d64:	2002      	movs	r0, #2
 8002d66:	f7ff fb0d 	bl	8002384 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8002d6a:	2004      	movs	r0, #4
 8002d6c:	f7ff fb0a 	bl	8002384 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002d70:	2001      	movs	r0, #1
 8002d72:	f7ff fb07 	bl	8002384 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8002d76:	2380      	movs	r3, #128	; 0x80
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4aa0      	ldr	r2, [pc, #640]	; (8002ffc <MX_GPIO_Init+0x2ac>)
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	0010      	movs	r0, r2
 8002d80:	f7ff fad2 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8002d84:	2380      	movs	r3, #128	; 0x80
 8002d86:	01db      	lsls	r3, r3, #7
 8002d88:	4a9d      	ldr	r2, [pc, #628]	; (8003000 <MX_GPIO_Init+0x2b0>)
 8002d8a:	0019      	movs	r1, r3
 8002d8c:	0010      	movs	r0, r2
 8002d8e:	f7ff facb 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8002d92:	2380      	movs	r3, #128	; 0x80
 8002d94:	021b      	lsls	r3, r3, #8
 8002d96:	4a9a      	ldr	r2, [pc, #616]	; (8003000 <MX_GPIO_Init+0x2b0>)
 8002d98:	0019      	movs	r1, r3
 8002d9a:	0010      	movs	r0, r2
 8002d9c:	f7ff fac4 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8002da0:	23a0      	movs	r3, #160	; 0xa0
 8002da2:	05db      	lsls	r3, r3, #23
 8002da4:	2140      	movs	r1, #64	; 0x40
 8002da6:	0018      	movs	r0, r3
 8002da8:	f7ff fabe 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8002dac:	23a0      	movs	r3, #160	; 0xa0
 8002dae:	05db      	lsls	r3, r3, #23
 8002db0:	2180      	movs	r1, #128	; 0x80
 8002db2:	0018      	movs	r0, r3
 8002db4:	f7ff fab8 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8002db8:	4b91      	ldr	r3, [pc, #580]	; (8003000 <MX_GPIO_Init+0x2b0>)
 8002dba:	2140      	movs	r1, #64	; 0x40
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f7ff fab3 	bl	8002328 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8002dc2:	2380      	movs	r3, #128	; 0x80
 8002dc4:	011a      	lsls	r2, r3, #4
 8002dc6:	23a0      	movs	r3, #160	; 0xa0
 8002dc8:	05db      	lsls	r3, r3, #23
 8002dca:	0011      	movs	r1, r2
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f7ff fab7 	bl	8002340 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8002dd2:	2380      	movs	r3, #128	; 0x80
 8002dd4:	015a      	lsls	r2, r3, #5
 8002dd6:	23a0      	movs	r3, #160	; 0xa0
 8002dd8:	05db      	lsls	r3, r3, #23
 8002dda:	0011      	movs	r1, r2
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f7ff faaf 	bl	8002340 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8002de2:	003b      	movs	r3, r7
 8002de4:	2280      	movs	r2, #128	; 0x80
 8002de6:	0092      	lsls	r2, r2, #2
 8002de8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002dea:	003b      	movs	r3, r7
 8002dec:	2201      	movs	r2, #1
 8002dee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002df0:	003b      	movs	r3, r7
 8002df2:	2203      	movs	r2, #3
 8002df4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002df6:	003b      	movs	r3, r7
 8002df8:	2200      	movs	r2, #0
 8002dfa:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002dfc:	003b      	movs	r3, r7
 8002dfe:	2200      	movs	r2, #0
 8002e00:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8002e02:	003b      	movs	r3, r7
 8002e04:	4a7d      	ldr	r2, [pc, #500]	; (8002ffc <MX_GPIO_Init+0x2ac>)
 8002e06:	0019      	movs	r1, r3
 8002e08:	0010      	movs	r0, r2
 8002e0a:	f009 fe35 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8002e0e:	003b      	movs	r3, r7
 8002e10:	2280      	movs	r2, #128	; 0x80
 8002e12:	01d2      	lsls	r2, r2, #7
 8002e14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e16:	003b      	movs	r3, r7
 8002e18:	2201      	movs	r2, #1
 8002e1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e1c:	003b      	movs	r3, r7
 8002e1e:	2200      	movs	r2, #0
 8002e20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e22:	003b      	movs	r3, r7
 8002e24:	2200      	movs	r2, #0
 8002e26:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e28:	003b      	movs	r3, r7
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8002e2e:	003b      	movs	r3, r7
 8002e30:	4a73      	ldr	r2, [pc, #460]	; (8003000 <MX_GPIO_Init+0x2b0>)
 8002e32:	0019      	movs	r1, r3
 8002e34:	0010      	movs	r0, r2
 8002e36:	f009 fe1f 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8002e3a:	003b      	movs	r3, r7
 8002e3c:	2280      	movs	r2, #128	; 0x80
 8002e3e:	0212      	lsls	r2, r2, #8
 8002e40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e42:	003b      	movs	r3, r7
 8002e44:	2201      	movs	r2, #1
 8002e46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e48:	003b      	movs	r3, r7
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e4e:	003b      	movs	r3, r7
 8002e50:	2200      	movs	r2, #0
 8002e52:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e54:	003b      	movs	r3, r7
 8002e56:	2200      	movs	r2, #0
 8002e58:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8002e5a:	003b      	movs	r3, r7
 8002e5c:	4a68      	ldr	r2, [pc, #416]	; (8003000 <MX_GPIO_Init+0x2b0>)
 8002e5e:	0019      	movs	r1, r3
 8002e60:	0010      	movs	r0, r2
 8002e62:	f009 fe09 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8002e66:	003b      	movs	r3, r7
 8002e68:	2201      	movs	r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e6c:	003b      	movs	r3, r7
 8002e6e:	2200      	movs	r2, #0
 8002e70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e72:	003b      	movs	r3, r7
 8002e74:	2201      	movs	r2, #1
 8002e76:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8002e78:	003a      	movs	r2, r7
 8002e7a:	23a0      	movs	r3, #160	; 0xa0
 8002e7c:	05db      	lsls	r3, r3, #23
 8002e7e:	0011      	movs	r1, r2
 8002e80:	0018      	movs	r0, r3
 8002e82:	f009 fdf9 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8002e86:	003b      	movs	r3, r7
 8002e88:	2202      	movs	r2, #2
 8002e8a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e8c:	003b      	movs	r3, r7
 8002e8e:	2200      	movs	r2, #0
 8002e90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e92:	003b      	movs	r3, r7
 8002e94:	2201      	movs	r2, #1
 8002e96:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8002e98:	003a      	movs	r2, r7
 8002e9a:	23a0      	movs	r3, #160	; 0xa0
 8002e9c:	05db      	lsls	r3, r3, #23
 8002e9e:	0011      	movs	r1, r2
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f009 fde9 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8002ea6:	003b      	movs	r3, r7
 8002ea8:	2210      	movs	r2, #16
 8002eaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002eac:	003b      	movs	r3, r7
 8002eae:	2200      	movs	r2, #0
 8002eb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002eb2:	003b      	movs	r3, r7
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8002eb8:	003a      	movs	r2, r7
 8002eba:	23a0      	movs	r3, #160	; 0xa0
 8002ebc:	05db      	lsls	r3, r3, #23
 8002ebe:	0011      	movs	r1, r2
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f009 fdd9 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8002ec6:	003b      	movs	r3, r7
 8002ec8:	2240      	movs	r2, #64	; 0x40
 8002eca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ecc:	003b      	movs	r3, r7
 8002ece:	2201      	movs	r2, #1
 8002ed0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed2:	003b      	movs	r3, r7
 8002ed4:	2203      	movs	r2, #3
 8002ed6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ed8:	003b      	movs	r3, r7
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ede:	003b      	movs	r3, r7
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8002ee4:	003a      	movs	r2, r7
 8002ee6:	23a0      	movs	r3, #160	; 0xa0
 8002ee8:	05db      	lsls	r3, r3, #23
 8002eea:	0011      	movs	r1, r2
 8002eec:	0018      	movs	r0, r3
 8002eee:	f009 fdc3 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8002ef2:	003b      	movs	r3, r7
 8002ef4:	2280      	movs	r2, #128	; 0x80
 8002ef6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ef8:	003b      	movs	r3, r7
 8002efa:	2201      	movs	r2, #1
 8002efc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002efe:	003b      	movs	r3, r7
 8002f00:	2203      	movs	r2, #3
 8002f02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f04:	003b      	movs	r3, r7
 8002f06:	2200      	movs	r2, #0
 8002f08:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f0a:	003b      	movs	r3, r7
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8002f10:	003a      	movs	r2, r7
 8002f12:	23a0      	movs	r3, #160	; 0xa0
 8002f14:	05db      	lsls	r3, r3, #23
 8002f16:	0011      	movs	r1, r2
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f009 fdad 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8002f1e:	003b      	movs	r3, r7
 8002f20:	2240      	movs	r2, #64	; 0x40
 8002f22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f24:	003b      	movs	r3, r7
 8002f26:	2201      	movs	r2, #1
 8002f28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2a:	003b      	movs	r3, r7
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f30:	003b      	movs	r3, r7
 8002f32:	2200      	movs	r2, #0
 8002f34:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f36:	003b      	movs	r3, r7
 8002f38:	2200      	movs	r2, #0
 8002f3a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8002f3c:	003b      	movs	r3, r7
 8002f3e:	4a30      	ldr	r2, [pc, #192]	; (8003000 <MX_GPIO_Init+0x2b0>)
 8002f40:	0019      	movs	r1, r3
 8002f42:	0010      	movs	r0, r2
 8002f44:	f009 fd98 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8002f48:	003b      	movs	r3, r7
 8002f4a:	2280      	movs	r2, #128	; 0x80
 8002f4c:	0112      	lsls	r2, r2, #4
 8002f4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f50:	003b      	movs	r3, r7
 8002f52:	2201      	movs	r2, #1
 8002f54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f56:	003b      	movs	r3, r7
 8002f58:	2203      	movs	r2, #3
 8002f5a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f5c:	003b      	movs	r3, r7
 8002f5e:	2200      	movs	r2, #0
 8002f60:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f62:	003b      	movs	r3, r7
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8002f68:	003a      	movs	r2, r7
 8002f6a:	23a0      	movs	r3, #160	; 0xa0
 8002f6c:	05db      	lsls	r3, r3, #23
 8002f6e:	0011      	movs	r1, r2
 8002f70:	0018      	movs	r0, r3
 8002f72:	f009 fd81 	bl	800ca78 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8002f76:	003b      	movs	r3, r7
 8002f78:	2280      	movs	r2, #128	; 0x80
 8002f7a:	0152      	lsls	r2, r2, #5
 8002f7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f7e:	003b      	movs	r3, r7
 8002f80:	2201      	movs	r2, #1
 8002f82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f84:	003b      	movs	r3, r7
 8002f86:	2203      	movs	r2, #3
 8002f88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f8a:	003b      	movs	r3, r7
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f90:	003b      	movs	r3, r7
 8002f92:	2200      	movs	r2, #0
 8002f94:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 8002f96:	003a      	movs	r2, r7
 8002f98:	23a0      	movs	r3, #160	; 0xa0
 8002f9a:	05db      	lsls	r3, r3, #23
 8002f9c:	0011      	movs	r1, r2
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f009 fd6a 	bl	800ca78 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = KEY_4_Pin;
 8002fa4:	003b      	movs	r3, r7
 8002fa6:	2280      	movs	r2, #128	; 0x80
 8002fa8:	0192      	lsls	r2, r2, #6
 8002faa:	601a      	str	r2, [r3, #0]
  	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002fac:	003b      	movs	r3, r7
 8002fae:	2200      	movs	r2, #0
 8002fb0:	605a      	str	r2, [r3, #4]
  	  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002fb2:	003b      	movs	r3, r7
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	611a      	str	r2, [r3, #16]
  	  LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8002fb8:	003a      	movs	r2, r7
 8002fba:	23a0      	movs	r3, #160	; 0xa0
 8002fbc:	05db      	lsls	r3, r3, #23
 8002fbe:	0011      	movs	r1, r2
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f009 fd59 	bl	800ca78 <LL_GPIO_Init>
  	  /**/
  	    GPIO_InitStruct.Pin = KEY_5_Pin;
 8002fc6:	003b      	movs	r3, r7
 8002fc8:	2280      	movs	r2, #128	; 0x80
 8002fca:	01d2      	lsls	r2, r2, #7
 8002fcc:	601a      	str	r2, [r3, #0]
  	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002fce:	003b      	movs	r3, r7
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	605a      	str	r2, [r3, #4]
  	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002fd4:	003b      	movs	r3, r7
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	611a      	str	r2, [r3, #16]
  	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8002fda:	003a      	movs	r2, r7
 8002fdc:	23a0      	movs	r3, #160	; 0xa0
 8002fde:	05db      	lsls	r3, r3, #23
 8002fe0:	0011      	movs	r1, r2
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f009 fd48 	bl	800ca78 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8002fe8:	2380      	movs	r3, #128	; 0x80
 8002fea:	031b      	lsls	r3, r3, #12
 8002fec:	0018      	movs	r0, r3
 8002fee:	f7ff f98b 	bl	8002308 <LL_SYSCFG_EnableFastModePlus>

}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	b006      	add	sp, #24
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	50000400 	.word	0x50000400
 8003000:	50000800 	.word	0x50000800

08003004 <USART2_RX_Callback>:
//	    GPIO_InitStruct.Pin = KEY_5_Pin;
//	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
void  USART2_RX_Callback(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0

  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8003008:	4b16      	ldr	r3, [pc, #88]	; (8003064 <USART2_RX_Callback+0x60>)
 800300a:	0018      	movs	r0, r3
 800300c:	f7ff f96e 	bl	80022ec <LL_USART_ReceiveData9>
 8003010:	0003      	movs	r3, r0
 8003012:	001a      	movs	r2, r3
 8003014:	4b14      	ldr	r3, [pc, #80]	; (8003068 <USART2_RX_Callback+0x64>)
 8003016:	801a      	strh	r2, [r3, #0]
	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
 8003018:	4b12      	ldr	r3, [pc, #72]	; (8003064 <USART2_RX_Callback+0x60>)
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	b29b      	uxth	r3, r3
 800301e:	05db      	lsls	r3, r3, #23
 8003020:	0ddb      	lsrs	r3, r3, #23
 8003022:	b29a      	uxth	r2, r3
 8003024:	4b10      	ldr	r3, [pc, #64]	; (8003068 <USART2_RX_Callback+0x64>)
 8003026:	801a      	strh	r2, [r3, #0]
  ByteReceived=1;
 8003028:	4b10      	ldr	r3, [pc, #64]	; (800306c <USART2_RX_Callback+0x68>)
 800302a:	2201      	movs	r2, #1
 800302c:	701a      	strb	r2, [r3, #0]
  if(dt1>0xFF){
 800302e:	4b0e      	ldr	r3, [pc, #56]	; (8003068 <USART2_RX_Callback+0x64>)
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	2bff      	cmp	r3, #255	; 0xff
 8003034:	d90a      	bls.n	800304c <USART2_RX_Callback+0x48>
	  cmd[0]=dt1;
 8003036:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <USART2_RX_Callback+0x64>)
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	b2da      	uxtb	r2, r3
 800303c:	4b0c      	ldr	r3, [pc, #48]	; (8003070 <USART2_RX_Callback+0x6c>)
 800303e:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8003040:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <USART2_RX_Callback+0x70>)
 8003042:	2200      	movs	r2, #0
 8003044:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 8003046:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <USART2_RX_Callback+0x74>)
 8003048:	2201      	movs	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 800304c:	4b0a      	ldr	r3, [pc, #40]	; (8003078 <USART2_RX_Callback+0x74>)
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d104      	bne.n	800305e <USART2_RX_Callback+0x5a>
	  cmdReceive(dt1);
 8003054:	4b04      	ldr	r3, [pc, #16]	; (8003068 <USART2_RX_Callback+0x64>)
 8003056:	881b      	ldrh	r3, [r3, #0]
 8003058:	0018      	movs	r0, r3
 800305a:	f000 f87f 	bl	800315c <cmdReceive>
  }
}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40004400 	.word	0x40004400
 8003068:	200035de 	.word	0x200035de
 800306c:	20003160 	.word	0x20003160
 8003070:	200055e4 	.word	0x200055e4
 8003074:	20003162 	.word	0x20003162
 8003078:	20003161 	.word	0x20003161

0800307c <HAL_SPI_RxHalfCpltCallback>:
//====================================================================================================================
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi2)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  	GPIOA->ODR |= 1 << 11;	//set test 1
 8003084:	23a0      	movs	r3, #160	; 0xa0
 8003086:	05db      	lsls	r3, r3, #23
 8003088:	695a      	ldr	r2, [r3, #20]
 800308a:	23a0      	movs	r3, #160	; 0xa0
 800308c:	05db      	lsls	r3, r3, #23
 800308e:	2180      	movs	r1, #128	; 0x80
 8003090:	0109      	lsls	r1, r1, #4
 8003092:	430a      	orrs	r2, r1
 8003094:	615a      	str	r2, [r3, #20]
  	GPIOA->ODR &= ~(1 << 11);	//reset test 1
 8003096:	23a0      	movs	r3, #160	; 0xa0
 8003098:	05db      	lsls	r3, r3, #23
 800309a:	695a      	ldr	r2, [r3, #20]
 800309c:	23a0      	movs	r3, #160	; 0xa0
 800309e:	05db      	lsls	r3, r3, #23
 80030a0:	490e      	ldr	r1, [pc, #56]	; (80030dc <HAL_SPI_RxHalfCpltCallback+0x60>)
 80030a2:	400a      	ands	r2, r1
 80030a4:	615a      	str	r2, [r3, #20]
//  	if(cmd2Execute==0x11){
  	GPIOA->ODR &= ~(1 << 6);	//reset cs of DISPLAY
 80030a6:	23a0      	movs	r3, #160	; 0xa0
 80030a8:	05db      	lsls	r3, r3, #23
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	23a0      	movs	r3, #160	; 0xa0
 80030ae:	05db      	lsls	r3, r3, #23
 80030b0:	2140      	movs	r1, #64	; 0x40
 80030b2:	438a      	bics	r2, r1
 80030b4:	615a      	str	r2, [r3, #20]
  		GPIOA->ODR |= 1 << 7;	//set   dc of DISPLAY
 80030b6:	23a0      	movs	r3, #160	; 0xa0
 80030b8:	05db      	lsls	r3, r3, #23
 80030ba:	695a      	ldr	r2, [r3, #20]
 80030bc:	23a0      	movs	r3, #160	; 0xa0
 80030be:	05db      	lsls	r3, r3, #23
 80030c0:	2180      	movs	r1, #128	; 0x80
 80030c2:	430a      	orrs	r2, r1
 80030c4:	615a      	str	r2, [r3, #20]
  		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,len);
 80030c6:	4b06      	ldr	r3, [pc, #24]	; (80030e0 <HAL_SPI_RxHalfCpltCallback+0x64>)
 80030c8:	881a      	ldrh	r2, [r3, #0]
 80030ca:	4906      	ldr	r1, [pc, #24]	; (80030e4 <HAL_SPI_RxHalfCpltCallback+0x68>)
 80030cc:	4b06      	ldr	r3, [pc, #24]	; (80030e8 <HAL_SPI_RxHalfCpltCallback+0x6c>)
 80030ce:	0018      	movs	r0, r3
 80030d0:	f008 fdf2 	bl	800bcb8 <HAL_USART_Transmit_DMA>
//  	if(cmd2Execute==0x13){
//
////  	  		HAL_SPI_Transmit_DMA(&hspi1, MEM_Buffer,len);
//  	  	}

}
 80030d4:	46c0      	nop			; (mov r8, r8)
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b002      	add	sp, #8
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	fffff7ff 	.word	0xfffff7ff
 80030e0:	200035dc 	.word	0x200035dc
 80030e4:	200035e4 	.word	0x200035e4
 80030e8:	20003394 	.word	0x20003394

080030ec <HAL_SPI_RxCpltCallback>:
//==========================================================
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi2)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
//	if(cmd2Execute==0x11){
		GPIOC->ODR |= 1 << 15; // set cs
 80030f4:	4b05      	ldr	r3, [pc, #20]	; (800310c <HAL_SPI_RxCpltCallback+0x20>)
 80030f6:	695a      	ldr	r2, [r3, #20]
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <HAL_SPI_RxCpltCallback+0x20>)
 80030fa:	2180      	movs	r1, #128	; 0x80
 80030fc:	0209      	lsls	r1, r1, #8
 80030fe:	430a      	orrs	r2, r1
 8003100:	615a      	str	r2, [r3, #20]
//	}
//	if(cmd2Execute==0x13){
//
//	}
}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	46bd      	mov	sp, r7
 8003106:	b002      	add	sp, #8
 8003108:	bd80      	pop	{r7, pc}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	50000800 	.word	0x50000800

08003110 <HAL_USART_TxCpltCallback>:
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart3)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
	GPIOA->ODR &= ~(1 << 7);	//reset dc
 8003118:	23a0      	movs	r3, #160	; 0xa0
 800311a:	05db      	lsls	r3, r3, #23
 800311c:	695a      	ldr	r2, [r3, #20]
 800311e:	23a0      	movs	r3, #160	; 0xa0
 8003120:	05db      	lsls	r3, r3, #23
 8003122:	2180      	movs	r1, #128	; 0x80
 8003124:	438a      	bics	r2, r1
 8003126:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set cs
 8003128:	23a0      	movs	r3, #160	; 0xa0
 800312a:	05db      	lsls	r3, r3, #23
 800312c:	695a      	ldr	r2, [r3, #20]
 800312e:	23a0      	movs	r3, #160	; 0xa0
 8003130:	05db      	lsls	r3, r3, #23
 8003132:	2140      	movs	r1, #64	; 0x40
 8003134:	430a      	orrs	r2, r1
 8003136:	615a      	str	r2, [r3, #20]

	GPIOC->ODR |= 1 << 6;	//set BF
 8003138:	4b06      	ldr	r3, [pc, #24]	; (8003154 <HAL_USART_TxCpltCallback+0x44>)
 800313a:	695a      	ldr	r2, [r3, #20]
 800313c:	4b05      	ldr	r3, [pc, #20]	; (8003154 <HAL_USART_TxCpltCallback+0x44>)
 800313e:	2140      	movs	r1, #64	; 0x40
 8003140:	430a      	orrs	r2, r1
 8003142:	615a      	str	r2, [r3, #20]
	cmd2Execute=0;
 8003144:	4b04      	ldr	r3, [pc, #16]	; (8003158 <HAL_USART_TxCpltCallback+0x48>)
 8003146:	2200      	movs	r2, #0
 8003148:	701a      	strb	r2, [r3, #0]
}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	46bd      	mov	sp, r7
 800314e:	b002      	add	sp, #8
 8003150:	bd80      	pop	{r7, pc}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	50000800 	.word	0x50000800
 8003158:	2000345e 	.word	0x2000345e

0800315c <cmdReceive>:
//	GPIOC->ODR |= 1 << 6;	//set BF
//	cmd2Execute=0;
}
//==============================================================
	void cmdReceive (uint16_t dt1)
	{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	0002      	movs	r2, r0
 8003164:	1dbb      	adds	r3, r7, #6
 8003166:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 8003168:	230f      	movs	r3, #15
 800316a:	18fb      	adds	r3, r7, r3
 800316c:	2200      	movs	r2, #0
 800316e:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 8003170:	46c0      	nop			; (mov r8, r8)
 8003172:	4b2b      	ldr	r3, [pc, #172]	; (8003220 <cmdReceive+0xc4>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d0fb      	beq.n	8003172 <cmdReceive+0x16>
	  ByteReceived=0;
 800317a:	4b29      	ldr	r3, [pc, #164]	; (8003220 <cmdReceive+0xc4>)
 800317c:	2200      	movs	r2, #0
 800317e:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 8003180:	4b28      	ldr	r3, [pc, #160]	; (8003224 <cmdReceive+0xc8>)
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	001a      	movs	r2, r3
 8003186:	1dbb      	adds	r3, r7, #6
 8003188:	881b      	ldrh	r3, [r3, #0]
 800318a:	b2d9      	uxtb	r1, r3
 800318c:	4b26      	ldr	r3, [pc, #152]	; (8003228 <cmdReceive+0xcc>)
 800318e:	5499      	strb	r1, [r3, r2]
	  ind++;
 8003190:	4b24      	ldr	r3, [pc, #144]	; (8003224 <cmdReceive+0xc8>)
 8003192:	881b      	ldrh	r3, [r3, #0]
 8003194:	3301      	adds	r3, #1
 8003196:	b29a      	uxth	r2, r3
 8003198:	4b22      	ldr	r3, [pc, #136]	; (8003224 <cmdReceive+0xc8>)
 800319a:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 800319c:	4b21      	ldr	r3, [pc, #132]	; (8003224 <cmdReceive+0xc8>)
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d033      	beq.n	800320c <cmdReceive+0xb0>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 80031a4:	4b1f      	ldr	r3, [pc, #124]	; (8003224 <cmdReceive+0xc8>)
 80031a6:	881b      	ldrh	r3, [r3, #0]
 80031a8:	001a      	movs	r2, r3
 80031aa:	4b1f      	ldr	r3, [pc, #124]	; (8003228 <cmdReceive+0xcc>)
 80031ac:	785b      	ldrb	r3, [r3, #1]
 80031ae:	3301      	adds	r3, #1
 80031b0:	429a      	cmp	r2, r3
 80031b2:	dd2b      	ble.n	800320c <cmdReceive+0xb0>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 80031b4:	230f      	movs	r3, #15
 80031b6:	18fb      	adds	r3, r7, r3
 80031b8:	2200      	movs	r2, #0
 80031ba:	701a      	strb	r2, [r3, #0]
 80031bc:	e00f      	b.n	80031de <cmdReceive+0x82>
				 inputCS+=cmd[i];
 80031be:	210f      	movs	r1, #15
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	4a18      	ldr	r2, [pc, #96]	; (8003228 <cmdReceive+0xcc>)
 80031c6:	5cd2      	ldrb	r2, [r2, r3]
 80031c8:	4b18      	ldr	r3, [pc, #96]	; (800322c <cmdReceive+0xd0>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	18d3      	adds	r3, r2, r3
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	4b16      	ldr	r3, [pc, #88]	; (800322c <cmdReceive+0xd0>)
 80031d2:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 80031d4:	187b      	adds	r3, r7, r1
 80031d6:	781a      	ldrb	r2, [r3, #0]
 80031d8:	187b      	adds	r3, r7, r1
 80031da:	3201      	adds	r2, #1
 80031dc:	701a      	strb	r2, [r3, #0]
 80031de:	4b12      	ldr	r3, [pc, #72]	; (8003228 <cmdReceive+0xcc>)
 80031e0:	785b      	ldrb	r3, [r3, #1]
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	210f      	movs	r1, #15
 80031e6:	187b      	adds	r3, r7, r1
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	dae7      	bge.n	80031be <cmdReceive+0x62>
			 }
			 if((inputCS==0)&&(i==cmd[1]+2)){
 80031ee:	4b0f      	ldr	r3, [pc, #60]	; (800322c <cmdReceive+0xd0>)
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10a      	bne.n	800320c <cmdReceive+0xb0>
 80031f6:	187b      	adds	r3, r7, r1
 80031f8:	781a      	ldrb	r2, [r3, #0]
 80031fa:	4b0b      	ldr	r3, [pc, #44]	; (8003228 <cmdReceive+0xcc>)
 80031fc:	785b      	ldrb	r3, [r3, #1]
 80031fe:	3302      	adds	r3, #2
 8003200:	429a      	cmp	r2, r3
 8003202:	d103      	bne.n	800320c <cmdReceive+0xb0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 	answer2CPU(cmd);
 8003204:	4b08      	ldr	r3, [pc, #32]	; (8003228 <cmdReceive+0xcc>)
 8003206:	0018      	movs	r0, r3
 8003208:	f000 fb24 	bl	8003854 <answer2CPU>
			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 800320c:	4b08      	ldr	r3, [pc, #32]	; (8003230 <cmdReceive+0xd4>)
 800320e:	6a1a      	ldr	r2, [r3, #32]
 8003210:	4b07      	ldr	r3, [pc, #28]	; (8003230 <cmdReceive+0xd4>)
 8003212:	2108      	movs	r1, #8
 8003214:	430a      	orrs	r2, r1
 8003216:	621a      	str	r2, [r3, #32]
	}
 8003218:	46c0      	nop			; (mov r8, r8)
 800321a:	46bd      	mov	sp, r7
 800321c:	b004      	add	sp, #16
 800321e:	bd80      	pop	{r7, pc}
 8003220:	20003160 	.word	0x20003160
 8003224:	20003162 	.word	0x20003162
 8003228:	200055e4 	.word	0x200055e4
 800322c:	20003164 	.word	0x20003164
 8003230:	40004400 	.word	0x40004400

08003234 <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	0002      	movs	r2, r0
 800323c:	1dfb      	adds	r3, r7, #7
 800323e:	701a      	strb	r2, [r3, #0]
			HAL_USART_Transmit(&husart3, (uint8_t*)&byte, 1, 10);
 8003240:	1df9      	adds	r1, r7, #7
 8003242:	4804      	ldr	r0, [pc, #16]	; (8003254 <USART_AS_SPI_sendCMD+0x20>)
 8003244:	230a      	movs	r3, #10
 8003246:	2201      	movs	r2, #1
 8003248:	f008 fc78 	bl	800bb3c <HAL_USART_Transmit>
		}
 800324c:	46c0      	nop			; (mov r8, r8)
 800324e:	46bd      	mov	sp, r7
 8003250:	b002      	add	sp, #8
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20003394 	.word	0x20003394

08003258 <weoInit>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
	}
	void weoInit(void) {
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 800325c:	4b32      	ldr	r3, [pc, #200]	; (8003328 <weoInit+0xd0>)
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	4b31      	ldr	r3, [pc, #196]	; (8003328 <weoInit+0xd0>)
 8003262:	2101      	movs	r1, #1
 8003264:	438a      	bics	r2, r1
 8003266:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 8003268:	4b2f      	ldr	r3, [pc, #188]	; (8003328 <weoInit+0xd0>)
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	4b2e      	ldr	r3, [pc, #184]	; (8003328 <weoInit+0xd0>)
 800326e:	2180      	movs	r1, #128	; 0x80
 8003270:	0309      	lsls	r1, r1, #12
 8003272:	430a      	orrs	r2, r1
 8003274:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 8003276:	4b2c      	ldr	r3, [pc, #176]	; (8003328 <weoInit+0xd0>)
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	4b2b      	ldr	r3, [pc, #172]	; (8003328 <weoInit+0xd0>)
 800327c:	2101      	movs	r1, #1
 800327e:	430a      	orrs	r2, r1
 8003280:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 8003282:	2001      	movs	r0, #1
 8003284:	f002 f8aa 	bl	80053dc <HAL_Delay>
		HAL_Delay(1);
 8003288:	2001      	movs	r0, #1
 800328a:	f002 f8a7 	bl	80053dc <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800328e:	4b27      	ldr	r3, [pc, #156]	; (800332c <weoInit+0xd4>)
 8003290:	2100      	movs	r1, #0
 8003292:	0018      	movs	r0, r3
 8003294:	f007 fb9e 	bl	800a9d4 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 8003298:	2001      	movs	r0, #1
 800329a:	f002 f89f 	bl	80053dc <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 800329e:	23a0      	movs	r3, #160	; 0xa0
 80032a0:	05db      	lsls	r3, r3, #23
 80032a2:	695a      	ldr	r2, [r3, #20]
 80032a4:	23a0      	movs	r3, #160	; 0xa0
 80032a6:	05db      	lsls	r3, r3, #23
 80032a8:	2140      	movs	r1, #64	; 0x40
 80032aa:	438a      	bics	r2, r1
 80032ac:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 80032ae:	23a0      	movs	r3, #160	; 0xa0
 80032b0:	05db      	lsls	r3, r3, #23
 80032b2:	695a      	ldr	r2, [r3, #20]
 80032b4:	23a0      	movs	r3, #160	; 0xa0
 80032b6:	05db      	lsls	r3, r3, #23
 80032b8:	2180      	movs	r1, #128	; 0x80
 80032ba:	438a      	bics	r2, r1
 80032bc:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 80032be:	20af      	movs	r0, #175	; 0xaf
 80032c0:	f7ff ffb8 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 80032c4:	20a0      	movs	r0, #160	; 0xa0
 80032c6:	f7ff ffb5 	bl	8003234 <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0b00010100);
		USART_AS_SPI_sendCMD(0x51); //	0x51 is a proper remap!
 80032ca:	2051      	movs	r0, #81	; 0x51
 80032cc:	f7ff ffb2 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 80032d0:	2081      	movs	r0, #129	; 0x81
 80032d2:	f7ff ffaf 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 80032d6:	20ff      	movs	r0, #255	; 0xff
 80032d8:	f7ff ffac 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 80032dc:	20a1      	movs	r0, #161	; 0xa1
 80032de:	f7ff ffa9 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80032e2:	2000      	movs	r0, #0
 80032e4:	f7ff ffa6 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 80032e8:	20a2      	movs	r0, #162	; 0xa2
 80032ea:	f7ff ffa3 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80032ee:	2000      	movs	r0, #0
 80032f0:	f7ff ffa0 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 80032f4:	20a8      	movs	r0, #168	; 0xa8
 80032f6:	f7ff ff9d 	bl	8003234 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 80032fa:	207f      	movs	r0, #127	; 0x7f
 80032fc:	f7ff ff9a 	bl	8003234 <USART_AS_SPI_sendCMD>
		GPIOA->ODR |= 1 << 7;	//set dc
 8003300:	23a0      	movs	r3, #160	; 0xa0
 8003302:	05db      	lsls	r3, r3, #23
 8003304:	695a      	ldr	r2, [r3, #20]
 8003306:	23a0      	movs	r3, #160	; 0xa0
 8003308:	05db      	lsls	r3, r3, #23
 800330a:	2180      	movs	r1, #128	; 0x80
 800330c:	430a      	orrs	r2, r1
 800330e:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 8003310:	23a0      	movs	r3, #160	; 0xa0
 8003312:	05db      	lsls	r3, r3, #23
 8003314:	695a      	ldr	r2, [r3, #20]
 8003316:	23a0      	movs	r3, #160	; 0xa0
 8003318:	05db      	lsls	r3, r3, #23
 800331a:	2140      	movs	r1, #64	; 0x40
 800331c:	430a      	orrs	r2, r1
 800331e:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 8003320:	46c0      	nop			; (mov r8, r8)
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	40004800 	.word	0x40004800
 800332c:	20003408 	.word	0x20003408

08003330 <weoClear>:
	void weoClear(void) {
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
		uint16_t i;

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 8003336:	23a0      	movs	r3, #160	; 0xa0
 8003338:	05db      	lsls	r3, r3, #23
 800333a:	695a      	ldr	r2, [r3, #20]
 800333c:	23a0      	movs	r3, #160	; 0xa0
 800333e:	05db      	lsls	r3, r3, #23
 8003340:	2140      	movs	r1, #64	; 0x40
 8003342:	438a      	bics	r2, r1
 8003344:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 8003346:	23a0      	movs	r3, #160	; 0xa0
 8003348:	05db      	lsls	r3, r3, #23
 800334a:	695a      	ldr	r2, [r3, #20]
 800334c:	23a0      	movs	r3, #160	; 0xa0
 800334e:	05db      	lsls	r3, r3, #23
 8003350:	2180      	movs	r1, #128	; 0x80
 8003352:	438a      	bics	r2, r1
 8003354:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 8003356:	2075      	movs	r0, #117	; 0x75
 8003358:	f7ff ff6c 	bl	8003234 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 800335c:	2000      	movs	r0, #0
 800335e:	f7ff ff69 	bl	8003234 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8003362:	207f      	movs	r0, #127	; 0x7f
 8003364:	f7ff ff66 	bl	8003234 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 8003368:	2015      	movs	r0, #21
 800336a:	f7ff ff63 	bl	8003234 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 800336e:	2000      	movs	r0, #0
 8003370:	f7ff ff60 	bl	8003234 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8003374:	207f      	movs	r0, #127	; 0x7f
 8003376:	f7ff ff5d 	bl	8003234 <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800337a:	23a0      	movs	r3, #160	; 0xa0
 800337c:	05db      	lsls	r3, r3, #23
 800337e:	695a      	ldr	r2, [r3, #20]
 8003380:	23a0      	movs	r3, #160	; 0xa0
 8003382:	05db      	lsls	r3, r3, #23
 8003384:	2140      	movs	r1, #64	; 0x40
 8003386:	438a      	bics	r2, r1
 8003388:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 800338a:	23a0      	movs	r3, #160	; 0xa0
 800338c:	05db      	lsls	r3, r3, #23
 800338e:	695a      	ldr	r2, [r3, #20]
 8003390:	23a0      	movs	r3, #160	; 0xa0
 8003392:	05db      	lsls	r3, r3, #23
 8003394:	2180      	movs	r1, #128	; 0x80
 8003396:	430a      	orrs	r2, r1
 8003398:	615a      	str	r2, [r3, #20]
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 800339a:	1dbb      	adds	r3, r7, #6
 800339c:	2200      	movs	r2, #0
 800339e:	801a      	strh	r2, [r3, #0]
 80033a0:	e00d      	b.n	80033be <weoClear+0x8e>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	4b12      	ldr	r3, [pc, #72]	; (80033f0 <weoClear+0xc0>)
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	2280      	movs	r2, #128	; 0x80
 80033aa:	4013      	ands	r3, r2
 80033ac:	d0fa      	beq.n	80033a4 <weoClear+0x74>
						USART3->TDR = (uint8_t) 0x00;
 80033ae:	4b10      	ldr	r3, [pc, #64]	; (80033f0 <weoClear+0xc0>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 80033b4:	1dbb      	adds	r3, r7, #6
 80033b6:	881a      	ldrh	r2, [r3, #0]
 80033b8:	1dbb      	adds	r3, r7, #6
 80033ba:	3201      	adds	r2, #1
 80033bc:	801a      	strh	r2, [r3, #0]
 80033be:	1dbb      	adds	r3, r7, #6
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	4a0c      	ldr	r2, [pc, #48]	; (80033f4 <weoClear+0xc4>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d9ec      	bls.n	80033a2 <weoClear+0x72>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 80033c8:	23a0      	movs	r3, #160	; 0xa0
 80033ca:	05db      	lsls	r3, r3, #23
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	23a0      	movs	r3, #160	; 0xa0
 80033d0:	05db      	lsls	r3, r3, #23
 80033d2:	2180      	movs	r1, #128	; 0x80
 80033d4:	438a      	bics	r2, r1
 80033d6:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 80033d8:	23a0      	movs	r3, #160	; 0xa0
 80033da:	05db      	lsls	r3, r3, #23
 80033dc:	695a      	ldr	r2, [r3, #20]
 80033de:	23a0      	movs	r3, #160	; 0xa0
 80033e0:	05db      	lsls	r3, r3, #23
 80033e2:	2140      	movs	r1, #64	; 0x40
 80033e4:	430a      	orrs	r2, r1
 80033e6:	615a      	str	r2, [r3, #20]
	}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b002      	add	sp, #8
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40004800 	.word	0x40004800
 80033f4:	00002001 	.word	0x00002001

080033f8 <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char color,
				uint8_t MEM_Buffer[]) {
 80033f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	0005      	movs	r5, r0
 8003400:	000c      	movs	r4, r1
 8003402:	0010      	movs	r0, r2
 8003404:	0019      	movs	r1, r3
 8003406:	1dfb      	adds	r3, r7, #7
 8003408:	1c2a      	adds	r2, r5, #0
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	1dbb      	adds	r3, r7, #6
 800340e:	1c22      	adds	r2, r4, #0
 8003410:	701a      	strb	r2, [r3, #0]
 8003412:	1d7b      	adds	r3, r7, #5
 8003414:	1c02      	adds	r2, r0, #0
 8003416:	701a      	strb	r2, [r3, #0]
 8003418:	1d3b      	adds	r3, r7, #4
 800341a:	1c0a      	adds	r2, r1, #0
 800341c:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 800341e:	240e      	movs	r4, #14
 8003420:	193b      	adds	r3, r7, r4
 8003422:	2200      	movs	r2, #0
 8003424:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 8003426:	1dfb      	adds	r3, r7, #7
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	b25b      	sxtb	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	da00      	bge.n	8003432 <weoDrawRectangleFilled+0x3a>
 8003430:	e0b7      	b.n	80035a2 <weoDrawRectangleFilled+0x1aa>
 8003432:	1dbb      	adds	r3, r7, #6
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	b25b      	sxtb	r3, r3
 8003438:	2b00      	cmp	r3, #0
 800343a:	da00      	bge.n	800343e <weoDrawRectangleFilled+0x46>
 800343c:	e0b1      	b.n	80035a2 <weoDrawRectangleFilled+0x1aa>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 800343e:	1d7b      	adds	r3, r7, #5
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	b25b      	sxtb	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	da00      	bge.n	800344a <weoDrawRectangleFilled+0x52>
 8003448:	e0ab      	b.n	80035a2 <weoDrawRectangleFilled+0x1aa>
 800344a:	1d3b      	adds	r3, r7, #4
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	b25b      	sxtb	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	da00      	bge.n	8003456 <weoDrawRectangleFilled+0x5e>
 8003454:	e0a5      	b.n	80035a2 <weoDrawRectangleFilled+0x1aa>
				return;
			}


			start_x_New=start_x;
 8003456:	250d      	movs	r5, #13
 8003458:	197b      	adds	r3, r7, r5
 800345a:	1dfa      	adds	r2, r7, #7
 800345c:	7812      	ldrb	r2, [r2, #0]
 800345e:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 8003460:	260c      	movs	r6, #12
 8003462:	19bb      	adds	r3, r7, r6
 8003464:	1d3a      	adds	r2, r7, #4
 8003466:	7812      	ldrb	r2, [r2, #0]
 8003468:	217f      	movs	r1, #127	; 0x7f
 800346a:	1a8a      	subs	r2, r1, r2
 800346c:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 800346e:	230b      	movs	r3, #11
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	1d7a      	adds	r2, r7, #5
 8003474:	7812      	ldrb	r2, [r2, #0]
 8003476:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 8003478:	220a      	movs	r2, #10
 800347a:	18bb      	adds	r3, r7, r2
 800347c:	1dba      	adds	r2, r7, #6
 800347e:	7812      	ldrb	r2, [r2, #0]
 8003480:	217f      	movs	r1, #127	; 0x7f
 8003482:	1a8a      	subs	r2, r1, r2
 8003484:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 8003486:	23a0      	movs	r3, #160	; 0xa0
 8003488:	05db      	lsls	r3, r3, #23
 800348a:	695a      	ldr	r2, [r3, #20]
 800348c:	23a0      	movs	r3, #160	; 0xa0
 800348e:	05db      	lsls	r3, r3, #23
 8003490:	2140      	movs	r1, #64	; 0x40
 8003492:	438a      	bics	r2, r1
 8003494:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 8003496:	23a0      	movs	r3, #160	; 0xa0
 8003498:	05db      	lsls	r3, r3, #23
 800349a:	695a      	ldr	r2, [r3, #20]
 800349c:	23a0      	movs	r3, #160	; 0xa0
 800349e:	05db      	lsls	r3, r3, #23
 80034a0:	2180      	movs	r1, #128	; 0x80
 80034a2:	438a      	bics	r2, r1
 80034a4:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80034a6:	2075      	movs	r0, #117	; 0x75
 80034a8:	f7ff fec4 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 80034ac:	197b      	adds	r3, r7, r5
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	0018      	movs	r0, r3
 80034b2:	f7ff febf 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 80034b6:	230b      	movs	r3, #11
 80034b8:	18fb      	adds	r3, r7, r3
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	0018      	movs	r0, r3
 80034be:	f7ff feb9 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80034c2:	2015      	movs	r0, #21
 80034c4:	f7ff feb6 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 80034c8:	19bb      	adds	r3, r7, r6
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	085b      	lsrs	r3, r3, #1
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	0018      	movs	r0, r3
 80034d2:	f7ff feaf 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 80034d6:	220a      	movs	r2, #10
 80034d8:	18bb      	adds	r3, r7, r2
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	085b      	lsrs	r3, r3, #1
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7ff fea7 	bl	8003234 <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 80034e6:	23a0      	movs	r3, #160	; 0xa0
 80034e8:	05db      	lsls	r3, r3, #23
 80034ea:	695a      	ldr	r2, [r3, #20]
 80034ec:	23a0      	movs	r3, #160	; 0xa0
 80034ee:	05db      	lsls	r3, r3, #23
 80034f0:	2180      	movs	r1, #128	; 0x80
 80034f2:	430a      	orrs	r2, r1
 80034f4:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80034f6:	23a0      	movs	r3, #160	; 0xa0
 80034f8:	05db      	lsls	r3, r3, #23
 80034fa:	695a      	ldr	r2, [r3, #20]
 80034fc:	23a0      	movs	r3, #160	; 0xa0
 80034fe:	05db      	lsls	r3, r3, #23
 8003500:	2140      	movs	r1, #64	; 0x40
 8003502:	430a      	orrs	r2, r1
 8003504:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 8003506:	23a0      	movs	r3, #160	; 0xa0
 8003508:	05db      	lsls	r3, r3, #23
 800350a:	695a      	ldr	r2, [r3, #20]
 800350c:	23a0      	movs	r3, #160	; 0xa0
 800350e:	05db      	lsls	r3, r3, #23
 8003510:	2140      	movs	r1, #64	; 0x40
 8003512:	438a      	bics	r2, r1
 8003514:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 8003516:	23a0      	movs	r3, #160	; 0xa0
 8003518:	05db      	lsls	r3, r3, #23
 800351a:	695a      	ldr	r2, [r3, #20]
 800351c:	23a0      	movs	r3, #160	; 0xa0
 800351e:	05db      	lsls	r3, r3, #23
 8003520:	2180      	movs	r1, #128	; 0x80
 8003522:	430a      	orrs	r2, r1
 8003524:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 8003526:	193b      	adds	r3, r7, r4
 8003528:	2200      	movs	r2, #0
 800352a:	801a      	strh	r2, [r3, #0]
 800352c:	e012      	b.n	8003554 <weoDrawRectangleFilled+0x15c>
//			for (i = 0; i < len;i++) {
				while(!(USART3->ISR & USART_ISR_TXE)){};
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	4b1e      	ldr	r3, [pc, #120]	; (80035ac <weoDrawRectangleFilled+0x1b4>)
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	2280      	movs	r2, #128	; 0x80
 8003536:	4013      	ands	r3, r2
 8003538:	d0fa      	beq.n	8003530 <weoDrawRectangleFilled+0x138>
				USART3->TDR =MEM_Buffer[i];
 800353a:	210e      	movs	r1, #14
 800353c:	187b      	adds	r3, r7, r1
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003542:	18d3      	adds	r3, r2, r3
 8003544:	781a      	ldrb	r2, [r3, #0]
 8003546:	4b19      	ldr	r3, [pc, #100]	; (80035ac <weoDrawRectangleFilled+0x1b4>)
 8003548:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 800354a:	187b      	adds	r3, r7, r1
 800354c:	881a      	ldrh	r2, [r3, #0]
 800354e:	187b      	adds	r3, r7, r1
 8003550:	3201      	adds	r2, #1
 8003552:	801a      	strh	r2, [r3, #0]
 8003554:	230e      	movs	r3, #14
 8003556:	18fb      	adds	r3, r7, r3
 8003558:	881a      	ldrh	r2, [r3, #0]
 800355a:	230b      	movs	r3, #11
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	7819      	ldrb	r1, [r3, #0]
 8003560:	230d      	movs	r3, #13
 8003562:	18fb      	adds	r3, r7, r3
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	1acb      	subs	r3, r1, r3
 8003568:	3301      	adds	r3, #1
 800356a:	210a      	movs	r1, #10
 800356c:	1879      	adds	r1, r7, r1
 800356e:	7809      	ldrb	r1, [r1, #0]
 8003570:	0849      	lsrs	r1, r1, #1
 8003572:	b2c9      	uxtb	r1, r1
 8003574:	0008      	movs	r0, r1
 8003576:	210c      	movs	r1, #12
 8003578:	1879      	adds	r1, r7, r1
 800357a:	7809      	ldrb	r1, [r1, #0]
 800357c:	0849      	lsrs	r1, r1, #1
 800357e:	b2c9      	uxtb	r1, r1
 8003580:	1a41      	subs	r1, r0, r1
 8003582:	3101      	adds	r1, #1
 8003584:	434b      	muls	r3, r1
 8003586:	429a      	cmp	r2, r3
 8003588:	dbd1      	blt.n	800352e <weoDrawRectangleFilled+0x136>
			}
//			while(!(USART3->ISR & USART_ISR_TXE)){};
			HAL_Delay(1);
 800358a:	2001      	movs	r0, #1
 800358c:	f001 ff26 	bl	80053dc <HAL_Delay>
//			GPIOA->ODR &= ~(1 << 7);	//reset dc
			GPIOA->ODR |= 1 << 6;	//set cs
 8003590:	23a0      	movs	r3, #160	; 0xa0
 8003592:	05db      	lsls	r3, r3, #23
 8003594:	695a      	ldr	r2, [r3, #20]
 8003596:	23a0      	movs	r3, #160	; 0xa0
 8003598:	05db      	lsls	r3, r3, #23
 800359a:	2140      	movs	r1, #64	; 0x40
 800359c:	430a      	orrs	r2, r1
 800359e:	615a      	str	r2, [r3, #20]
 80035a0:	e000      	b.n	80035a4 <weoDrawRectangleFilled+0x1ac>
				return;
 80035a2:	46c0      	nop			; (mov r8, r8)
		}
 80035a4:	46bd      	mov	sp, r7
 80035a6:	b005      	add	sp, #20
 80035a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	40004800 	.word	0x40004800

080035b0 <weoDrawRectangleInit>:
//========================================================================================================================
	void weoDrawRectangleInit(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y) {
 80035b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	0005      	movs	r5, r0
 80035b8:	000c      	movs	r4, r1
 80035ba:	0010      	movs	r0, r2
 80035bc:	0019      	movs	r1, r3
 80035be:	1dfb      	adds	r3, r7, #7
 80035c0:	1c2a      	adds	r2, r5, #0
 80035c2:	701a      	strb	r2, [r3, #0]
 80035c4:	1dbb      	adds	r3, r7, #6
 80035c6:	1c22      	adds	r2, r4, #0
 80035c8:	701a      	strb	r2, [r3, #0]
 80035ca:	1d7b      	adds	r3, r7, #5
 80035cc:	1c02      	adds	r2, r0, #0
 80035ce:	701a      	strb	r2, [r3, #0]
 80035d0:	1d3b      	adds	r3, r7, #4
 80035d2:	1c0a      	adds	r2, r1, #0
 80035d4:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 80035d6:	230e      	movs	r3, #14
 80035d8:	18fb      	adds	r3, r7, r3
 80035da:	2200      	movs	r2, #0
 80035dc:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 80035de:	1dfb      	adds	r3, r7, #7
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	b25b      	sxtb	r3, r3
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	db66      	blt.n	80036b6 <weoDrawRectangleInit+0x106>
 80035e8:	1dbb      	adds	r3, r7, #6
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	b25b      	sxtb	r3, r3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	db61      	blt.n	80036b6 <weoDrawRectangleInit+0x106>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 80035f2:	1d7b      	adds	r3, r7, #5
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	b25b      	sxtb	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	db5c      	blt.n	80036b6 <weoDrawRectangleInit+0x106>
 80035fc:	1d3b      	adds	r3, r7, #4
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	b25b      	sxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	db57      	blt.n	80036b6 <weoDrawRectangleInit+0x106>
				return;
			}
			start_x_New=start_x;
 8003606:	240d      	movs	r4, #13
 8003608:	193b      	adds	r3, r7, r4
 800360a:	1dfa      	adds	r2, r7, #7
 800360c:	7812      	ldrb	r2, [r2, #0]
 800360e:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 8003610:	250c      	movs	r5, #12
 8003612:	197b      	adds	r3, r7, r5
 8003614:	1d3a      	adds	r2, r7, #4
 8003616:	7812      	ldrb	r2, [r2, #0]
 8003618:	217f      	movs	r1, #127	; 0x7f
 800361a:	1a8a      	subs	r2, r1, r2
 800361c:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 800361e:	260b      	movs	r6, #11
 8003620:	19bb      	adds	r3, r7, r6
 8003622:	1d7a      	adds	r2, r7, #5
 8003624:	7812      	ldrb	r2, [r2, #0]
 8003626:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 8003628:	230a      	movs	r3, #10
 800362a:	18fb      	adds	r3, r7, r3
 800362c:	1dba      	adds	r2, r7, #6
 800362e:	7812      	ldrb	r2, [r2, #0]
 8003630:	217f      	movs	r1, #127	; 0x7f
 8003632:	1a8a      	subs	r2, r1, r2
 8003634:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 8003636:	23a0      	movs	r3, #160	; 0xa0
 8003638:	05db      	lsls	r3, r3, #23
 800363a:	695a      	ldr	r2, [r3, #20]
 800363c:	23a0      	movs	r3, #160	; 0xa0
 800363e:	05db      	lsls	r3, r3, #23
 8003640:	2140      	movs	r1, #64	; 0x40
 8003642:	438a      	bics	r2, r1
 8003644:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 8003646:	23a0      	movs	r3, #160	; 0xa0
 8003648:	05db      	lsls	r3, r3, #23
 800364a:	695a      	ldr	r2, [r3, #20]
 800364c:	23a0      	movs	r3, #160	; 0xa0
 800364e:	05db      	lsls	r3, r3, #23
 8003650:	2180      	movs	r1, #128	; 0x80
 8003652:	438a      	bics	r2, r1
 8003654:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 8003656:	2075      	movs	r0, #117	; 0x75
 8003658:	f7ff fdec 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 800365c:	193b      	adds	r3, r7, r4
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	0018      	movs	r0, r3
 8003662:	f7ff fde7 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 8003666:	19bb      	adds	r3, r7, r6
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	0018      	movs	r0, r3
 800366c:	f7ff fde2 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 8003670:	2015      	movs	r0, #21
 8003672:	f7ff fddf 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 8003676:	197b      	adds	r3, r7, r5
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	085b      	lsrs	r3, r3, #1
 800367c:	b2db      	uxtb	r3, r3
 800367e:	0018      	movs	r0, r3
 8003680:	f7ff fdd8 	bl	8003234 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 8003684:	230a      	movs	r3, #10
 8003686:	18fb      	adds	r3, r7, r3
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	085b      	lsrs	r3, r3, #1
 800368c:	b2db      	uxtb	r3, r3
 800368e:	0018      	movs	r0, r3
 8003690:	f7ff fdd0 	bl	8003234 <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 8003694:	23a0      	movs	r3, #160	; 0xa0
 8003696:	05db      	lsls	r3, r3, #23
 8003698:	695a      	ldr	r2, [r3, #20]
 800369a:	23a0      	movs	r3, #160	; 0xa0
 800369c:	05db      	lsls	r3, r3, #23
 800369e:	2180      	movs	r1, #128	; 0x80
 80036a0:	430a      	orrs	r2, r1
 80036a2:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80036a4:	23a0      	movs	r3, #160	; 0xa0
 80036a6:	05db      	lsls	r3, r3, #23
 80036a8:	695a      	ldr	r2, [r3, #20]
 80036aa:	23a0      	movs	r3, #160	; 0xa0
 80036ac:	05db      	lsls	r3, r3, #23
 80036ae:	2140      	movs	r1, #64	; 0x40
 80036b0:	430a      	orrs	r2, r1
 80036b2:	615a      	str	r2, [r3, #20]
 80036b4:	e000      	b.n	80036b8 <weoDrawRectangleInit+0x108>
				return;
 80036b6:	46c0      	nop			; (mov r8, r8)
		}
 80036b8:	46bd      	mov	sp, r7
 80036ba:	b005      	add	sp, #20
 80036bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080036c0 <I2C_SOUND_ChangePage>:
//		LL_GPIO_ResetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
//		LL_GPIO_SetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
	}
	void I2C_SOUND_ChangePage(uint8_t pageNum) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af02      	add	r7, sp, #8
 80036c6:	0002      	movs	r2, r0
 80036c8:	1dfb      	adds	r3, r7, #7
 80036ca:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { 0x00, pageNum };
 80036cc:	210c      	movs	r1, #12
 80036ce:	187b      	adds	r3, r7, r1
 80036d0:	2200      	movs	r2, #0
 80036d2:	701a      	strb	r2, [r3, #0]
 80036d4:	187b      	adds	r3, r7, r1
 80036d6:	1dfa      	adds	r2, r7, #7
 80036d8:	7812      	ldrb	r2, [r2, #0]
 80036da:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);
 80036dc:	187a      	adds	r2, r7, r1
 80036de:	4806      	ldr	r0, [pc, #24]	; (80036f8 <I2C_SOUND_ChangePage+0x38>)
 80036e0:	23fa      	movs	r3, #250	; 0xfa
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	9300      	str	r3, [sp, #0]
 80036e6:	2302      	movs	r3, #2
 80036e8:	2130      	movs	r1, #48	; 0x30
 80036ea:	f002 feb1 	bl	8006450 <HAL_I2C_Master_Transmit>
	}
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	46bd      	mov	sp, r7
 80036f2:	b004      	add	sp, #16
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	46c0      	nop			; (mov r8, r8)
 80036f8:	20003234 	.word	0x20003234

080036fc <WriteReg_I2C_SOUND>:
	void WriteReg_I2C_SOUND(uint8_t reg, uint8_t data) {
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af02      	add	r7, sp, #8
 8003702:	0002      	movs	r2, r0
 8003704:	1dfb      	adds	r3, r7, #7
 8003706:	701a      	strb	r2, [r3, #0]
 8003708:	1dbb      	adds	r3, r7, #6
 800370a:	1c0a      	adds	r2, r1, #0
 800370c:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 800370e:	210c      	movs	r1, #12
 8003710:	187b      	adds	r3, r7, r1
 8003712:	1dfa      	adds	r2, r7, #7
 8003714:	7812      	ldrb	r2, [r2, #0]
 8003716:	701a      	strb	r2, [r3, #0]
 8003718:	187b      	adds	r3, r7, r1
 800371a:	1dba      	adds	r2, r7, #6
 800371c:	7812      	ldrb	r2, [r2, #0]
 800371e:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);	//(uint8_t*)&
 8003720:	187a      	adds	r2, r7, r1
 8003722:	4806      	ldr	r0, [pc, #24]	; (800373c <WriteReg_I2C_SOUND+0x40>)
 8003724:	23fa      	movs	r3, #250	; 0xfa
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	2302      	movs	r3, #2
 800372c:	2130      	movs	r1, #48	; 0x30
 800372e:	f002 fe8f 	bl	8006450 <HAL_I2C_Master_Transmit>
	}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	46bd      	mov	sp, r7
 8003736:	b004      	add	sp, #16
 8003738:	bd80      	pop	{r7, pc}
 800373a:	46c0      	nop			; (mov r8, r8)
 800373c:	20003234 	.word	0x20003234

08003740 <soundSetup>:
	void soundSetup(void) {
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
		I2C_SOUND_ChangePage(0x00);
 8003744:	2000      	movs	r0, #0
 8003746:	f7ff ffbb 	bl	80036c0 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x01);	//Assert Software reset (P0, R1, D0=1)
 800374a:	2101      	movs	r1, #1
 800374c:	2001      	movs	r0, #1
 800374e:	f7ff ffd5 	bl	80036fc <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 8003752:	2001      	movs	r0, #1
 8003754:	f7ff ffb4 	bl	80036c0 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x02, 0x00);	//LDO output programmed as 1.8V and Level shifters powered up. (P1, R2, D5-D4=00, D3=0)
 8003758:	2100      	movs	r1, #0
 800375a:	2002      	movs	r0, #2
 800375c:	f7ff ffce 	bl	80036fc <WriteReg_I2C_SOUND>
		HAL_Delay(15);
 8003760:	200f      	movs	r0, #15
 8003762:	f001 fe3b 	bl	80053dc <HAL_Delay>
		I2C_SOUND_ChangePage(0x00);
 8003766:	2000      	movs	r0, #0
 8003768:	f7ff ffaa 	bl	80036c0 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x04,0x03);//PLL_clkin = MCLK, codec_clkin = PLL_CLK, MCLK should be 11.2896MHz
 800376c:	2103      	movs	r1, #3
 800376e:	2004      	movs	r0, #4
 8003770:	f7ff ffc4 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x05,0x91);//Power up PLL, set P=1, R=1
 8003774:	2191      	movs	r1, #145	; 0x91
 8003776:	2005      	movs	r0, #5
 8003778:	f7ff ffc0 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x06,0x04);//Set J = 4
 800377c:	2104      	movs	r1, #4
 800377e:	2006      	movs	r0, #6
 8003780:	f7ff ffbc 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x07,0x00);//SET D=0000
 8003784:	2100      	movs	r1, #0
 8003786:	2007      	movs	r0, #7
 8003788:	f7ff ffb8 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x08,0x00);//SET D=0000
 800378c:	2100      	movs	r1, #0
 800378e:	2008      	movs	r0, #8
 8003790:	f7ff ffb4 	bl	80036fc <WriteReg_I2C_SOUND>
	HAL_Delay(15);
 8003794:	200f      	movs	r0, #15
 8003796:	f001 fe21 	bl	80053dc <HAL_Delay>
	WriteReg_I2C_SOUND(0x0B,0x84);//DAC NDAC Powered up, set NDAC = 4
 800379a:	2184      	movs	r1, #132	; 0x84
 800379c:	200b      	movs	r0, #11
 800379e:	f7ff ffad 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0C,0x82);//DAC MDAC Powered up, set MDAC = 2
 80037a2:	2182      	movs	r1, #130	; 0x82
 80037a4:	200c      	movs	r0, #12
 80037a6:	f7ff ffa9 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0D,0x00);//DAC OSR(9:0)-> DOSR=128
 80037aa:	2100      	movs	r1, #0
 80037ac:	200d      	movs	r0, #13
 80037ae:	f7ff ffa5 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0E,0x80);//DAC OSR(9:0)
 80037b2:	2180      	movs	r1, #128	; 0x80
 80037b4:	200e      	movs	r0, #14
 80037b6:	f7ff ffa1 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x1B, 0x00);	//Codec Interface control Word length = 16bits, BCLK&WCLK inputs, I2S mode. (P0, R27, D7-D6=00, D5-D4=00, D3-D2=00)
 80037ba:	2100      	movs	r1, #0
 80037bc:	201b      	movs	r0, #27
 80037be:	f7ff ff9d 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x1C,0x00);//Data slot offset
 80037c2:	2100      	movs	r1, #0
 80037c4:	201c      	movs	r0, #28
 80037c6:	f7ff ff99 	bl	80036fc <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x3c,0x02);//Dac Instruction programming PRB #2 for Mono routing. Type interpolation (x8) and 3 programmable	Biquads. (P0, R60, D4-D0=0010)
 80037ca:	2102      	movs	r1, #2
 80037cc:	203c      	movs	r0, #60	; 0x3c
 80037ce:	f7ff ff95 	bl	80036fc <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 80037d2:	2001      	movs	r0, #1
 80037d4:	f7ff ff74 	bl	80036c0 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x10);	//Master Reference Powered on (P1, R1, D4=1)
 80037d8:	2110      	movs	r1, #16
 80037da:	2001      	movs	r0, #1
 80037dc:	f7ff ff8e 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x0A, 0x00);	//Output common mode for DAC set to 0.9V (default) (P1, R10)
 80037e0:	2100      	movs	r1, #0
 80037e2:	200a      	movs	r0, #10
 80037e4:	f7ff ff8a 	bl	80036fc <WriteReg_I2C_SOUND>
		////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x0C, 0x00);	// No analog routing to headphone//0x0c,0x15 by SB
 80037e8:	2100      	movs	r1, #0
 80037ea:	200c      	movs	r0, #12
 80037ec:	f7ff ff86 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x16, 0x00);	// Headphone volume=0//0x16,0x75 by SB
 80037f0:	2100      	movs	r1, #0
 80037f2:	2016      	movs	r0, #22
 80037f4:	f7ff ff82 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x18, 0x00);	//No need to enable Mixer M and Mixer P, AINL Voulme, 0dB Gain 0x18,0x75 by SB
 80037f8:	2100      	movs	r1, #0
 80037fa:	2018      	movs	r0, #24
 80037fc:	f7ff ff7e 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x19, 0x00);	//No need to enable Mixer M and Mixer P, AINR Voulme, 0dB Gain 0x19,0x75 by SB
 8003800:	2100      	movs	r1, #0
 8003802:	2019      	movs	r0, #25
 8003804:	f7ff ff7a 	bl	80036fc <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x09, 0x00);	//AINL,AINR are powered down
 8003808:	2100      	movs	r1, #0
 800380a:	2009      	movs	r0, #9
 800380c:	f7ff ff76 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 8003810:	2100      	movs	r1, #0
 8003812:	2010      	movs	r0, #16
 8003814:	f7ff ff72 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 8003818:	2100      	movs	r1, #0
 800381a:	202e      	movs	r0, #46	; 0x2e
 800381c:	f7ff ff6e 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x30, 0x10);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 8003820:	2110      	movs	r1, #16
 8003822:	2030      	movs	r0, #48	; 0x30
 8003824:	f7ff ff6a 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2D, 0x02);	//SPK powered up (P1, R45, D1=1)
 8003828:	2102      	movs	r1, #2
 800382a:	202d      	movs	r0, #45	; 0x2d
 800382c:	f7ff ff66 	bl	80036fc <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 8003830:	2000      	movs	r0, #0
 8003832:	f7ff ff45 	bl	80036c0 <I2C_SOUND_ChangePage>
		//////////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
 8003836:	2190      	movs	r1, #144	; 0x90
 8003838:	203f      	movs	r0, #63	; 0x3f
 800383a:	f7ff ff5f 	bl	80036fc <WriteReg_I2C_SOUND>
		// 1<<7|1<<4|2 by SB
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 800383e:	2100      	movs	r1, #0
 8003840:	2041      	movs	r0, #65	; 0x41
 8003842:	f7ff ff5b 	bl	80036fc <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1) 1<<4 by SB
 8003846:	2104      	movs	r1, #4
 8003848:	2040      	movs	r0, #64	; 0x40
 800384a:	f7ff ff57 	bl	80036fc <WriteReg_I2C_SOUND>
	}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <answer2CPU>:
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 800385c:	230f      	movs	r3, #15
 800385e:	18fb      	adds	r3, r7, r3
 8003860:	22ff      	movs	r2, #255	; 0xff
 8003862:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 8003864:	230d      	movs	r3, #13
 8003866:	18fb      	adds	r3, r7, r3
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		uint16_t ind = 0;
 800386c:	230a      	movs	r3, #10
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	2200      	movs	r2, #0
 8003872:	801a      	strh	r2, [r3, #0]

		cmd2Execute=0;
 8003874:	4bd3      	ldr	r3, [pc, #844]	; (8003bc4 <answer2CPU+0x370>)
 8003876:	2200      	movs	r2, #0
 8003878:	701a      	strb	r2, [r3, #0]
		if ((cmd[0] == 0x11)||(cmd[0] == 0x12)||(cmd[0] == 0x13)||(cmd[0] == 0x14)) {GPIOC->ODR &= ~(1 << 6);}//reset BF
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	2b11      	cmp	r3, #17
 8003880:	d00b      	beq.n	800389a <answer2CPU+0x46>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b12      	cmp	r3, #18
 8003888:	d007      	beq.n	800389a <answer2CPU+0x46>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	2b13      	cmp	r3, #19
 8003890:	d003      	beq.n	800389a <answer2CPU+0x46>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b14      	cmp	r3, #20
 8003898:	d105      	bne.n	80038a6 <answer2CPU+0x52>
 800389a:	4bcb      	ldr	r3, [pc, #812]	; (8003bc8 <answer2CPU+0x374>)
 800389c:	695a      	ldr	r2, [r3, #20]
 800389e:	4bca      	ldr	r3, [pc, #808]	; (8003bc8 <answer2CPU+0x374>)
 80038a0:	2140      	movs	r1, #64	; 0x40
 80038a2:	438a      	bics	r2, r1
 80038a4:	615a      	str	r2, [r3, #20]
		ans[0] = cmd[0]|0x80;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2280      	movs	r2, #128	; 0x80
 80038ac:	4252      	negs	r2, r2
 80038ae:	4313      	orrs	r3, r2
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	b29a      	uxth	r2, r3
 80038b4:	4bc5      	ldr	r3, [pc, #788]	; (8003bcc <answer2CPU+0x378>)
 80038b6:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	2b0f      	cmp	r3, #15
 80038be:	d800      	bhi.n	80038c2 <answer2CPU+0x6e>
 80038c0:	e150      	b.n	8003b64 <answer2CPU+0x310>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	2b15      	cmp	r3, #21
 80038c8:	d900      	bls.n	80038cc <answer2CPU+0x78>
 80038ca:	e14b      	b.n	8003b64 <answer2CPU+0x310>
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 80038cc:	23a0      	movs	r3, #160	; 0xa0
 80038ce:	05db      	lsls	r3, r3, #23
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	2201      	movs	r2, #1
 80038d4:	4013      	ands	r3, r2
 80038d6:	d106      	bne.n	80038e6 <answer2CPU+0x92>
					keyboard &= 0b11111110;
 80038d8:	220f      	movs	r2, #15
 80038da:	18bb      	adds	r3, r7, r2
 80038dc:	18ba      	adds	r2, r7, r2
 80038de:	7812      	ldrb	r2, [r2, #0]
 80038e0:	2101      	movs	r1, #1
 80038e2:	438a      	bics	r2, r1
 80038e4:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 80038e6:	23a0      	movs	r3, #160	; 0xa0
 80038e8:	05db      	lsls	r3, r3, #23
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	2202      	movs	r2, #2
 80038ee:	4013      	ands	r3, r2
 80038f0:	d106      	bne.n	8003900 <answer2CPU+0xac>
					keyboard &= 0b11111101;
 80038f2:	220f      	movs	r2, #15
 80038f4:	18bb      	adds	r3, r7, r2
 80038f6:	18ba      	adds	r2, r7, r2
 80038f8:	7812      	ldrb	r2, [r2, #0]
 80038fa:	2102      	movs	r1, #2
 80038fc:	438a      	bics	r2, r1
 80038fe:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 8003900:	23a0      	movs	r3, #160	; 0xa0
 8003902:	05db      	lsls	r3, r3, #23
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	2210      	movs	r2, #16
 8003908:	4013      	ands	r3, r2
 800390a:	d106      	bne.n	800391a <answer2CPU+0xc6>
					keyboard &= 0b11111011;
 800390c:	220f      	movs	r2, #15
 800390e:	18bb      	adds	r3, r7, r2
 8003910:	18ba      	adds	r2, r7, r2
 8003912:	7812      	ldrb	r2, [r2, #0]
 8003914:	2104      	movs	r1, #4
 8003916:	438a      	bics	r2, r1
 8003918:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 800391a:	23a0      	movs	r3, #160	; 0xa0
 800391c:	05db      	lsls	r3, r3, #23
 800391e:	691a      	ldr	r2, [r3, #16]
 8003920:	2380      	movs	r3, #128	; 0x80
 8003922:	019b      	lsls	r3, r3, #6
 8003924:	4013      	ands	r3, r2
 8003926:	d106      	bne.n	8003936 <answer2CPU+0xe2>
					keyboard &= 0b11110111;
 8003928:	220f      	movs	r2, #15
 800392a:	18bb      	adds	r3, r7, r2
 800392c:	18ba      	adds	r2, r7, r2
 800392e:	7812      	ldrb	r2, [r2, #0]
 8003930:	2108      	movs	r1, #8
 8003932:	438a      	bics	r2, r1
 8003934:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 8003936:	23a0      	movs	r3, #160	; 0xa0
 8003938:	05db      	lsls	r3, r3, #23
 800393a:	691a      	ldr	r2, [r3, #16]
 800393c:	2380      	movs	r3, #128	; 0x80
 800393e:	01db      	lsls	r3, r3, #7
 8003940:	4013      	ands	r3, r2
 8003942:	d106      	bne.n	8003952 <answer2CPU+0xfe>
					keyboard &= 0b11101111;
 8003944:	220f      	movs	r2, #15
 8003946:	18bb      	adds	r3, r7, r2
 8003948:	18ba      	adds	r2, r7, r2
 800394a:	7812      	ldrb	r2, [r2, #0]
 800394c:	2110      	movs	r1, #16
 800394e:	438a      	bics	r2, r1
 8003950:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 8003952:	210f      	movs	r1, #15
 8003954:	187b      	adds	r3, r7, r1
 8003956:	187a      	adds	r2, r7, r1
 8003958:	7812      	ldrb	r2, [r2, #0]
 800395a:	43d2      	mvns	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 800395e:	2009      	movs	r0, #9
 8003960:	183b      	adds	r3, r7, r0
 8003962:	2204      	movs	r2, #4
 8003964:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003966:	183b      	adds	r3, r7, r0
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	b29b      	uxth	r3, r3
 800396c:	3b02      	subs	r3, #2
 800396e:	b29a      	uxth	r2, r3
 8003970:	4b96      	ldr	r3, [pc, #600]	; (8003bcc <answer2CPU+0x378>)
 8003972:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 8003974:	187b      	adds	r3, r7, r1
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	b29a      	uxth	r2, r3
 800397a:	4b94      	ldr	r3, [pc, #592]	; (8003bcc <answer2CPU+0x378>)
 800397c:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 800397e:	230e      	movs	r3, #14
 8003980:	18fb      	adds	r3, r7, r3
 8003982:	2200      	movs	r2, #0
 8003984:	701a      	strb	r2, [r3, #0]
 8003986:	e011      	b.n	80039ac <answer2CPU+0x158>
					myCS = myCS + ans[i];
 8003988:	200e      	movs	r0, #14
 800398a:	183b      	adds	r3, r7, r0
 800398c:	781a      	ldrb	r2, [r3, #0]
 800398e:	4b8f      	ldr	r3, [pc, #572]	; (8003bcc <answer2CPU+0x378>)
 8003990:	0052      	lsls	r2, r2, #1
 8003992:	5ad3      	ldrh	r3, [r2, r3]
 8003994:	b2d9      	uxtb	r1, r3
 8003996:	220d      	movs	r2, #13
 8003998:	18bb      	adds	r3, r7, r2
 800399a:	18ba      	adds	r2, r7, r2
 800399c:	7812      	ldrb	r2, [r2, #0]
 800399e:	188a      	adds	r2, r1, r2
 80039a0:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 80039a2:	183b      	adds	r3, r7, r0
 80039a4:	781a      	ldrb	r2, [r3, #0]
 80039a6:	183b      	adds	r3, r7, r0
 80039a8:	3201      	adds	r2, #1
 80039aa:	701a      	strb	r2, [r3, #0]
 80039ac:	200e      	movs	r0, #14
 80039ae:	183b      	adds	r3, r7, r0
 80039b0:	781a      	ldrb	r2, [r3, #0]
 80039b2:	2309      	movs	r3, #9
 80039b4:	18fb      	adds	r3, r7, r3
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	429a      	cmp	r2, r3
 80039bc:	dbe4      	blt.n	8003988 <answer2CPU+0x134>
				}
				myCS = 0 - myCS;
 80039be:	210d      	movs	r1, #13
 80039c0:	187b      	adds	r3, r7, r1
 80039c2:	187a      	adds	r2, r7, r1
 80039c4:	7812      	ldrb	r2, [r2, #0]
 80039c6:	4252      	negs	r2, r2
 80039c8:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 80039ca:	187b      	adds	r3, r7, r1
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	4b7e      	ldr	r3, [pc, #504]	; (8003bcc <answer2CPU+0x378>)
 80039d2:	80da      	strh	r2, [r3, #6]
				i=0;
 80039d4:	183b      	adds	r3, r7, r0
 80039d6:	2200      	movs	r2, #0
 80039d8:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================
				while(!(USART2->ISR & USART_ISR_TXE)){};
 80039da:	46c0      	nop			; (mov r8, r8)
 80039dc:	4b7c      	ldr	r3, [pc, #496]	; (8003bd0 <answer2CPU+0x37c>)
 80039de:	69db      	ldr	r3, [r3, #28]
 80039e0:	2280      	movs	r2, #128	; 0x80
 80039e2:	4013      	ands	r3, r2
 80039e4:	d0fa      	beq.n	80039dc <answer2CPU+0x188>
				USART2->TDR = ans[0]|0x0100;
 80039e6:	4b79      	ldr	r3, [pc, #484]	; (8003bcc <answer2CPU+0x378>)
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	2280      	movs	r2, #128	; 0x80
 80039ec:	0052      	lsls	r2, r2, #1
 80039ee:	4313      	orrs	r3, r2
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	4b77      	ldr	r3, [pc, #476]	; (8003bd0 <answer2CPU+0x37c>)
 80039f4:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80039f6:	230e      	movs	r3, #14
 80039f8:	18fb      	adds	r3, r7, r3
 80039fa:	2201      	movs	r2, #1
 80039fc:	701a      	strb	r2, [r3, #0]
 80039fe:	e013      	b.n	8003a28 <answer2CPU+0x1d4>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003a00:	46c0      	nop			; (mov r8, r8)
 8003a02:	4b73      	ldr	r3, [pc, #460]	; (8003bd0 <answer2CPU+0x37c>)
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	2280      	movs	r2, #128	; 0x80
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d0fa      	beq.n	8003a02 <answer2CPU+0x1ae>
				    USART2->TDR = (uint8_t)ans[i];
 8003a0c:	210e      	movs	r1, #14
 8003a0e:	187b      	adds	r3, r7, r1
 8003a10:	781a      	ldrb	r2, [r3, #0]
 8003a12:	4b6e      	ldr	r3, [pc, #440]	; (8003bcc <answer2CPU+0x378>)
 8003a14:	0052      	lsls	r2, r2, #1
 8003a16:	5ad3      	ldrh	r3, [r2, r3]
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	4b6d      	ldr	r3, [pc, #436]	; (8003bd0 <answer2CPU+0x37c>)
 8003a1c:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8003a1e:	187b      	adds	r3, r7, r1
 8003a20:	781a      	ldrb	r2, [r3, #0]
 8003a22:	187b      	adds	r3, r7, r1
 8003a24:	3201      	adds	r2, #1
 8003a26:	701a      	strb	r2, [r3, #0]
 8003a28:	230e      	movs	r3, #14
 8003a2a:	18fa      	adds	r2, r7, r3
 8003a2c:	2309      	movs	r3, #9
 8003a2e:	18fb      	adds	r3, r7, r3
 8003a30:	7812      	ldrb	r2, [r2, #0]
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d3e3      	bcc.n	8003a00 <answer2CPU+0x1ac>
				  }
//=======================================================================================================================================
				if (cmd[0] == 0x11) {//Show full screen background;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b11      	cmp	r3, #17
 8003a3e:	d109      	bne.n	8003a54 <answer2CPU+0x200>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					picNum = cmd[2];
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	789a      	ldrb	r2, [r3, #2]
 8003a44:	4b63      	ldr	r3, [pc, #396]	; (8003bd4 <answer2CPU+0x380>)
 8003a46:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8003a48:	4b5e      	ldr	r3, [pc, #376]	; (8003bc4 <answer2CPU+0x370>)
 8003a4a:	2211      	movs	r2, #17
 8003a4c:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003a4e:	4b62      	ldr	r3, [pc, #392]	; (8003bd8 <answer2CPU+0x384>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	2b12      	cmp	r3, #18
 8003a5a:	d115      	bne.n	8003a88 <answer2CPU+0x234>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3302      	adds	r3, #2
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	001a      	movs	r2, r3
 8003a64:	4b5d      	ldr	r3, [pc, #372]	; (8003bdc <answer2CPU+0x388>)
 8003a66:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3303      	adds	r3, #3
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	001a      	movs	r2, r3
 8003a70:	4b5b      	ldr	r3, [pc, #364]	; (8003be0 <answer2CPU+0x38c>)
 8003a72:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	791a      	ldrb	r2, [r3, #4]
 8003a78:	4b56      	ldr	r3, [pc, #344]	; (8003bd4 <answer2CPU+0x380>)
 8003a7a:	701a      	strb	r2, [r3, #0]
//					weoShowSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 8003a7c:	4b51      	ldr	r3, [pc, #324]	; (8003bc4 <answer2CPU+0x370>)
 8003a7e:	2212      	movs	r2, #18
 8003a80:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003a82:	4b55      	ldr	r3, [pc, #340]	; (8003bd8 <answer2CPU+0x384>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b13      	cmp	r3, #19
 8003a8e:	d134      	bne.n	8003afa <answer2CPU+0x2a6>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3302      	adds	r3, #2
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	001a      	movs	r2, r3
 8003a98:	4b50      	ldr	r3, [pc, #320]	; (8003bdc <answer2CPU+0x388>)
 8003a9a:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	3303      	adds	r3, #3
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	001a      	movs	r2, r3
 8003aa4:	4b4e      	ldr	r3, [pc, #312]	; (8003be0 <answer2CPU+0x38c>)
 8003aa6:	601a      	str	r2, [r3, #0]
					strLen = cmd[1] -0x03;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	3b03      	subs	r3, #3
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	4b4c      	ldr	r3, [pc, #304]	; (8003be4 <answer2CPU+0x390>)
 8003ab4:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 8003ab6:	230e      	movs	r3, #14
 8003ab8:	18fb      	adds	r3, r7, r3
 8003aba:	2200      	movs	r2, #0
 8003abc:	701a      	strb	r2, [r3, #0]
 8003abe:	e00f      	b.n	8003ae0 <answer2CPU+0x28c>
					dataASCII[i] = cmd[i+4];
 8003ac0:	200e      	movs	r0, #14
 8003ac2:	183b      	adds	r3, r7, r0
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	18d2      	adds	r2, r2, r3
 8003acc:	183b      	adds	r3, r7, r0
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	7811      	ldrb	r1, [r2, #0]
 8003ad2:	4a45      	ldr	r2, [pc, #276]	; (8003be8 <answer2CPU+0x394>)
 8003ad4:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 8003ad6:	183b      	adds	r3, r7, r0
 8003ad8:	781a      	ldrb	r2, [r3, #0]
 8003ada:	183b      	adds	r3, r7, r0
 8003adc:	3201      	adds	r2, #1
 8003ade:	701a      	strb	r2, [r3, #0]
 8003ae0:	4b40      	ldr	r3, [pc, #256]	; (8003be4 <answer2CPU+0x390>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	220e      	movs	r2, #14
 8003ae6:	18ba      	adds	r2, r7, r2
 8003ae8:	7812      	ldrb	r2, [r2, #0]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d3e8      	bcc.n	8003ac0 <answer2CPU+0x26c>
				}
					cmd2Execute=0x13;
 8003aee:	4b35      	ldr	r3, [pc, #212]	; (8003bc4 <answer2CPU+0x370>)
 8003af0:	2213      	movs	r2, #19
 8003af2:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003af4:	4b38      	ldr	r3, [pc, #224]	; (8003bd8 <answer2CPU+0x384>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			// 
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b14      	cmp	r3, #20
 8003b00:	d10c      	bne.n	8003b1c <answer2CPU+0x2c8>
					numSound = cmd[3];
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	78da      	ldrb	r2, [r3, #3]
 8003b06:	4b39      	ldr	r3, [pc, #228]	; (8003bec <answer2CPU+0x398>)
 8003b08:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8003b0a:	4b2e      	ldr	r3, [pc, #184]	; (8003bc4 <answer2CPU+0x370>)
 8003b0c:	2214      	movs	r2, #20
 8003b0e:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	22ff      	movs	r2, #255	; 0xff
 8003b14:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 8003b16:	4b30      	ldr	r3, [pc, #192]	; (8003bd8 <answer2CPU+0x384>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	2b15      	cmp	r3, #21
 8003b22:	d10d      	bne.n	8003b40 <answer2CPU+0x2ec>
					volume = cmd[2];
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	789a      	ldrb	r2, [r3, #2]
 8003b28:	4b31      	ldr	r3, [pc, #196]	; (8003bf0 <answer2CPU+0x39c>)
 8003b2a:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	78da      	ldrb	r2, [r3, #3]
 8003b30:	4b30      	ldr	r3, [pc, #192]	; (8003bf4 <answer2CPU+0x3a0>)
 8003b32:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 8003b34:	4b23      	ldr	r3, [pc, #140]	; (8003bc4 <answer2CPU+0x370>)
 8003b36:	2215      	movs	r2, #21
 8003b38:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003b3a:	4b27      	ldr	r3, [pc, #156]	; (8003bd8 <answer2CPU+0x384>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	2b16      	cmp	r3, #22
 8003b46:	d10d      	bne.n	8003b64 <answer2CPU+0x310>
					volume = cmd[3];
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	78da      	ldrb	r2, [r3, #3]
 8003b4c:	4b28      	ldr	r3, [pc, #160]	; (8003bf0 <answer2CPU+0x39c>)
 8003b4e:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	791a      	ldrb	r2, [r3, #4]
 8003b54:	4b27      	ldr	r3, [pc, #156]	; (8003bf4 <answer2CPU+0x3a0>)
 8003b56:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x16;
 8003b58:	4b1a      	ldr	r3, [pc, #104]	; (8003bc4 <answer2CPU+0x370>)
 8003b5a:	2216      	movs	r2, #22
 8003b5c:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003b5e:	4b1e      	ldr	r3, [pc, #120]	; (8003bd8 <answer2CPU+0x384>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d000      	beq.n	8003b6e <answer2CPU+0x31a>
 8003b6c:	e09c      	b.n	8003ca8 <answer2CPU+0x454>
				myLength = 0x14; //20 bytes length answer
 8003b6e:	2109      	movs	r1, #9
 8003b70:	187b      	adds	r3, r7, r1
 8003b72:	2214      	movs	r2, #20
 8003b74:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003b76:	187b      	adds	r3, r7, r1
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	3b02      	subs	r3, #2
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <answer2CPU+0x378>)
 8003b82:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003b84:	230e      	movs	r3, #14
 8003b86:	18fb      	adds	r3, r7, r3
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
 8003b8c:	e010      	b.n	8003bb0 <answer2CPU+0x35c>
					ans[i + 2] = PCB_type[i];
 8003b8e:	200e      	movs	r0, #14
 8003b90:	183b      	adds	r3, r7, r0
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	4a18      	ldr	r2, [pc, #96]	; (8003bf8 <answer2CPU+0x3a4>)
 8003b96:	5cd1      	ldrb	r1, [r2, r3]
 8003b98:	183b      	adds	r3, r7, r0
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	1c9a      	adds	r2, r3, #2
 8003b9e:	b289      	uxth	r1, r1
 8003ba0:	4b0a      	ldr	r3, [pc, #40]	; (8003bcc <answer2CPU+0x378>)
 8003ba2:	0052      	lsls	r2, r2, #1
 8003ba4:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003ba6:	183b      	adds	r3, r7, r0
 8003ba8:	781a      	ldrb	r2, [r3, #0]
 8003baa:	183b      	adds	r3, r7, r0
 8003bac:	3201      	adds	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	220e      	movs	r2, #14
 8003bb2:	18bb      	adds	r3, r7, r2
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	2b10      	cmp	r3, #16
 8003bb8:	d9e9      	bls.n	8003b8e <answer2CPU+0x33a>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8003bba:	18bb      	adds	r3, r7, r2
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	701a      	strb	r2, [r3, #0]
 8003bc0:	e02e      	b.n	8003c20 <answer2CPU+0x3cc>
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	2000345e 	.word	0x2000345e
 8003bc8:	50000800 	.word	0x50000800
 8003bcc:	200034a0 	.word	0x200034a0
 8003bd0:	40004400 	.word	0x40004400
 8003bd4:	2000345d 	.word	0x2000345d
 8003bd8:	200034b4 	.word	0x200034b4
 8003bdc:	200032f4 	.word	0x200032f4
 8003be0:	20003388 	.word	0x20003388
 8003be4:	2000349d 	.word	0x2000349d
 8003be8:	200031a0 	.word	0x200031a0
 8003bec:	2000351d 	.word	0x2000351d
 8003bf0:	200032f1 	.word	0x200032f1
 8003bf4:	200033f4 	.word	0x200033f4
 8003bf8:	20003100 	.word	0x20003100
					myCS = myCS + ans[i];
 8003bfc:	200e      	movs	r0, #14
 8003bfe:	183b      	adds	r3, r7, r0
 8003c00:	781a      	ldrb	r2, [r3, #0]
 8003c02:	4bdb      	ldr	r3, [pc, #876]	; (8003f70 <answer2CPU+0x71c>)
 8003c04:	0052      	lsls	r2, r2, #1
 8003c06:	5ad3      	ldrh	r3, [r2, r3]
 8003c08:	b2d9      	uxtb	r1, r3
 8003c0a:	220d      	movs	r2, #13
 8003c0c:	18bb      	adds	r3, r7, r2
 8003c0e:	18ba      	adds	r2, r7, r2
 8003c10:	7812      	ldrb	r2, [r2, #0]
 8003c12:	188a      	adds	r2, r1, r2
 8003c14:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8003c16:	183b      	adds	r3, r7, r0
 8003c18:	781a      	ldrb	r2, [r3, #0]
 8003c1a:	183b      	adds	r3, r7, r0
 8003c1c:	3201      	adds	r2, #1
 8003c1e:	701a      	strb	r2, [r3, #0]
 8003c20:	230e      	movs	r3, #14
 8003c22:	18fb      	adds	r3, r7, r3
 8003c24:	781a      	ldrb	r2, [r3, #0]
 8003c26:	2009      	movs	r0, #9
 8003c28:	183b      	adds	r3, r7, r0
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	dbe4      	blt.n	8003bfc <answer2CPU+0x3a8>
				}
				myCS = 0 - myCS;
 8003c32:	210d      	movs	r1, #13
 8003c34:	187b      	adds	r3, r7, r1
 8003c36:	187a      	adds	r2, r7, r1
 8003c38:	7812      	ldrb	r2, [r2, #0]
 8003c3a:	4252      	negs	r2, r2
 8003c3c:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003c3e:	183b      	adds	r3, r7, r0
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	1e5a      	subs	r2, r3, #1
 8003c44:	187b      	adds	r3, r7, r1
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	b299      	uxth	r1, r3
 8003c4a:	4bc9      	ldr	r3, [pc, #804]	; (8003f70 <answer2CPU+0x71c>)
 8003c4c:	0052      	lsls	r2, r2, #1
 8003c4e:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c50:	46c0      	nop			; (mov r8, r8)
 8003c52:	4bc8      	ldr	r3, [pc, #800]	; (8003f74 <answer2CPU+0x720>)
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	2280      	movs	r2, #128	; 0x80
 8003c58:	4013      	ands	r3, r2
 8003c5a:	d0fa      	beq.n	8003c52 <answer2CPU+0x3fe>
				USART2->TDR = ans[0]|0x0100;
 8003c5c:	4bc4      	ldr	r3, [pc, #784]	; (8003f70 <answer2CPU+0x71c>)
 8003c5e:	881b      	ldrh	r3, [r3, #0]
 8003c60:	2280      	movs	r2, #128	; 0x80
 8003c62:	0052      	lsls	r2, r2, #1
 8003c64:	4313      	orrs	r3, r2
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	4bc2      	ldr	r3, [pc, #776]	; (8003f74 <answer2CPU+0x720>)
 8003c6a:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003c6c:	e014      	b.n	8003c98 <answer2CPU+0x444>
				  {
				    i++;
 8003c6e:	210e      	movs	r1, #14
 8003c70:	187b      	adds	r3, r7, r1
 8003c72:	781a      	ldrb	r2, [r3, #0]
 8003c74:	187b      	adds	r3, r7, r1
 8003c76:	3201      	adds	r2, #1
 8003c78:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	4bbd      	ldr	r3, [pc, #756]	; (8003f74 <answer2CPU+0x720>)
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	2280      	movs	r2, #128	; 0x80
 8003c82:	4013      	ands	r3, r2
 8003c84:	d0fa      	beq.n	8003c7c <answer2CPU+0x428>
				    USART2->TDR = (uint8_t)ans[i];
 8003c86:	230e      	movs	r3, #14
 8003c88:	18fb      	adds	r3, r7, r3
 8003c8a:	781a      	ldrb	r2, [r3, #0]
 8003c8c:	4bb8      	ldr	r3, [pc, #736]	; (8003f70 <answer2CPU+0x71c>)
 8003c8e:	0052      	lsls	r2, r2, #1
 8003c90:	5ad3      	ldrh	r3, [r2, r3]
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	4bb7      	ldr	r3, [pc, #732]	; (8003f74 <answer2CPU+0x720>)
 8003c96:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003c98:	230e      	movs	r3, #14
 8003c9a:	18fb      	adds	r3, r7, r3
 8003c9c:	781a      	ldrb	r2, [r3, #0]
 8003c9e:	4bb4      	ldr	r3, [pc, #720]	; (8003f70 <answer2CPU+0x71c>)
 8003ca0:	0052      	lsls	r2, r2, #1
 8003ca2:	5ad3      	ldrh	r3, [r2, r3]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1e2      	bne.n	8003c6e <answer2CPU+0x41a>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d000      	beq.n	8003cb2 <answer2CPU+0x45e>
 8003cb0:	e07f      	b.n	8003db2 <answer2CPU+0x55e>
				myLength = 0x0B; //19 bytes length answer
 8003cb2:	2109      	movs	r1, #9
 8003cb4:	187b      	adds	r3, r7, r1
 8003cb6:	220b      	movs	r2, #11
 8003cb8:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003cba:	187b      	adds	r3, r7, r1
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b02      	subs	r3, #2
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	4baa      	ldr	r3, [pc, #680]	; (8003f70 <answer2CPU+0x71c>)
 8003cc6:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003cc8:	230e      	movs	r3, #14
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	2200      	movs	r2, #0
 8003cce:	701a      	strb	r2, [r3, #0]
 8003cd0:	e010      	b.n	8003cf4 <answer2CPU+0x4a0>
					ans[i + 2] = PCB_rev[i];
 8003cd2:	200e      	movs	r0, #14
 8003cd4:	183b      	adds	r3, r7, r0
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	4aa7      	ldr	r2, [pc, #668]	; (8003f78 <answer2CPU+0x724>)
 8003cda:	5cd1      	ldrb	r1, [r2, r3]
 8003cdc:	183b      	adds	r3, r7, r0
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	1c9a      	adds	r2, r3, #2
 8003ce2:	b289      	uxth	r1, r1
 8003ce4:	4ba2      	ldr	r3, [pc, #648]	; (8003f70 <answer2CPU+0x71c>)
 8003ce6:	0052      	lsls	r2, r2, #1
 8003ce8:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003cea:	183b      	adds	r3, r7, r0
 8003cec:	781a      	ldrb	r2, [r3, #0]
 8003cee:	183b      	adds	r3, r7, r0
 8003cf0:	3201      	adds	r2, #1
 8003cf2:	701a      	strb	r2, [r3, #0]
 8003cf4:	220e      	movs	r2, #14
 8003cf6:	18bb      	adds	r3, r7, r2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	2b10      	cmp	r3, #16
 8003cfc:	d9e9      	bls.n	8003cd2 <answer2CPU+0x47e>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003cfe:	18bb      	adds	r3, r7, r2
 8003d00:	2200      	movs	r2, #0
 8003d02:	701a      	strb	r2, [r3, #0]
 8003d04:	e011      	b.n	8003d2a <answer2CPU+0x4d6>
					myCS = myCS + ans[i];
 8003d06:	200e      	movs	r0, #14
 8003d08:	183b      	adds	r3, r7, r0
 8003d0a:	781a      	ldrb	r2, [r3, #0]
 8003d0c:	4b98      	ldr	r3, [pc, #608]	; (8003f70 <answer2CPU+0x71c>)
 8003d0e:	0052      	lsls	r2, r2, #1
 8003d10:	5ad3      	ldrh	r3, [r2, r3]
 8003d12:	b2d9      	uxtb	r1, r3
 8003d14:	220d      	movs	r2, #13
 8003d16:	18bb      	adds	r3, r7, r2
 8003d18:	18ba      	adds	r2, r7, r2
 8003d1a:	7812      	ldrb	r2, [r2, #0]
 8003d1c:	188a      	adds	r2, r1, r2
 8003d1e:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003d20:	183b      	adds	r3, r7, r0
 8003d22:	781a      	ldrb	r2, [r3, #0]
 8003d24:	183b      	adds	r3, r7, r0
 8003d26:	3201      	adds	r2, #1
 8003d28:	701a      	strb	r2, [r3, #0]
 8003d2a:	230e      	movs	r3, #14
 8003d2c:	18fb      	adds	r3, r7, r3
 8003d2e:	781a      	ldrb	r2, [r3, #0]
 8003d30:	2009      	movs	r0, #9
 8003d32:	183b      	adds	r3, r7, r0
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	dbe4      	blt.n	8003d06 <answer2CPU+0x4b2>
				}
				myCS = 0 - myCS;
 8003d3c:	210d      	movs	r1, #13
 8003d3e:	187b      	adds	r3, r7, r1
 8003d40:	187a      	adds	r2, r7, r1
 8003d42:	7812      	ldrb	r2, [r2, #0]
 8003d44:	4252      	negs	r2, r2
 8003d46:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003d48:	183b      	adds	r3, r7, r0
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	1e5a      	subs	r2, r3, #1
 8003d4e:	187b      	adds	r3, r7, r1
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	b299      	uxth	r1, r3
 8003d54:	4b86      	ldr	r3, [pc, #536]	; (8003f70 <answer2CPU+0x71c>)
 8003d56:	0052      	lsls	r2, r2, #1
 8003d58:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d5a:	46c0      	nop			; (mov r8, r8)
 8003d5c:	4b85      	ldr	r3, [pc, #532]	; (8003f74 <answer2CPU+0x720>)
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	2280      	movs	r2, #128	; 0x80
 8003d62:	4013      	ands	r3, r2
 8003d64:	d0fa      	beq.n	8003d5c <answer2CPU+0x508>
				USART2->TDR = ans[0]|0x0100;
 8003d66:	4b82      	ldr	r3, [pc, #520]	; (8003f70 <answer2CPU+0x71c>)
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	2280      	movs	r2, #128	; 0x80
 8003d6c:	0052      	lsls	r2, r2, #1
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	4b80      	ldr	r3, [pc, #512]	; (8003f74 <answer2CPU+0x720>)
 8003d74:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003d76:	e014      	b.n	8003da2 <answer2CPU+0x54e>
					  {
					    i++;
 8003d78:	210e      	movs	r1, #14
 8003d7a:	187b      	adds	r3, r7, r1
 8003d7c:	781a      	ldrb	r2, [r3, #0]
 8003d7e:	187b      	adds	r3, r7, r1
 8003d80:	3201      	adds	r2, #1
 8003d82:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d84:	46c0      	nop			; (mov r8, r8)
 8003d86:	4b7b      	ldr	r3, [pc, #492]	; (8003f74 <answer2CPU+0x720>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	2280      	movs	r2, #128	; 0x80
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d0fa      	beq.n	8003d86 <answer2CPU+0x532>
					    USART2->TDR = (uint8_t)ans[i];
 8003d90:	230e      	movs	r3, #14
 8003d92:	18fb      	adds	r3, r7, r3
 8003d94:	781a      	ldrb	r2, [r3, #0]
 8003d96:	4b76      	ldr	r3, [pc, #472]	; (8003f70 <answer2CPU+0x71c>)
 8003d98:	0052      	lsls	r2, r2, #1
 8003d9a:	5ad3      	ldrh	r3, [r2, r3]
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	4b75      	ldr	r3, [pc, #468]	; (8003f74 <answer2CPU+0x720>)
 8003da0:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003da2:	230e      	movs	r3, #14
 8003da4:	18fb      	adds	r3, r7, r3
 8003da6:	781a      	ldrb	r2, [r3, #0]
 8003da8:	4b71      	ldr	r3, [pc, #452]	; (8003f70 <answer2CPU+0x71c>)
 8003daa:	0052      	lsls	r2, r2, #1
 8003dac:	5ad3      	ldrh	r3, [r2, r3]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1e2      	bne.n	8003d78 <answer2CPU+0x524>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d000      	beq.n	8003dbc <answer2CPU+0x568>
 8003dba:	e07f      	b.n	8003ebc <answer2CPU+0x668>
				myLength = 0x13; //19 bytes length answer
 8003dbc:	2109      	movs	r1, #9
 8003dbe:	187b      	adds	r3, r7, r1
 8003dc0:	2213      	movs	r2, #19
 8003dc2:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003dc4:	187b      	adds	r3, r7, r1
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	3b02      	subs	r3, #2
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	4b68      	ldr	r3, [pc, #416]	; (8003f70 <answer2CPU+0x71c>)
 8003dd0:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003dd2:	230e      	movs	r3, #14
 8003dd4:	18fb      	adds	r3, r7, r3
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
 8003dda:	e010      	b.n	8003dfe <answer2CPU+0x5aa>
					ans[i + 2] = EmitterSN[i];
 8003ddc:	200e      	movs	r0, #14
 8003dde:	183b      	adds	r3, r7, r0
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	4a66      	ldr	r2, [pc, #408]	; (8003f7c <answer2CPU+0x728>)
 8003de4:	5cd1      	ldrb	r1, [r2, r3]
 8003de6:	183b      	adds	r3, r7, r0
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	1c9a      	adds	r2, r3, #2
 8003dec:	b289      	uxth	r1, r1
 8003dee:	4b60      	ldr	r3, [pc, #384]	; (8003f70 <answer2CPU+0x71c>)
 8003df0:	0052      	lsls	r2, r2, #1
 8003df2:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003df4:	183b      	adds	r3, r7, r0
 8003df6:	781a      	ldrb	r2, [r3, #0]
 8003df8:	183b      	adds	r3, r7, r0
 8003dfa:	3201      	adds	r2, #1
 8003dfc:	701a      	strb	r2, [r3, #0]
 8003dfe:	220e      	movs	r2, #14
 8003e00:	18bb      	adds	r3, r7, r2
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	2b10      	cmp	r3, #16
 8003e06:	d9e9      	bls.n	8003ddc <answer2CPU+0x588>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003e08:	18bb      	adds	r3, r7, r2
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	701a      	strb	r2, [r3, #0]
 8003e0e:	e011      	b.n	8003e34 <answer2CPU+0x5e0>
					myCS = myCS + ans[i];
 8003e10:	200e      	movs	r0, #14
 8003e12:	183b      	adds	r3, r7, r0
 8003e14:	781a      	ldrb	r2, [r3, #0]
 8003e16:	4b56      	ldr	r3, [pc, #344]	; (8003f70 <answer2CPU+0x71c>)
 8003e18:	0052      	lsls	r2, r2, #1
 8003e1a:	5ad3      	ldrh	r3, [r2, r3]
 8003e1c:	b2d9      	uxtb	r1, r3
 8003e1e:	220d      	movs	r2, #13
 8003e20:	18bb      	adds	r3, r7, r2
 8003e22:	18ba      	adds	r2, r7, r2
 8003e24:	7812      	ldrb	r2, [r2, #0]
 8003e26:	188a      	adds	r2, r1, r2
 8003e28:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003e2a:	183b      	adds	r3, r7, r0
 8003e2c:	781a      	ldrb	r2, [r3, #0]
 8003e2e:	183b      	adds	r3, r7, r0
 8003e30:	3201      	adds	r2, #1
 8003e32:	701a      	strb	r2, [r3, #0]
 8003e34:	230e      	movs	r3, #14
 8003e36:	18fb      	adds	r3, r7, r3
 8003e38:	781a      	ldrb	r2, [r3, #0]
 8003e3a:	2009      	movs	r0, #9
 8003e3c:	183b      	adds	r3, r7, r0
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	3b01      	subs	r3, #1
 8003e42:	429a      	cmp	r2, r3
 8003e44:	dbe4      	blt.n	8003e10 <answer2CPU+0x5bc>
				}
				myCS = 0 - myCS;
 8003e46:	210d      	movs	r1, #13
 8003e48:	187b      	adds	r3, r7, r1
 8003e4a:	187a      	adds	r2, r7, r1
 8003e4c:	7812      	ldrb	r2, [r2, #0]
 8003e4e:	4252      	negs	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003e52:	183b      	adds	r3, r7, r0
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	1e5a      	subs	r2, r3, #1
 8003e58:	187b      	adds	r3, r7, r1
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	b299      	uxth	r1, r3
 8003e5e:	4b44      	ldr	r3, [pc, #272]	; (8003f70 <answer2CPU+0x71c>)
 8003e60:	0052      	lsls	r2, r2, #1
 8003e62:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e64:	46c0      	nop			; (mov r8, r8)
 8003e66:	4b43      	ldr	r3, [pc, #268]	; (8003f74 <answer2CPU+0x720>)
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	2280      	movs	r2, #128	; 0x80
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	d0fa      	beq.n	8003e66 <answer2CPU+0x612>
				USART2->TDR = ans[0]|0x0100;
 8003e70:	4b3f      	ldr	r3, [pc, #252]	; (8003f70 <answer2CPU+0x71c>)
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	2280      	movs	r2, #128	; 0x80
 8003e76:	0052      	lsls	r2, r2, #1
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	4b3d      	ldr	r3, [pc, #244]	; (8003f74 <answer2CPU+0x720>)
 8003e7e:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003e80:	e014      	b.n	8003eac <answer2CPU+0x658>
				  {
				    i++;
 8003e82:	210e      	movs	r1, #14
 8003e84:	187b      	adds	r3, r7, r1
 8003e86:	781a      	ldrb	r2, [r3, #0]
 8003e88:	187b      	adds	r3, r7, r1
 8003e8a:	3201      	adds	r2, #1
 8003e8c:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e8e:	46c0      	nop			; (mov r8, r8)
 8003e90:	4b38      	ldr	r3, [pc, #224]	; (8003f74 <answer2CPU+0x720>)
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	2280      	movs	r2, #128	; 0x80
 8003e96:	4013      	ands	r3, r2
 8003e98:	d0fa      	beq.n	8003e90 <answer2CPU+0x63c>
				    	USART2->TDR = (uint8_t)ans[i];
 8003e9a:	230e      	movs	r3, #14
 8003e9c:	18fb      	adds	r3, r7, r3
 8003e9e:	781a      	ldrb	r2, [r3, #0]
 8003ea0:	4b33      	ldr	r3, [pc, #204]	; (8003f70 <answer2CPU+0x71c>)
 8003ea2:	0052      	lsls	r2, r2, #1
 8003ea4:	5ad3      	ldrh	r3, [r2, r3]
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	4b32      	ldr	r3, [pc, #200]	; (8003f74 <answer2CPU+0x720>)
 8003eaa:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003eac:	230e      	movs	r3, #14
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	781a      	ldrb	r2, [r3, #0]
 8003eb2:	4b2f      	ldr	r3, [pc, #188]	; (8003f70 <answer2CPU+0x71c>)
 8003eb4:	0052      	lsls	r2, r2, #1
 8003eb6:	5ad3      	ldrh	r3, [r2, r3]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1e2      	bne.n	8003e82 <answer2CPU+0x62e>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	2b03      	cmp	r3, #3
 8003ec2:	d000      	beq.n	8003ec6 <answer2CPU+0x672>
 8003ec4:	e07b      	b.n	8003fbe <answer2CPU+0x76a>
				myLength = 0x04; //4 bytes length answer
 8003ec6:	2109      	movs	r1, #9
 8003ec8:	187b      	adds	r3, r7, r1
 8003eca:	2204      	movs	r2, #4
 8003ecc:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003ece:	187b      	adds	r3, r7, r1
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	3b02      	subs	r3, #2
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	4b25      	ldr	r3, [pc, #148]	; (8003f70 <answer2CPU+0x71c>)
 8003eda:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8003edc:	4b28      	ldr	r3, [pc, #160]	; (8003f80 <answer2CPU+0x72c>)
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	4b23      	ldr	r3, [pc, #140]	; (8003f70 <answer2CPU+0x71c>)
 8003ee4:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003ee6:	230d      	movs	r3, #13
 8003ee8:	18fb      	adds	r3, r7, r3
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	b29a      	uxth	r2, r3
 8003eee:	4b20      	ldr	r3, [pc, #128]	; (8003f70 <answer2CPU+0x71c>)
 8003ef0:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8003ef2:	230e      	movs	r3, #14
 8003ef4:	18fb      	adds	r3, r7, r3
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	701a      	strb	r2, [r3, #0]
 8003efa:	e011      	b.n	8003f20 <answer2CPU+0x6cc>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8003efc:	200e      	movs	r0, #14
 8003efe:	183b      	adds	r3, r7, r0
 8003f00:	781a      	ldrb	r2, [r3, #0]
 8003f02:	4b1b      	ldr	r3, [pc, #108]	; (8003f70 <answer2CPU+0x71c>)
 8003f04:	0052      	lsls	r2, r2, #1
 8003f06:	5ad3      	ldrh	r3, [r2, r3]
 8003f08:	b2d9      	uxtb	r1, r3
 8003f0a:	220d      	movs	r2, #13
 8003f0c:	18bb      	adds	r3, r7, r2
 8003f0e:	18ba      	adds	r2, r7, r2
 8003f10:	7812      	ldrb	r2, [r2, #0]
 8003f12:	188a      	adds	r2, r1, r2
 8003f14:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8003f16:	183b      	adds	r3, r7, r0
 8003f18:	781a      	ldrb	r2, [r3, #0]
 8003f1a:	183b      	adds	r3, r7, r0
 8003f1c:	3201      	adds	r2, #1
 8003f1e:	701a      	strb	r2, [r3, #0]
 8003f20:	230e      	movs	r3, #14
 8003f22:	18fb      	adds	r3, r7, r3
 8003f24:	781a      	ldrb	r2, [r3, #0]
 8003f26:	2009      	movs	r0, #9
 8003f28:	183b      	adds	r3, r7, r0
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	dbe4      	blt.n	8003efc <answer2CPU+0x6a8>
				}
				myCS = 0 - myCS;
 8003f32:	210d      	movs	r1, #13
 8003f34:	187b      	adds	r3, r7, r1
 8003f36:	187a      	adds	r2, r7, r1
 8003f38:	7812      	ldrb	r2, [r2, #0]
 8003f3a:	4252      	negs	r2, r2
 8003f3c:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003f3e:	183b      	adds	r3, r7, r0
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	1e5a      	subs	r2, r3, #1
 8003f44:	187b      	adds	r3, r7, r1
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	b299      	uxth	r1, r3
 8003f4a:	4b09      	ldr	r3, [pc, #36]	; (8003f70 <answer2CPU+0x71c>)
 8003f4c:	0052      	lsls	r2, r2, #1
 8003f4e:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003f50:	46c0      	nop			; (mov r8, r8)
 8003f52:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <answer2CPU+0x720>)
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	2280      	movs	r2, #128	; 0x80
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d0fa      	beq.n	8003f52 <answer2CPU+0x6fe>
					USART2->TDR = ans[0]|0x0100;
 8003f5c:	4b04      	ldr	r3, [pc, #16]	; (8003f70 <answer2CPU+0x71c>)
 8003f5e:	881b      	ldrh	r3, [r3, #0]
 8003f60:	2280      	movs	r2, #128	; 0x80
 8003f62:	0052      	lsls	r2, r2, #1
 8003f64:	4313      	orrs	r3, r2
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	4b02      	ldr	r3, [pc, #8]	; (8003f74 <answer2CPU+0x720>)
 8003f6a:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003f6c:	e01f      	b.n	8003fae <answer2CPU+0x75a>
 8003f6e:	46c0      	nop			; (mov r8, r8)
 8003f70:	200034a0 	.word	0x200034a0
 8003f74:	40004400 	.word	0x40004400
 8003f78:	20003114 	.word	0x20003114
 8003f7c:	20003120 	.word	0x20003120
 8003f80:	2000311c 	.word	0x2000311c
						{
						  i++;
 8003f84:	210e      	movs	r1, #14
 8003f86:	187b      	adds	r3, r7, r1
 8003f88:	781a      	ldrb	r2, [r3, #0]
 8003f8a:	187b      	adds	r3, r7, r1
 8003f8c:	3201      	adds	r2, #1
 8003f8e:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8003f90:	46c0      	nop			; (mov r8, r8)
 8003f92:	4b4e      	ldr	r3, [pc, #312]	; (80040cc <answer2CPU+0x878>)
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	2280      	movs	r2, #128	; 0x80
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d0fa      	beq.n	8003f92 <answer2CPU+0x73e>
						     USART2->TDR = (uint8_t)ans[i];
 8003f9c:	230e      	movs	r3, #14
 8003f9e:	18fb      	adds	r3, r7, r3
 8003fa0:	781a      	ldrb	r2, [r3, #0]
 8003fa2:	4b4b      	ldr	r3, [pc, #300]	; (80040d0 <answer2CPU+0x87c>)
 8003fa4:	0052      	lsls	r2, r2, #1
 8003fa6:	5ad3      	ldrh	r3, [r2, r3]
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	4b48      	ldr	r3, [pc, #288]	; (80040cc <answer2CPU+0x878>)
 8003fac:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003fae:	230e      	movs	r3, #14
 8003fb0:	18fb      	adds	r3, r7, r3
 8003fb2:	781a      	ldrb	r2, [r3, #0]
 8003fb4:	4b46      	ldr	r3, [pc, #280]	; (80040d0 <answer2CPU+0x87c>)
 8003fb6:	0052      	lsls	r2, r2, #1
 8003fb8:	5ad3      	ldrh	r3, [r2, r3]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1e2      	bne.n	8003f84 <answer2CPU+0x730>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	2b04      	cmp	r3, #4
 8003fc4:	d000      	beq.n	8003fc8 <answer2CPU+0x774>
 8003fc6:	e076      	b.n	80040b6 <answer2CPU+0x862>
				myLength = 0x04; //4 bytes length answer
 8003fc8:	2109      	movs	r1, #9
 8003fca:	187b      	adds	r3, r7, r1
 8003fcc:	2204      	movs	r2, #4
 8003fce:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003fd0:	187b      	adds	r3, r7, r1
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	3b02      	subs	r3, #2
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	4b3d      	ldr	r3, [pc, #244]	; (80040d0 <answer2CPU+0x87c>)
 8003fdc:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	3302      	adds	r3, #2
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	001a      	movs	r2, r3
 8003fe6:	4b3b      	ldr	r3, [pc, #236]	; (80040d4 <answer2CPU+0x880>)
 8003fe8:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8003fea:	4b3b      	ldr	r3, [pc, #236]	; (80040d8 <answer2CPU+0x884>)
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	4b37      	ldr	r3, [pc, #220]	; (80040d0 <answer2CPU+0x87c>)
 8003ff2:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003ff4:	230d      	movs	r3, #13
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	4b34      	ldr	r3, [pc, #208]	; (80040d0 <answer2CPU+0x87c>)
 8003ffe:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8004000:	230e      	movs	r3, #14
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	2200      	movs	r2, #0
 8004006:	701a      	strb	r2, [r3, #0]
 8004008:	e011      	b.n	800402e <answer2CPU+0x7da>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 800400a:	200e      	movs	r0, #14
 800400c:	183b      	adds	r3, r7, r0
 800400e:	781a      	ldrb	r2, [r3, #0]
 8004010:	4b2f      	ldr	r3, [pc, #188]	; (80040d0 <answer2CPU+0x87c>)
 8004012:	0052      	lsls	r2, r2, #1
 8004014:	5ad3      	ldrh	r3, [r2, r3]
 8004016:	b2d9      	uxtb	r1, r3
 8004018:	220d      	movs	r2, #13
 800401a:	18bb      	adds	r3, r7, r2
 800401c:	18ba      	adds	r2, r7, r2
 800401e:	7812      	ldrb	r2, [r2, #0]
 8004020:	188a      	adds	r2, r1, r2
 8004022:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8004024:	183b      	adds	r3, r7, r0
 8004026:	781a      	ldrb	r2, [r3, #0]
 8004028:	183b      	adds	r3, r7, r0
 800402a:	3201      	adds	r2, #1
 800402c:	701a      	strb	r2, [r3, #0]
 800402e:	230e      	movs	r3, #14
 8004030:	18fb      	adds	r3, r7, r3
 8004032:	781a      	ldrb	r2, [r3, #0]
 8004034:	2009      	movs	r0, #9
 8004036:	183b      	adds	r3, r7, r0
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	3b01      	subs	r3, #1
 800403c:	429a      	cmp	r2, r3
 800403e:	dbe4      	blt.n	800400a <answer2CPU+0x7b6>
				}
				myCS = 0 - myCS;
 8004040:	210d      	movs	r1, #13
 8004042:	187b      	adds	r3, r7, r1
 8004044:	187a      	adds	r2, r7, r1
 8004046:	7812      	ldrb	r2, [r2, #0]
 8004048:	4252      	negs	r2, r2
 800404a:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 800404c:	183b      	adds	r3, r7, r0
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	1e5a      	subs	r2, r3, #1
 8004052:	187b      	adds	r3, r7, r1
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	b299      	uxth	r1, r3
 8004058:	4b1d      	ldr	r3, [pc, #116]	; (80040d0 <answer2CPU+0x87c>)
 800405a:	0052      	lsls	r2, r2, #1
 800405c:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	4b1a      	ldr	r3, [pc, #104]	; (80040cc <answer2CPU+0x878>)
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	2280      	movs	r2, #128	; 0x80
 8004066:	4013      	ands	r3, r2
 8004068:	d0fa      	beq.n	8004060 <answer2CPU+0x80c>
				USART2->TDR = ans[0]|0x0100;
 800406a:	4b19      	ldr	r3, [pc, #100]	; (80040d0 <answer2CPU+0x87c>)
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	2280      	movs	r2, #128	; 0x80
 8004070:	0052      	lsls	r2, r2, #1
 8004072:	4313      	orrs	r3, r2
 8004074:	b29a      	uxth	r2, r3
 8004076:	4b15      	ldr	r3, [pc, #84]	; (80040cc <answer2CPU+0x878>)
 8004078:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 800407a:	e014      	b.n	80040a6 <answer2CPU+0x852>
				{
				  i++;
 800407c:	210e      	movs	r1, #14
 800407e:	187b      	adds	r3, r7, r1
 8004080:	781a      	ldrb	r2, [r3, #0]
 8004082:	187b      	adds	r3, r7, r1
 8004084:	3201      	adds	r2, #1
 8004086:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 8004088:	46c0      	nop			; (mov r8, r8)
 800408a:	4b10      	ldr	r3, [pc, #64]	; (80040cc <answer2CPU+0x878>)
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	2280      	movs	r2, #128	; 0x80
 8004090:	4013      	ands	r3, r2
 8004092:	d0fa      	beq.n	800408a <answer2CPU+0x836>
				  USART2->TDR = (uint8_t)ans[i];
 8004094:	230e      	movs	r3, #14
 8004096:	18fb      	adds	r3, r7, r3
 8004098:	781a      	ldrb	r2, [r3, #0]
 800409a:	4b0d      	ldr	r3, [pc, #52]	; (80040d0 <answer2CPU+0x87c>)
 800409c:	0052      	lsls	r2, r2, #1
 800409e:	5ad3      	ldrh	r3, [r2, r3]
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	4b0a      	ldr	r3, [pc, #40]	; (80040cc <answer2CPU+0x878>)
 80040a4:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 80040a6:	230e      	movs	r3, #14
 80040a8:	18fb      	adds	r3, r7, r3
 80040aa:	781a      	ldrb	r2, [r3, #0]
 80040ac:	4b08      	ldr	r3, [pc, #32]	; (80040d0 <answer2CPU+0x87c>)
 80040ae:	0052      	lsls	r2, r2, #1
 80040b0:	5ad3      	ldrh	r3, [r2, r3]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1e2      	bne.n	800407c <answer2CPU+0x828>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 80040b6:	4b05      	ldr	r3, [pc, #20]	; (80040cc <answer2CPU+0x878>)
 80040b8:	6a1a      	ldr	r2, [r3, #32]
 80040ba:	4b04      	ldr	r3, [pc, #16]	; (80040cc <answer2CPU+0x878>)
 80040bc:	2108      	movs	r1, #8
 80040be:	430a      	orrs	r2, r1
 80040c0:	621a      	str	r2, [r3, #32]
}
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	0018      	movs	r0, r3
 80040c6:	46bd      	mov	sp, r7
 80040c8:	b004      	add	sp, #16
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40004400 	.word	0x40004400
 80040d0:	200034a0 	.word	0x200034a0
 80040d4:	200033fc 	.word	0x200033fc
 80040d8:	200032f2 	.word	0x200032f2

080040dc <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 80040e2:	2001      	movs	r0, #1
 80040e4:	f001 f97a 	bl	80053dc <HAL_Delay>
		GPIOC->ODR &= ~(1 << 15); //reset cs
 80040e8:	4b28      	ldr	r3, [pc, #160]	; (800418c <MEM_Reset+0xb0>)
 80040ea:	695a      	ldr	r2, [r3, #20]
 80040ec:	4b27      	ldr	r3, [pc, #156]	; (800418c <MEM_Reset+0xb0>)
 80040ee:	4928      	ldr	r1, [pc, #160]	; (8004190 <MEM_Reset+0xb4>)
 80040f0:	400a      	ands	r2, r1
 80040f2:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 80040f4:	1dfb      	adds	r3, r7, #7
 80040f6:	2266      	movs	r2, #102	; 0x66
 80040f8:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 80040fa:	1df9      	adds	r1, r7, #7
 80040fc:	4825      	ldr	r0, [pc, #148]	; (8004194 <MEM_Reset+0xb8>)
 80040fe:	2305      	movs	r3, #5
 8004100:	2201      	movs	r2, #1
 8004102:	f005 f873 	bl	80091ec <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8004106:	4b21      	ldr	r3, [pc, #132]	; (800418c <MEM_Reset+0xb0>)
 8004108:	695a      	ldr	r2, [r3, #20]
 800410a:	4b20      	ldr	r3, [pc, #128]	; (800418c <MEM_Reset+0xb0>)
 800410c:	2180      	movs	r1, #128	; 0x80
 800410e:	0209      	lsls	r1, r1, #8
 8004110:	430a      	orrs	r2, r1
 8004112:	615a      	str	r2, [r3, #20]
		asm("NOP");
 8004114:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8004116:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8004118:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 800411a:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 800411c:	46c0      	nop			; (mov r8, r8)
		__NOP();
 800411e:	46c0      	nop			; (mov r8, r8)
		GPIOC->ODR &= ~(1 << 15);			//reset cs
 8004120:	4b1a      	ldr	r3, [pc, #104]	; (800418c <MEM_Reset+0xb0>)
 8004122:	695a      	ldr	r2, [r3, #20]
 8004124:	4b19      	ldr	r3, [pc, #100]	; (800418c <MEM_Reset+0xb0>)
 8004126:	491a      	ldr	r1, [pc, #104]	; (8004190 <MEM_Reset+0xb4>)
 8004128:	400a      	ands	r2, r1
 800412a:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 800412c:	1dfb      	adds	r3, r7, #7
 800412e:	2299      	movs	r2, #153	; 0x99
 8004130:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 8004132:	1df9      	adds	r1, r7, #7
 8004134:	4817      	ldr	r0, [pc, #92]	; (8004194 <MEM_Reset+0xb8>)
 8004136:	2305      	movs	r3, #5
 8004138:	2201      	movs	r2, #1
 800413a:	f005 f857 	bl	80091ec <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 800413e:	4b13      	ldr	r3, [pc, #76]	; (800418c <MEM_Reset+0xb0>)
 8004140:	695a      	ldr	r2, [r3, #20]
 8004142:	4b12      	ldr	r3, [pc, #72]	; (800418c <MEM_Reset+0xb0>)
 8004144:	2180      	movs	r1, #128	; 0x80
 8004146:	0209      	lsls	r1, r1, #8
 8004148:	430a      	orrs	r2, r1
 800414a:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 800414c:	2001      	movs	r0, #1
 800414e:	f001 f945 	bl	80053dc <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 8004152:	1dfb      	adds	r3, r7, #7
 8004154:	22b7      	movs	r2, #183	; 0xb7
 8004156:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15); //reset cs
 8004158:	4b0c      	ldr	r3, [pc, #48]	; (800418c <MEM_Reset+0xb0>)
 800415a:	695a      	ldr	r2, [r3, #20]
 800415c:	4b0b      	ldr	r3, [pc, #44]	; (800418c <MEM_Reset+0xb0>)
 800415e:	490c      	ldr	r1, [pc, #48]	; (8004190 <MEM_Reset+0xb4>)
 8004160:	400a      	ands	r2, r1
 8004162:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8004164:	1df9      	adds	r1, r7, #7
 8004166:	480b      	ldr	r0, [pc, #44]	; (8004194 <MEM_Reset+0xb8>)
 8004168:	2305      	movs	r3, #5
 800416a:	2201      	movs	r2, #1
 800416c:	f005 f83e 	bl	80091ec <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8004170:	4b06      	ldr	r3, [pc, #24]	; (800418c <MEM_Reset+0xb0>)
 8004172:	695a      	ldr	r2, [r3, #20]
 8004174:	4b05      	ldr	r3, [pc, #20]	; (800418c <MEM_Reset+0xb0>)
 8004176:	2180      	movs	r1, #128	; 0x80
 8004178:	0209      	lsls	r1, r1, #8
 800417a:	430a      	orrs	r2, r1
 800417c:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 800417e:	2001      	movs	r0, #1
 8004180:	f001 f92c 	bl	80053dc <HAL_Delay>
	}
 8004184:	46c0      	nop			; (mov r8, r8)
 8004186:	46bd      	mov	sp, r7
 8004188:	b002      	add	sp, #8
 800418a:	bd80      	pop	{r7, pc}
 800418c:	50000800 	.word	0x50000800
 8004190:	ffff7fff 	.word	0xffff7fff
 8004194:	200031b0 	.word	0x200031b0

08004198 <weoShowFullScreenDMA>:
		GPIOC->ODR |= 1 << 6;	//set BF
		cmd2Execute=0;
	}
//==========================================================================================================================

	uint8_t weoShowFullScreenDMA(uint8_t picNum) {
 8004198:	b590      	push	{r4, r7, lr}
 800419a:	4c41      	ldr	r4, [pc, #260]	; (80042a0 <weoShowFullScreenDMA+0x108>)
 800419c:	44a5      	add	sp, r4
 800419e:	af00      	add	r7, sp, #0
 80041a0:	0002      	movs	r2, r0
 80041a2:	4b40      	ldr	r3, [pc, #256]	; (80042a4 <weoShowFullScreenDMA+0x10c>)
 80041a4:	4940      	ldr	r1, [pc, #256]	; (80042a8 <weoShowFullScreenDMA+0x110>)
 80041a6:	468c      	mov	ip, r1
 80041a8:	44bc      	add	ip, r7
 80041aa:	4463      	add	r3, ip
 80041ac:	701a      	strb	r2, [r3, #0]
//		uint8_t MEM_Buffer[8192];
		uint8_t DUMMY_Buffer[8192], firstImAddrArray[4],addrArray[4];
		uint16_t i;
		uint32_t addrInfo,addr;

		weoDrawRectangleInit(0x00, 0x00, 0x7F, 0x7F); //   
 80041ae:	237f      	movs	r3, #127	; 0x7f
 80041b0:	227f      	movs	r2, #127	; 0x7f
 80041b2:	2100      	movs	r1, #0
 80041b4:	2000      	movs	r0, #0
 80041b6:	f7ff f9fb 	bl	80035b0 <weoDrawRectangleInit>

		len=8192;
 80041ba:	4b3c      	ldr	r3, [pc, #240]	; (80042ac <weoShowFullScreenDMA+0x114>)
 80041bc:	2280      	movs	r2, #128	; 0x80
 80041be:	0192      	lsls	r2, r2, #6
 80041c0:	801a      	strh	r2, [r3, #0]
		dma_spi_cnt=len;
 80041c2:	4b3a      	ldr	r3, [pc, #232]	; (80042ac <weoShowFullScreenDMA+0x114>)
 80041c4:	881a      	ldrh	r2, [r3, #0]
 80041c6:	4b3a      	ldr	r3, [pc, #232]	; (80042b0 <weoShowFullScreenDMA+0x118>)
 80041c8:	801a      	strh	r2, [r3, #0]
		memCMD = 0x13; //read command with 4-byte address
 80041ca:	483a      	ldr	r0, [pc, #232]	; (80042b4 <weoShowFullScreenDMA+0x11c>)
 80041cc:	183b      	adds	r3, r7, r0
 80041ce:	2213      	movs	r2, #19
 80041d0:	701a      	strb	r2, [r3, #0]

		addr=((picNum)*0x2000);
 80041d2:	4b34      	ldr	r3, [pc, #208]	; (80042a4 <weoShowFullScreenDMA+0x10c>)
 80041d4:	4a34      	ldr	r2, [pc, #208]	; (80042a8 <weoShowFullScreenDMA+0x110>)
 80041d6:	4694      	mov	ip, r2
 80041d8:	44bc      	add	ip, r7
 80041da:	4463      	add	r3, ip
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	035b      	lsls	r3, r3, #13
 80041e0:	4935      	ldr	r1, [pc, #212]	; (80042b8 <weoShowFullScreenDMA+0x120>)
 80041e2:	187a      	adds	r2, r7, r1
 80041e4:	6013      	str	r3, [r2, #0]

		addrArray[0]=addr & 0xFF;
 80041e6:	187b      	adds	r3, r7, r1
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	4b33      	ldr	r3, [pc, #204]	; (80042bc <weoShowFullScreenDMA+0x124>)
 80041ee:	4c2e      	ldr	r4, [pc, #184]	; (80042a8 <weoShowFullScreenDMA+0x110>)
 80041f0:	46a4      	mov	ip, r4
 80041f2:	44bc      	add	ip, r7
 80041f4:	4463      	add	r3, ip
 80041f6:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 80041f8:	187b      	adds	r3, r7, r1
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	0a1b      	lsrs	r3, r3, #8
 80041fe:	b2da      	uxtb	r2, r3
 8004200:	4b2e      	ldr	r3, [pc, #184]	; (80042bc <weoShowFullScreenDMA+0x124>)
 8004202:	4c29      	ldr	r4, [pc, #164]	; (80042a8 <weoShowFullScreenDMA+0x110>)
 8004204:	46a4      	mov	ip, r4
 8004206:	44bc      	add	ip, r7
 8004208:	4463      	add	r3, ip
 800420a:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 800420c:	187b      	adds	r3, r7, r1
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	0c1b      	lsrs	r3, r3, #16
 8004212:	b2da      	uxtb	r2, r3
 8004214:	4b29      	ldr	r3, [pc, #164]	; (80042bc <weoShowFullScreenDMA+0x124>)
 8004216:	4c24      	ldr	r4, [pc, #144]	; (80042a8 <weoShowFullScreenDMA+0x110>)
 8004218:	46a4      	mov	ip, r4
 800421a:	44bc      	add	ip, r7
 800421c:	4463      	add	r3, ip
 800421e:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8004220:	187b      	adds	r3, r7, r1
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	0e1b      	lsrs	r3, r3, #24
 8004226:	b2da      	uxtb	r2, r3
 8004228:	4b24      	ldr	r3, [pc, #144]	; (80042bc <weoShowFullScreenDMA+0x124>)
 800422a:	491f      	ldr	r1, [pc, #124]	; (80042a8 <weoShowFullScreenDMA+0x110>)
 800422c:	468c      	mov	ip, r1
 800422e:	44bc      	add	ip, r7
 8004230:	4463      	add	r3, ip
 8004232:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 8004234:	4b22      	ldr	r3, [pc, #136]	; (80042c0 <weoShowFullScreenDMA+0x128>)
 8004236:	695a      	ldr	r2, [r3, #20]
 8004238:	4b21      	ldr	r3, [pc, #132]	; (80042c0 <weoShowFullScreenDMA+0x128>)
 800423a:	4922      	ldr	r1, [pc, #136]	; (80042c4 <weoShowFullScreenDMA+0x12c>)
 800423c:	400a      	ands	r2, r1
 800423e:	615a      	str	r2, [r3, #20]

		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8004240:	1839      	adds	r1, r7, r0
 8004242:	4821      	ldr	r0, [pc, #132]	; (80042c8 <weoShowFullScreenDMA+0x130>)
 8004244:	2332      	movs	r3, #50	; 0x32
 8004246:	2201      	movs	r2, #1
 8004248:	f004 ffd0 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 800424c:	2408      	movs	r4, #8
 800424e:	193b      	adds	r3, r7, r4
 8004250:	1cd9      	adds	r1, r3, #3
 8004252:	481d      	ldr	r0, [pc, #116]	; (80042c8 <weoShowFullScreenDMA+0x130>)
 8004254:	2332      	movs	r3, #50	; 0x32
 8004256:	2201      	movs	r2, #1
 8004258:	f004 ffc8 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 800425c:	193b      	adds	r3, r7, r4
 800425e:	1c99      	adds	r1, r3, #2
 8004260:	4819      	ldr	r0, [pc, #100]	; (80042c8 <weoShowFullScreenDMA+0x130>)
 8004262:	2332      	movs	r3, #50	; 0x32
 8004264:	2201      	movs	r2, #1
 8004266:	f004 ffc1 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 800426a:	193b      	adds	r3, r7, r4
 800426c:	1c59      	adds	r1, r3, #1
 800426e:	4816      	ldr	r0, [pc, #88]	; (80042c8 <weoShowFullScreenDMA+0x130>)
 8004270:	2332      	movs	r3, #50	; 0x32
 8004272:	2201      	movs	r2, #1
 8004274:	f004 ffba 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 8004278:	1939      	adds	r1, r7, r4
 800427a:	4813      	ldr	r0, [pc, #76]	; (80042c8 <weoShowFullScreenDMA+0x130>)
 800427c:	2332      	movs	r3, #50	; 0x32
 800427e:	2201      	movs	r2, #1
 8004280:	f004 ffb4 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
 8004284:	4b09      	ldr	r3, [pc, #36]	; (80042ac <weoShowFullScreenDMA+0x114>)
 8004286:	881a      	ldrh	r2, [r3, #0]
 8004288:	4910      	ldr	r1, [pc, #64]	; (80042cc <weoShowFullScreenDMA+0x134>)
 800428a:	4b0f      	ldr	r3, [pc, #60]	; (80042c8 <weoShowFullScreenDMA+0x130>)
 800428c:	0018      	movs	r0, r3
 800428e:	f005 fc23 	bl	8009ad8 <HAL_SPI_Receive_DMA>
	}
 8004292:	46c0      	nop			; (mov r8, r8)
 8004294:	0018      	movs	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	4b0d      	ldr	r3, [pc, #52]	; (80042d0 <weoShowFullScreenDMA+0x138>)
 800429a:	449d      	add	sp, r3
 800429c:	bd90      	pop	{r4, r7, pc}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	ffffdfe4 	.word	0xffffdfe4
 80042a4:	ffffdfef 	.word	0xffffdfef
 80042a8:	00002018 	.word	0x00002018
 80042ac:	200035dc 	.word	0x200035dc
 80042b0:	20003132 	.word	0x20003132
 80042b4:	00002013 	.word	0x00002013
 80042b8:	00002014 	.word	0x00002014
 80042bc:	ffffdff0 	.word	0xffffdff0
 80042c0:	50000800 	.word	0x50000800
 80042c4:	ffff7fff 	.word	0xffff7fff
 80042c8:	200031b0 	.word	0x200031b0
 80042cc:	200035e4 	.word	0x200035e4
 80042d0:	0000201c 	.word	0x0000201c

080042d4 <weoShowSmallImage>:
//==========================================================================================================================
	uint8_t weoShowSmallImage(uint8_t picNum, uint8_t imX, uint8_t imY) {
 80042d4:	b590      	push	{r4, r7, lr}
 80042d6:	4cb4      	ldr	r4, [pc, #720]	; (80045a8 <weoShowSmallImage+0x2d4>)
 80042d8:	44a5      	add	sp, r4
 80042da:	af02      	add	r7, sp, #8
 80042dc:	0004      	movs	r4, r0
 80042de:	0008      	movs	r0, r1
 80042e0:	0011      	movs	r1, r2
 80042e2:	4bb2      	ldr	r3, [pc, #712]	; (80045ac <weoShowSmallImage+0x2d8>)
 80042e4:	4ab2      	ldr	r2, [pc, #712]	; (80045b0 <weoShowSmallImage+0x2dc>)
 80042e6:	4694      	mov	ip, r2
 80042e8:	44bc      	add	ip, r7
 80042ea:	4463      	add	r3, ip
 80042ec:	1c22      	adds	r2, r4, #0
 80042ee:	701a      	strb	r2, [r3, #0]
 80042f0:	4bb0      	ldr	r3, [pc, #704]	; (80045b4 <weoShowSmallImage+0x2e0>)
 80042f2:	4aaf      	ldr	r2, [pc, #700]	; (80045b0 <weoShowSmallImage+0x2dc>)
 80042f4:	4694      	mov	ip, r2
 80042f6:	44bc      	add	ip, r7
 80042f8:	4463      	add	r3, ip
 80042fa:	1c02      	adds	r2, r0, #0
 80042fc:	701a      	strb	r2, [r3, #0]
 80042fe:	4bae      	ldr	r3, [pc, #696]	; (80045b8 <weoShowSmallImage+0x2e4>)
 8004300:	4aab      	ldr	r2, [pc, #684]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004302:	4694      	mov	ip, r2
 8004304:	44bc      	add	ip, r7
 8004306:	4463      	add	r3, ip
 8004308:	1c0a      	adds	r2, r1, #0
 800430a:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H,decY;
		uint8_t MEM_Buffer[8192];
		uint8_t imInfo[2],addrArray[4];
		uint16_t i;
		uint32_t addr,addrData;
		addr=0x00000000;
 800430c:	2300      	movs	r3, #0
 800430e:	49ab      	ldr	r1, [pc, #684]	; (80045bc <weoShowSmallImage+0x2e8>)
 8004310:	187a      	adds	r2, r7, r1
 8004312:	6013      	str	r3, [r2, #0]
		memCMD = 0x13; //read command with 4-byte address
 8004314:	48aa      	ldr	r0, [pc, #680]	; (80045c0 <weoShowSmallImage+0x2ec>)
 8004316:	183b      	adds	r3, r7, r0
 8004318:	2213      	movs	r2, #19
 800431a:	701a      	strb	r2, [r3, #0]
		//look at info about image
		addr=(picNum*0x2000)+0x200000;// the right path is to multiply picNum * image repeat period!
 800431c:	4ba3      	ldr	r3, [pc, #652]	; (80045ac <weoShowSmallImage+0x2d8>)
 800431e:	4aa4      	ldr	r2, [pc, #656]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004320:	4694      	mov	ip, r2
 8004322:	44bc      	add	ip, r7
 8004324:	4463      	add	r3, ip
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	3301      	adds	r3, #1
 800432a:	33ff      	adds	r3, #255	; 0xff
 800432c:	035b      	lsls	r3, r3, #13
 800432e:	187a      	adds	r2, r7, r1
 8004330:	6013      	str	r3, [r2, #0]
//		addr=(picNum*0x2000);

		addrArray[0]=addr & 0xFF;
 8004332:	187b      	adds	r3, r7, r1
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	b2da      	uxtb	r2, r3
 8004338:	4ba2      	ldr	r3, [pc, #648]	; (80045c4 <weoShowSmallImage+0x2f0>)
 800433a:	4c9d      	ldr	r4, [pc, #628]	; (80045b0 <weoShowSmallImage+0x2dc>)
 800433c:	46a4      	mov	ip, r4
 800433e:	44bc      	add	ip, r7
 8004340:	4463      	add	r3, ip
 8004342:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8004344:	187b      	adds	r3, r7, r1
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	0a1b      	lsrs	r3, r3, #8
 800434a:	b2da      	uxtb	r2, r3
 800434c:	4b9d      	ldr	r3, [pc, #628]	; (80045c4 <weoShowSmallImage+0x2f0>)
 800434e:	4c98      	ldr	r4, [pc, #608]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004350:	46a4      	mov	ip, r4
 8004352:	44bc      	add	ip, r7
 8004354:	4463      	add	r3, ip
 8004356:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8004358:	187b      	adds	r3, r7, r1
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	0c1b      	lsrs	r3, r3, #16
 800435e:	b2da      	uxtb	r2, r3
 8004360:	4b98      	ldr	r3, [pc, #608]	; (80045c4 <weoShowSmallImage+0x2f0>)
 8004362:	4c93      	ldr	r4, [pc, #588]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004364:	46a4      	mov	ip, r4
 8004366:	44bc      	add	ip, r7
 8004368:	4463      	add	r3, ip
 800436a:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 800436c:	187b      	adds	r3, r7, r1
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	0e1b      	lsrs	r3, r3, #24
 8004372:	b2da      	uxtb	r2, r3
 8004374:	4b93      	ldr	r3, [pc, #588]	; (80045c4 <weoShowSmallImage+0x2f0>)
 8004376:	498e      	ldr	r1, [pc, #568]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004378:	468c      	mov	ip, r1
 800437a:	44bc      	add	ip, r7
 800437c:	4463      	add	r3, ip
 800437e:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 8004380:	4b91      	ldr	r3, [pc, #580]	; (80045c8 <weoShowSmallImage+0x2f4>)
 8004382:	695a      	ldr	r2, [r3, #20]
 8004384:	4b90      	ldr	r3, [pc, #576]	; (80045c8 <weoShowSmallImage+0x2f4>)
 8004386:	4991      	ldr	r1, [pc, #580]	; (80045cc <weoShowSmallImage+0x2f8>)
 8004388:	400a      	ands	r2, r1
 800438a:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 800438c:	1839      	adds	r1, r7, r0
 800438e:	4890      	ldr	r0, [pc, #576]	; (80045d0 <weoShowSmallImage+0x2fc>)
 8004390:	2332      	movs	r3, #50	; 0x32
 8004392:	2201      	movs	r2, #1
 8004394:	f004 ff2a 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8004398:	240c      	movs	r4, #12
 800439a:	193b      	adds	r3, r7, r4
 800439c:	1cd9      	adds	r1, r3, #3
 800439e:	488c      	ldr	r0, [pc, #560]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80043a0:	2332      	movs	r3, #50	; 0x32
 80043a2:	2201      	movs	r2, #1
 80043a4:	f004 ff22 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 80043a8:	193b      	adds	r3, r7, r4
 80043aa:	1c99      	adds	r1, r3, #2
 80043ac:	4888      	ldr	r0, [pc, #544]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80043ae:	2332      	movs	r3, #50	; 0x32
 80043b0:	2201      	movs	r2, #1
 80043b2:	f004 ff1b 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 80043b6:	193b      	adds	r3, r7, r4
 80043b8:	1c59      	adds	r1, r3, #1
 80043ba:	4885      	ldr	r0, [pc, #532]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80043bc:	2332      	movs	r3, #50	; 0x32
 80043be:	2201      	movs	r2, #1
 80043c0:	f004 ff14 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 80043c4:	1939      	adds	r1, r7, r4
 80043c6:	4882      	ldr	r0, [pc, #520]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80043c8:	2332      	movs	r3, #50	; 0x32
 80043ca:	2201      	movs	r2, #1
 80043cc:	f004 ff0e 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 80043d0:	4b80      	ldr	r3, [pc, #512]	; (80045d4 <weoShowSmallImage+0x300>)
 80043d2:	2210      	movs	r2, #16
 80043d4:	18b9      	adds	r1, r7, r2
 80043d6:	487e      	ldr	r0, [pc, #504]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80043d8:	2202      	movs	r2, #2
 80043da:	f005 f85f 	bl	800949c <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15; // set cs
 80043de:	4b7a      	ldr	r3, [pc, #488]	; (80045c8 <weoShowSmallImage+0x2f4>)
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	4b79      	ldr	r3, [pc, #484]	; (80045c8 <weoShowSmallImage+0x2f4>)
 80043e4:	2180      	movs	r1, #128	; 0x80
 80043e6:	0209      	lsls	r1, r1, #8
 80043e8:	430a      	orrs	r2, r1
 80043ea:	615a      	str	r2, [r3, #20]

		width=imInfo[0];
 80043ec:	497a      	ldr	r1, [pc, #488]	; (80045d8 <weoShowSmallImage+0x304>)
 80043ee:	187b      	adds	r3, r7, r1
 80043f0:	4a7a      	ldr	r2, [pc, #488]	; (80045dc <weoShowSmallImage+0x308>)
 80043f2:	486f      	ldr	r0, [pc, #444]	; (80045b0 <weoShowSmallImage+0x2dc>)
 80043f4:	4684      	mov	ip, r0
 80043f6:	44bc      	add	ip, r7
 80043f8:	4462      	add	r2, ip
 80043fa:	7812      	ldrb	r2, [r2, #0]
 80043fc:	701a      	strb	r2, [r3, #0]
		height=imInfo[1];
 80043fe:	4878      	ldr	r0, [pc, #480]	; (80045e0 <weoShowSmallImage+0x30c>)
 8004400:	183b      	adds	r3, r7, r0
 8004402:	4a76      	ldr	r2, [pc, #472]	; (80045dc <weoShowSmallImage+0x308>)
 8004404:	4c6a      	ldr	r4, [pc, #424]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004406:	46a4      	mov	ip, r4
 8004408:	44bc      	add	ip, r7
 800440a:	4462      	add	r2, ip
 800440c:	7852      	ldrb	r2, [r2, #1]
 800440e:	701a      	strb	r2, [r3, #0]

		len=width*height/2;
 8004410:	187b      	adds	r3, r7, r1
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	183a      	adds	r2, r7, r0
 8004416:	7812      	ldrb	r2, [r2, #0]
 8004418:	4353      	muls	r3, r2
 800441a:	2b00      	cmp	r3, #0
 800441c:	da00      	bge.n	8004420 <weoShowSmallImage+0x14c>
 800441e:	3301      	adds	r3, #1
 8004420:	105b      	asrs	r3, r3, #1
 8004422:	b29a      	uxth	r2, r3
 8004424:	4b6f      	ldr	r3, [pc, #444]	; (80045e4 <weoShowSmallImage+0x310>)
 8004426:	801a      	strh	r2, [r3, #0]

		addrData=addr+0x02;
 8004428:	4b64      	ldr	r3, [pc, #400]	; (80045bc <weoShowSmallImage+0x2e8>)
 800442a:	18fb      	adds	r3, r7, r3
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3302      	adds	r3, #2
 8004430:	496d      	ldr	r1, [pc, #436]	; (80045e8 <weoShowSmallImage+0x314>)
 8004432:	187a      	adds	r2, r7, r1
 8004434:	6013      	str	r3, [r2, #0]
		addrArray[0]=addrData & 0xFF;
 8004436:	187b      	adds	r3, r7, r1
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	b2da      	uxtb	r2, r3
 800443c:	4b61      	ldr	r3, [pc, #388]	; (80045c4 <weoShowSmallImage+0x2f0>)
 800443e:	485c      	ldr	r0, [pc, #368]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004440:	4684      	mov	ip, r0
 8004442:	44bc      	add	ip, r7
 8004444:	4463      	add	r3, ip
 8004446:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addrData >> 8) & 0xFF;
 8004448:	187b      	adds	r3, r7, r1
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	0a1b      	lsrs	r3, r3, #8
 800444e:	b2da      	uxtb	r2, r3
 8004450:	4b5c      	ldr	r3, [pc, #368]	; (80045c4 <weoShowSmallImage+0x2f0>)
 8004452:	4857      	ldr	r0, [pc, #348]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004454:	4684      	mov	ip, r0
 8004456:	44bc      	add	ip, r7
 8004458:	4463      	add	r3, ip
 800445a:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addrData >> 16) & 0xFF;
 800445c:	187b      	adds	r3, r7, r1
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	0c1b      	lsrs	r3, r3, #16
 8004462:	b2da      	uxtb	r2, r3
 8004464:	4b57      	ldr	r3, [pc, #348]	; (80045c4 <weoShowSmallImage+0x2f0>)
 8004466:	4852      	ldr	r0, [pc, #328]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004468:	4684      	mov	ip, r0
 800446a:	44bc      	add	ip, r7
 800446c:	4463      	add	r3, ip
 800446e:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addrData >> 24) & 0xFF;
 8004470:	187b      	adds	r3, r7, r1
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	0e1b      	lsrs	r3, r3, #24
 8004476:	b2da      	uxtb	r2, r3
 8004478:	4b52      	ldr	r3, [pc, #328]	; (80045c4 <weoShowSmallImage+0x2f0>)
 800447a:	494d      	ldr	r1, [pc, #308]	; (80045b0 <weoShowSmallImage+0x2dc>)
 800447c:	468c      	mov	ip, r1
 800447e:	44bc      	add	ip, r7
 8004480:	4463      	add	r3, ip
 8004482:	70da      	strb	r2, [r3, #3]

		USART2->ICR|=USART_ICR_ORECF;
 8004484:	4b59      	ldr	r3, [pc, #356]	; (80045ec <weoShowSmallImage+0x318>)
 8004486:	6a1a      	ldr	r2, [r3, #32]
 8004488:	4b58      	ldr	r3, [pc, #352]	; (80045ec <weoShowSmallImage+0x318>)
 800448a:	2108      	movs	r1, #8
 800448c:	430a      	orrs	r2, r1
 800448e:	621a      	str	r2, [r3, #32]
		memCMD = 0x13; //read command with 4-byte address
 8004490:	484b      	ldr	r0, [pc, #300]	; (80045c0 <weoShowSmallImage+0x2ec>)
 8004492:	183b      	adds	r3, r7, r0
 8004494:	2213      	movs	r2, #19
 8004496:	701a      	strb	r2, [r3, #0]

		GPIOC->ODR &= ~(1 << 15);	//reset cs
 8004498:	4b4b      	ldr	r3, [pc, #300]	; (80045c8 <weoShowSmallImage+0x2f4>)
 800449a:	695a      	ldr	r2, [r3, #20]
 800449c:	4b4a      	ldr	r3, [pc, #296]	; (80045c8 <weoShowSmallImage+0x2f4>)
 800449e:	494b      	ldr	r1, [pc, #300]	; (80045cc <weoShowSmallImage+0x2f8>)
 80044a0:	400a      	ands	r2, r1
 80044a2:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 80044a4:	1839      	adds	r1, r7, r0
 80044a6:	484a      	ldr	r0, [pc, #296]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80044a8:	2332      	movs	r3, #50	; 0x32
 80044aa:	2201      	movs	r2, #1
 80044ac:	f004 fe9e 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 80044b0:	240c      	movs	r4, #12
 80044b2:	193b      	adds	r3, r7, r4
 80044b4:	1cd9      	adds	r1, r3, #3
 80044b6:	4846      	ldr	r0, [pc, #280]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80044b8:	2332      	movs	r3, #50	; 0x32
 80044ba:	2201      	movs	r2, #1
 80044bc:	f004 fe96 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 80044c0:	193b      	adds	r3, r7, r4
 80044c2:	1c99      	adds	r1, r3, #2
 80044c4:	4842      	ldr	r0, [pc, #264]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80044c6:	2332      	movs	r3, #50	; 0x32
 80044c8:	2201      	movs	r2, #1
 80044ca:	f004 fe8f 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 80044ce:	193b      	adds	r3, r7, r4
 80044d0:	1c59      	adds	r1, r3, #1
 80044d2:	483f      	ldr	r0, [pc, #252]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80044d4:	2332      	movs	r3, #50	; 0x32
 80044d6:	2201      	movs	r2, #1
 80044d8:	f004 fe88 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80044dc:	1939      	adds	r1, r7, r4
 80044de:	483c      	ldr	r0, [pc, #240]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80044e0:	2332      	movs	r3, #50	; 0x32
 80044e2:	2201      	movs	r2, #1
 80044e4:	f004 fe82 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,len, 5000);// 7 information bits about the image
 80044e8:	4b3e      	ldr	r3, [pc, #248]	; (80045e4 <weoShowSmallImage+0x310>)
 80044ea:	881a      	ldrh	r2, [r3, #0]
 80044ec:	4b39      	ldr	r3, [pc, #228]	; (80045d4 <weoShowSmallImage+0x300>)
 80044ee:	2114      	movs	r1, #20
 80044f0:	1879      	adds	r1, r7, r1
 80044f2:	4837      	ldr	r0, [pc, #220]	; (80045d0 <weoShowSmallImage+0x2fc>)
 80044f4:	f004 ffd2 	bl	800949c <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15;	// set cs
 80044f8:	4b33      	ldr	r3, [pc, #204]	; (80045c8 <weoShowSmallImage+0x2f4>)
 80044fa:	695a      	ldr	r2, [r3, #20]
 80044fc:	4b32      	ldr	r3, [pc, #200]	; (80045c8 <weoShowSmallImage+0x2f4>)
 80044fe:	2180      	movs	r1, #128	; 0x80
 8004500:	0209      	lsls	r1, r1, #8
 8004502:	430a      	orrs	r2, r1
 8004504:	615a      	str	r2, [r3, #20]

		decY=0x01;
 8004506:	493a      	ldr	r1, [pc, #232]	; (80045f0 <weoShowSmallImage+0x31c>)
 8004508:	187b      	adds	r3, r7, r1
 800450a:	2201      	movs	r2, #1
 800450c:	701a      	strb	r2, [r3, #0]
		if(imY % 2 !=0){
 800450e:	4b2a      	ldr	r3, [pc, #168]	; (80045b8 <weoShowSmallImage+0x2e4>)
 8004510:	4a27      	ldr	r2, [pc, #156]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004512:	4694      	mov	ip, r2
 8004514:	44bc      	add	ip, r7
 8004516:	4463      	add	r3, ip
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	2201      	movs	r2, #1
 800451c:	4013      	ands	r3, r2
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <weoShowSmallImage+0x256>
			decY=0x02;
 8004524:	187b      	adds	r3, r7, r1
 8004526:	2202      	movs	r2, #2
 8004528:	701a      	strb	r2, [r3, #0]
		}
		weoDrawRectangleFilled(imX, imY, imX+width-1, imY+height-decY, 0xFF,MEM_Buffer);	//    0xFF - 
 800452a:	4b22      	ldr	r3, [pc, #136]	; (80045b4 <weoShowSmallImage+0x2e0>)
 800452c:	4920      	ldr	r1, [pc, #128]	; (80045b0 <weoShowSmallImage+0x2dc>)
 800452e:	187a      	adds	r2, r7, r1
 8004530:	18d2      	adds	r2, r2, r3
 8004532:	4b29      	ldr	r3, [pc, #164]	; (80045d8 <weoShowSmallImage+0x304>)
 8004534:	18fb      	adds	r3, r7, r3
 8004536:	7812      	ldrb	r2, [r2, #0]
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	18d3      	adds	r3, r2, r3
 800453c:	b2db      	uxtb	r3, r3
 800453e:	3b01      	subs	r3, #1
 8004540:	b2dc      	uxtb	r4, r3
 8004542:	4b1d      	ldr	r3, [pc, #116]	; (80045b8 <weoShowSmallImage+0x2e4>)
 8004544:	187a      	adds	r2, r7, r1
 8004546:	18d2      	adds	r2, r2, r3
 8004548:	4b25      	ldr	r3, [pc, #148]	; (80045e0 <weoShowSmallImage+0x30c>)
 800454a:	18fb      	adds	r3, r7, r3
 800454c:	7812      	ldrb	r2, [r2, #0]
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	18d3      	adds	r3, r2, r3
 8004552:	b2da      	uxtb	r2, r3
 8004554:	4b26      	ldr	r3, [pc, #152]	; (80045f0 <weoShowSmallImage+0x31c>)
 8004556:	18fb      	adds	r3, r7, r3
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	b2da      	uxtb	r2, r3
 800455e:	4b16      	ldr	r3, [pc, #88]	; (80045b8 <weoShowSmallImage+0x2e4>)
 8004560:	4913      	ldr	r1, [pc, #76]	; (80045b0 <weoShowSmallImage+0x2dc>)
 8004562:	468c      	mov	ip, r1
 8004564:	44bc      	add	ip, r7
 8004566:	4463      	add	r3, ip
 8004568:	7819      	ldrb	r1, [r3, #0]
 800456a:	4b12      	ldr	r3, [pc, #72]	; (80045b4 <weoShowSmallImage+0x2e0>)
 800456c:	4810      	ldr	r0, [pc, #64]	; (80045b0 <weoShowSmallImage+0x2dc>)
 800456e:	4684      	mov	ip, r0
 8004570:	44bc      	add	ip, r7
 8004572:	4463      	add	r3, ip
 8004574:	7818      	ldrb	r0, [r3, #0]
 8004576:	2314      	movs	r3, #20
 8004578:	18fb      	adds	r3, r7, r3
 800457a:	9301      	str	r3, [sp, #4]
 800457c:	23ff      	movs	r3, #255	; 0xff
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	0013      	movs	r3, r2
 8004582:	0022      	movs	r2, r4
 8004584:	f7fe ff38 	bl	80033f8 <weoDrawRectangleFilled>
		GPIOC->ODR |= 1 << 6;	//set BF
 8004588:	4b0f      	ldr	r3, [pc, #60]	; (80045c8 <weoShowSmallImage+0x2f4>)
 800458a:	695a      	ldr	r2, [r3, #20]
 800458c:	4b0e      	ldr	r3, [pc, #56]	; (80045c8 <weoShowSmallImage+0x2f4>)
 800458e:	2140      	movs	r1, #64	; 0x40
 8004590:	430a      	orrs	r2, r1
 8004592:	615a      	str	r2, [r3, #20]
		cmd2Execute=0;
 8004594:	4b17      	ldr	r3, [pc, #92]	; (80045f4 <weoShowSmallImage+0x320>)
 8004596:	2200      	movs	r2, #0
 8004598:	701a      	strb	r2, [r3, #0]
	}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	0018      	movs	r0, r3
 800459e:	46bd      	mov	sp, r7
 80045a0:	4b15      	ldr	r3, [pc, #84]	; (80045f8 <weoShowSmallImage+0x324>)
 80045a2:	449d      	add	sp, r3
 80045a4:	bd90      	pop	{r4, r7, pc}
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	ffffdfcc 	.word	0xffffdfcc
 80045ac:	ffffdfdf 	.word	0xffffdfdf
 80045b0:	00002028 	.word	0x00002028
 80045b4:	ffffdfde 	.word	0xffffdfde
 80045b8:	ffffdfdd 	.word	0xffffdfdd
 80045bc:	00002020 	.word	0x00002020
 80045c0:	00002017 	.word	0x00002017
 80045c4:	ffffdfe4 	.word	0xffffdfe4
 80045c8:	50000800 	.word	0x50000800
 80045cc:	ffff7fff 	.word	0xffff7fff
 80045d0:	200031b0 	.word	0x200031b0
 80045d4:	00001388 	.word	0x00001388
 80045d8:	0000201f 	.word	0x0000201f
 80045dc:	ffffdfe8 	.word	0xffffdfe8
 80045e0:	0000201e 	.word	0x0000201e
 80045e4:	200035dc 	.word	0x200035dc
 80045e8:	00002018 	.word	0x00002018
 80045ec:	40004400 	.word	0x40004400
 80045f0:	00002027 	.word	0x00002027
 80045f4:	2000345e 	.word	0x2000345e
 80045f8:	0000202c 	.word	0x0000202c

080045fc <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOC->ODR |= 1 << 15;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 8004602:	1d3b      	adds	r3, r7, #4
 8004604:	4a29      	ldr	r2, [pc, #164]	; (80046ac <MEM_GetID+0xb0>)
 8004606:	7812      	ldrb	r2, [r2, #0]
 8004608:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 800460a:	1dfb      	adds	r3, r7, #7
 800460c:	229e      	movs	r2, #158	; 0x9e
 800460e:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15);	//reset cs
 8004610:	4b27      	ldr	r3, [pc, #156]	; (80046b0 <MEM_GetID+0xb4>)
 8004612:	695a      	ldr	r2, [r3, #20]
 8004614:	4b26      	ldr	r3, [pc, #152]	; (80046b0 <MEM_GetID+0xb4>)
 8004616:	4927      	ldr	r1, [pc, #156]	; (80046b4 <MEM_GetID+0xb8>)
 8004618:	400a      	ands	r2, r1
 800461a:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 800461c:	1df9      	adds	r1, r7, #7
 800461e:	4826      	ldr	r0, [pc, #152]	; (80046b8 <MEM_GetID+0xbc>)
 8004620:	2332      	movs	r3, #50	; 0x32
 8004622:	2201      	movs	r2, #1
 8004624:	f004 fde2 	bl	80091ec <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8004628:	23fa      	movs	r3, #250	; 0xfa
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	1d39      	adds	r1, r7, #4
 800462e:	4822      	ldr	r0, [pc, #136]	; (80046b8 <MEM_GetID+0xbc>)
 8004630:	2201      	movs	r2, #1
 8004632:	f004 ff33 	bl	800949c <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 8004636:	1d3b      	adds	r3, r7, #4
 8004638:	781b      	ldrb	r3, [r3, #0]
 800463a:	001a      	movs	r2, r3
 800463c:	4b1f      	ldr	r3, [pc, #124]	; (80046bc <MEM_GetID+0xc0>)
 800463e:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 8004640:	4b1e      	ldr	r3, [pc, #120]	; (80046bc <MEM_GetID+0xc0>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	021a      	lsls	r2, r3, #8
 8004646:	4b1d      	ldr	r3, [pc, #116]	; (80046bc <MEM_GetID+0xc0>)
 8004648:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 800464a:	23fa      	movs	r3, #250	; 0xfa
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	1d39      	adds	r1, r7, #4
 8004650:	4819      	ldr	r0, [pc, #100]	; (80046b8 <MEM_GetID+0xbc>)
 8004652:	2201      	movs	r2, #1
 8004654:	f004 ff22 	bl	800949c <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8004658:	1d3b      	adds	r3, r7, #4
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	001a      	movs	r2, r3
 800465e:	4b17      	ldr	r3, [pc, #92]	; (80046bc <MEM_GetID+0xc0>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	18d2      	adds	r2, r2, r3
 8004664:	4b15      	ldr	r3, [pc, #84]	; (80046bc <MEM_GetID+0xc0>)
 8004666:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8004668:	4b14      	ldr	r3, [pc, #80]	; (80046bc <MEM_GetID+0xc0>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	021a      	lsls	r2, r3, #8
 800466e:	4b13      	ldr	r3, [pc, #76]	; (80046bc <MEM_GetID+0xc0>)
 8004670:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8004672:	23fa      	movs	r3, #250	; 0xfa
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	1d39      	adds	r1, r7, #4
 8004678:	480f      	ldr	r0, [pc, #60]	; (80046b8 <MEM_GetID+0xbc>)
 800467a:	2201      	movs	r2, #1
 800467c:	f004 ff0e 	bl	800949c <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8004680:	1d3b      	adds	r3, r7, #4
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	001a      	movs	r2, r3
 8004686:	4b0d      	ldr	r3, [pc, #52]	; (80046bc <MEM_GetID+0xc0>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	18d2      	adds	r2, r2, r3
 800468c:	4b0b      	ldr	r3, [pc, #44]	; (80046bc <MEM_GetID+0xc0>)
 800468e:	601a      	str	r2, [r3, #0]
		GPIOC->ODR |= 1 << 15;                    			// set cs
 8004690:	4b07      	ldr	r3, [pc, #28]	; (80046b0 <MEM_GetID+0xb4>)
 8004692:	695a      	ldr	r2, [r3, #20]
 8004694:	4b06      	ldr	r3, [pc, #24]	; (80046b0 <MEM_GetID+0xb4>)
 8004696:	2180      	movs	r1, #128	; 0x80
 8004698:	0209      	lsls	r1, r1, #8
 800469a:	430a      	orrs	r2, r1
 800469c:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 800469e:	4b07      	ldr	r3, [pc, #28]	; (80046bc <MEM_GetID+0xc0>)
 80046a0:	681b      	ldr	r3, [r3, #0]
	}
 80046a2:	0018      	movs	r0, r3
 80046a4:	46bd      	mov	sp, r7
 80046a6:	b002      	add	sp, #8
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	46c0      	nop			; (mov r8, r8)
 80046ac:	0800e1c8 	.word	0x0800e1c8
 80046b0:	50000800 	.word	0x50000800
 80046b4:	ffff7fff 	.word	0xffff7fff
 80046b8:	200031b0 	.word	0x200031b0
 80046bc:	2000315c 	.word	0x2000315c

080046c0 <Scount>:
		GPIOC->ODR |= 1 << 15;    // set cs
		//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
//==================================================================================================================================

	uint16_t Scount(void){
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0

	}
 80046c4:	46c0      	nop			; (mov r8, r8)
 80046c6:	0018      	movs	r0, r3
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <cmdExecute>:
//====================================================================================================================
	uint8_t cmdExecute(uint8_t cmd2Execute){
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	0002      	movs	r2, r0
 80046d4:	1dfb      	adds	r3, r7, #7
 80046d6:	701a      	strb	r2, [r3, #0]
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 80046d8:	4b55      	ldr	r3, [pc, #340]	; (8004830 <cmdExecute+0x164>)
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b10      	cmp	r3, #16
 80046de:	d100      	bne.n	80046e2 <cmdExecute+0x16>
 80046e0:	e09f      	b.n	8004822 <cmdExecute+0x156>
			if (bf4me!=0x00){return;}	// protection against false BF resets
 80046e2:	4b54      	ldr	r3, [pc, #336]	; (8004834 <cmdExecute+0x168>)
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d000      	beq.n	80046ec <cmdExecute+0x20>
 80046ea:	e09c      	b.n	8004826 <cmdExecute+0x15a>
		USART2->ICR|=USART_ICR_ORECF;
 80046ec:	4b52      	ldr	r3, [pc, #328]	; (8004838 <cmdExecute+0x16c>)
 80046ee:	6a1a      	ldr	r2, [r3, #32]
 80046f0:	4b51      	ldr	r3, [pc, #324]	; (8004838 <cmdExecute+0x16c>)
 80046f2:	2108      	movs	r1, #8
 80046f4:	430a      	orrs	r2, r1
 80046f6:	621a      	str	r2, [r3, #32]

				}
		if(cmd2Execute==0x10){

				}
		if(cmd2Execute==0x11){
 80046f8:	1dfb      	adds	r3, r7, #7
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b11      	cmp	r3, #17
 80046fe:	d107      	bne.n	8004710 <cmdExecute+0x44>
			bf4me=0x11;	//set BF flag 4 me
 8004700:	4b4c      	ldr	r3, [pc, #304]	; (8004834 <cmdExecute+0x168>)
 8004702:	2211      	movs	r2, #17
 8004704:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowFullScreen(picNum);
			weoShowFullScreenDMA(picNum);
 8004706:	4b4d      	ldr	r3, [pc, #308]	; (800483c <cmdExecute+0x170>)
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	0018      	movs	r0, r3
 800470c:	f7ff fd44 	bl	8004198 <weoShowFullScreenDMA>
				}
		if(cmd2Execute==0x12){
 8004710:	1dfb      	adds	r3, r7, #7
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	2b12      	cmp	r3, #18
 8004716:	d10d      	bne.n	8004734 <cmdExecute+0x68>
			bf4me=0x12;	//set BF flag 4 me
 8004718:	4b46      	ldr	r3, [pc, #280]	; (8004834 <cmdExecute+0x168>)
 800471a:	2212      	movs	r2, #18
 800471c:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowSmallImageDMA(picNum,imX,imY);
			weoShowSmallImage(picNum,imX,imY);
 800471e:	4b47      	ldr	r3, [pc, #284]	; (800483c <cmdExecute+0x170>)
 8004720:	7818      	ldrb	r0, [r3, #0]
 8004722:	4b47      	ldr	r3, [pc, #284]	; (8004840 <cmdExecute+0x174>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	b2d9      	uxtb	r1, r3
 8004728:	4b46      	ldr	r3, [pc, #280]	; (8004844 <cmdExecute+0x178>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	b2db      	uxtb	r3, r3
 800472e:	001a      	movs	r2, r3
 8004730:	f7ff fdd0 	bl	80042d4 <weoShowSmallImage>
				}
		if(cmd2Execute==0x13){
 8004734:	1dfb      	adds	r3, r7, #7
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b13      	cmp	r3, #19
 800473a:	d10d      	bne.n	8004758 <cmdExecute+0x8c>
			bf4me=0x13;	//set BF flag 4 me
 800473c:	4b3d      	ldr	r3, [pc, #244]	; (8004834 <cmdExecute+0x168>)
 800473e:	2213      	movs	r2, #19
 8004740:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY, strLen,dataASCII);
 8004742:	4b3f      	ldr	r3, [pc, #252]	; (8004840 <cmdExecute+0x174>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	b2d8      	uxtb	r0, r3
 8004748:	4b3e      	ldr	r3, [pc, #248]	; (8004844 <cmdExecute+0x178>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	b2d9      	uxtb	r1, r3
 800474e:	4b3e      	ldr	r3, [pc, #248]	; (8004848 <cmdExecute+0x17c>)
 8004750:	781a      	ldrb	r2, [r3, #0]
 8004752:	4b3e      	ldr	r3, [pc, #248]	; (800484c <cmdExecute+0x180>)
 8004754:	f000 f880 	bl	8004858 <printASCIIarray>
				}
		if(cmd2Execute==0x14){
 8004758:	1dfb      	adds	r3, r7, #7
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	2b14      	cmp	r3, #20
 800475e:	d102      	bne.n	8004766 <cmdExecute+0x9a>
			bf4me=0x14;	//set BF flag 4 me
 8004760:	4b34      	ldr	r3, [pc, #208]	; (8004834 <cmdExecute+0x168>)
 8004762:	2214      	movs	r2, #20
 8004764:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF


				}
		if(cmd2Execute==0x15){
 8004766:	1dfb      	adds	r3, r7, #7
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	2b15      	cmp	r3, #21
 800476c:	d148      	bne.n	8004800 <cmdExecute+0x134>
			I2C_SOUND_ChangePage(0x01);
 800476e:	2001      	movs	r0, #1
 8004770:	f7fe ffa6 	bl	80036c0 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 8004774:	2100      	movs	r1, #0
 8004776:	2010      	movs	r0, #16
 8004778:	f7fe ffc0 	bl	80036fc <WriteReg_I2C_SOUND>
			if(volume==0x00){
 800477c:	4b34      	ldr	r3, [pc, #208]	; (8004850 <cmdExecute+0x184>)
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d103      	bne.n	800478c <cmdExecute+0xc0>
				WriteReg_I2C_SOUND(0x2E,0xFF);//mute
 8004784:	21ff      	movs	r1, #255	; 0xff
 8004786:	202e      	movs	r0, #46	; 0x2e
 8004788:	f7fe ffb8 	bl	80036fc <WriteReg_I2C_SOUND>
			}
			WriteReg_I2C_SOUND(0x2E, volume);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 800478c:	4b30      	ldr	r3, [pc, #192]	; (8004850 <cmdExecute+0x184>)
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	0019      	movs	r1, r3
 8004792:	202e      	movs	r0, #46	; 0x2e
 8004794:	f7fe ffb2 	bl	80036fc <WriteReg_I2C_SOUND>

			if(contrast==0x00){
 8004798:	4b2e      	ldr	r3, [pc, #184]	; (8004854 <cmdExecute+0x188>)
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d102      	bne.n	80047a6 <cmdExecute+0xda>
				weoClear();
 80047a0:	f7fe fdc6 	bl	8003330 <weoClear>
 80047a4:	e029      	b.n	80047fa <cmdExecute+0x12e>
			}
			else{
				GPIOA->ODR &= ~(1 << 6);	//reset cs
 80047a6:	23a0      	movs	r3, #160	; 0xa0
 80047a8:	05db      	lsls	r3, r3, #23
 80047aa:	695a      	ldr	r2, [r3, #20]
 80047ac:	23a0      	movs	r3, #160	; 0xa0
 80047ae:	05db      	lsls	r3, r3, #23
 80047b0:	2140      	movs	r1, #64	; 0x40
 80047b2:	438a      	bics	r2, r1
 80047b4:	615a      	str	r2, [r3, #20]
				GPIOA->ODR &= ~(1 << 7);	// reset dc
 80047b6:	23a0      	movs	r3, #160	; 0xa0
 80047b8:	05db      	lsls	r3, r3, #23
 80047ba:	695a      	ldr	r2, [r3, #20]
 80047bc:	23a0      	movs	r3, #160	; 0xa0
 80047be:	05db      	lsls	r3, r3, #23
 80047c0:	2180      	movs	r1, #128	; 0x80
 80047c2:	438a      	bics	r2, r1
 80047c4:	615a      	str	r2, [r3, #20]
				USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 80047c6:	2081      	movs	r0, #129	; 0x81
 80047c8:	f7fe fd34 	bl	8003234 <USART_AS_SPI_sendCMD>
				USART_AS_SPI_sendCMD(contrast<<1);
 80047cc:	4b21      	ldr	r3, [pc, #132]	; (8004854 <cmdExecute+0x188>)
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	18db      	adds	r3, r3, r3
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	0018      	movs	r0, r3
 80047d6:	f7fe fd2d 	bl	8003234 <USART_AS_SPI_sendCMD>
				GPIOA->ODR |= 1 << 7;	//set dc
 80047da:	23a0      	movs	r3, #160	; 0xa0
 80047dc:	05db      	lsls	r3, r3, #23
 80047de:	695a      	ldr	r2, [r3, #20]
 80047e0:	23a0      	movs	r3, #160	; 0xa0
 80047e2:	05db      	lsls	r3, r3, #23
 80047e4:	2180      	movs	r1, #128	; 0x80
 80047e6:	430a      	orrs	r2, r1
 80047e8:	615a      	str	r2, [r3, #20]
				GPIOA->ODR |= 1 << 6;	//set cs
 80047ea:	23a0      	movs	r3, #160	; 0xa0
 80047ec:	05db      	lsls	r3, r3, #23
 80047ee:	695a      	ldr	r2, [r3, #20]
 80047f0:	23a0      	movs	r3, #160	; 0xa0
 80047f2:	05db      	lsls	r3, r3, #23
 80047f4:	2140      	movs	r1, #64	; 0x40
 80047f6:	430a      	orrs	r2, r1
 80047f8:	615a      	str	r2, [r3, #20]
			}
			bf4me=0x15;	//set BF flag 4 me
 80047fa:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <cmdExecute+0x168>)
 80047fc:	2215      	movs	r2, #21
 80047fe:	701a      	strb	r2, [r3, #0]
		}
		if(cmd2Execute==0x16){
 8004800:	1dfb      	adds	r3, r7, #7
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	2b16      	cmp	r3, #22
 8004806:	d102      	bne.n	800480e <cmdExecute+0x142>
			bf4me=0x16;	//set BF flag 4 me
 8004808:	4b0a      	ldr	r3, [pc, #40]	; (8004834 <cmdExecute+0x168>)
 800480a:	2216      	movs	r2, #22
 800480c:	701a      	strb	r2, [r3, #0]

				}
		if(cmd2Execute==0x00){

				}
		if(cmd2Execute=0x00){
 800480e:	1dfb      	adds	r3, r7, #7
 8004810:	2200      	movs	r2, #0
 8004812:	701a      	strb	r2, [r3, #0]

				}
//			}
//		}
		USART2->ICR|=USART_ICR_ORECF;
 8004814:	4b08      	ldr	r3, [pc, #32]	; (8004838 <cmdExecute+0x16c>)
 8004816:	6a1a      	ldr	r2, [r3, #32]
 8004818:	4b07      	ldr	r3, [pc, #28]	; (8004838 <cmdExecute+0x16c>)
 800481a:	2108      	movs	r1, #8
 800481c:	430a      	orrs	r2, r1
 800481e:	621a      	str	r2, [r3, #32]
 8004820:	e002      	b.n	8004828 <cmdExecute+0x15c>
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	e000      	b.n	8004828 <cmdExecute+0x15c>
			if (bf4me!=0x00){return;}	// protection against false BF resets
 8004826:	46c0      	nop			; (mov r8, r8)
	}
 8004828:	0018      	movs	r0, r3
 800482a:	46bd      	mov	sp, r7
 800482c:	b002      	add	sp, #8
 800482e:	bd80      	pop	{r7, pc}
 8004830:	200055e4 	.word	0x200055e4
 8004834:	200034b4 	.word	0x200034b4
 8004838:	40004400 	.word	0x40004400
 800483c:	2000345d 	.word	0x2000345d
 8004840:	200032f4 	.word	0x200032f4
 8004844:	20003388 	.word	0x20003388
 8004848:	2000349d 	.word	0x2000349d
 800484c:	200031a0 	.word	0x200031a0
 8004850:	200032f1 	.word	0x200032f1
 8004854:	200033f4 	.word	0x200033f4

08004858 <printASCIIarray>:
//========================================================================================================================
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t dataASCII[]){
 8004858:	b5b0      	push	{r4, r5, r7, lr}
 800485a:	b092      	sub	sp, #72	; 0x48
 800485c:	af02      	add	r7, sp, #8
 800485e:	0004      	movs	r4, r0
 8004860:	0008      	movs	r0, r1
 8004862:	0011      	movs	r1, r2
 8004864:	603b      	str	r3, [r7, #0]
 8004866:	1dfb      	adds	r3, r7, #7
 8004868:	1c22      	adds	r2, r4, #0
 800486a:	701a      	strb	r2, [r3, #0]
 800486c:	1dbb      	adds	r3, r7, #6
 800486e:	1c02      	adds	r2, r0, #0
 8004870:	701a      	strb	r2, [r3, #0]
 8004872:	1d7b      	adds	r3, r7, #5
 8004874:	1c0a      	adds	r2, r1, #0
 8004876:	701a      	strb	r2, [r3, #0]
			uint8_t j,Y_height,X_width,ASCII_X,decY;
			uint8_t weoBuffer[49];
			uint16_t i;
			ASCII_X=imX;
 8004878:	233e      	movs	r3, #62	; 0x3e
 800487a:	18fb      	adds	r3, r7, r3
 800487c:	1dfa      	adds	r2, r7, #7
 800487e:	7812      	ldrb	r2, [r2, #0]
 8004880:	701a      	strb	r2, [r3, #0]

			len=49;
 8004882:	4b4c      	ldr	r3, [pc, #304]	; (80049b4 <printASCIIarray+0x15c>)
 8004884:	2231      	movs	r2, #49	; 0x31
 8004886:	801a      	strh	r2, [r3, #0]

			decY=0x01;
 8004888:	213d      	movs	r1, #61	; 0x3d
 800488a:	187b      	adds	r3, r7, r1
 800488c:	2201      	movs	r2, #1
 800488e:	701a      	strb	r2, [r3, #0]
			if(imY % 2 !=0){
 8004890:	1dbb      	adds	r3, r7, #6
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	2201      	movs	r2, #1
 8004896:	4013      	ands	r3, r2
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d002      	beq.n	80048a4 <printASCIIarray+0x4c>
				decY=0x02;
 800489e:	187b      	adds	r3, r7, r1
 80048a0:	2202      	movs	r2, #2
 80048a2:	701a      	strb	r2, [r3, #0]
			}

			for (i=0;i<strLen;i++){
 80048a4:	233a      	movs	r3, #58	; 0x3a
 80048a6:	18fb      	adds	r3, r7, r3
 80048a8:	2200      	movs	r2, #0
 80048aa:	801a      	strh	r2, [r3, #0]
 80048ac:	e054      	b.n	8004958 <printASCIIarray+0x100>
				for(j=0;j<49;j++){
 80048ae:	233f      	movs	r3, #63	; 0x3f
 80048b0:	18fb      	adds	r3, r7, r3
 80048b2:	2200      	movs	r2, #0
 80048b4:	701a      	strb	r2, [r3, #0]
 80048b6:	e01b      	b.n	80048f0 <printASCIIarray+0x98>
					weoBuffer[j]=FONT_X[dataASCII[i]][j];
 80048b8:	233a      	movs	r3, #58	; 0x3a
 80048ba:	18fb      	adds	r3, r7, r3
 80048bc:	881b      	ldrh	r3, [r3, #0]
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	18d3      	adds	r3, r2, r3
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	001a      	movs	r2, r3
 80048c6:	253f      	movs	r5, #63	; 0x3f
 80048c8:	197b      	adds	r3, r7, r5
 80048ca:	7818      	ldrb	r0, [r3, #0]
 80048cc:	197b      	adds	r3, r7, r5
 80048ce:	7819      	ldrb	r1, [r3, #0]
 80048d0:	4c39      	ldr	r4, [pc, #228]	; (80049b8 <printASCIIarray+0x160>)
 80048d2:	0013      	movs	r3, r2
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	1a9b      	subs	r3, r3, r2
 80048d8:	00da      	lsls	r2, r3, #3
 80048da:	1ad2      	subs	r2, r2, r3
 80048dc:	18a3      	adds	r3, r4, r2
 80048de:	5c1a      	ldrb	r2, [r3, r0]
 80048e0:	2308      	movs	r3, #8
 80048e2:	18fb      	adds	r3, r7, r3
 80048e4:	545a      	strb	r2, [r3, r1]
				for(j=0;j<49;j++){
 80048e6:	197b      	adds	r3, r7, r5
 80048e8:	781a      	ldrb	r2, [r3, #0]
 80048ea:	197b      	adds	r3, r7, r5
 80048ec:	3201      	adds	r2, #1
 80048ee:	701a      	strb	r2, [r3, #0]
 80048f0:	233f      	movs	r3, #63	; 0x3f
 80048f2:	18fb      	adds	r3, r7, r3
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	2b30      	cmp	r3, #48	; 0x30
 80048f8:	d9de      	bls.n	80048b8 <printASCIIarray+0x60>
					}
				weoDrawRectangleFilled(ASCII_X,imY,ASCII_X+X_increment-0,imY+ASCII_height-decY,0xFF,weoBuffer);
 80048fa:	4b30      	ldr	r3, [pc, #192]	; (80049bc <printASCIIarray+0x164>)
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	203e      	movs	r0, #62	; 0x3e
 8004900:	183b      	adds	r3, r7, r0
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	18d3      	adds	r3, r2, r3
 8004906:	b2dc      	uxtb	r4, r3
 8004908:	4b2d      	ldr	r3, [pc, #180]	; (80049c0 <printASCIIarray+0x168>)
 800490a:	781a      	ldrb	r2, [r3, #0]
 800490c:	1dbb      	adds	r3, r7, #6
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	18d3      	adds	r3, r2, r3
 8004912:	b2da      	uxtb	r2, r3
 8004914:	233d      	movs	r3, #61	; 0x3d
 8004916:	18fb      	adds	r3, r7, r3
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	b2da      	uxtb	r2, r3
 800491e:	1dbb      	adds	r3, r7, #6
 8004920:	7819      	ldrb	r1, [r3, #0]
 8004922:	0005      	movs	r5, r0
 8004924:	183b      	adds	r3, r7, r0
 8004926:	7818      	ldrb	r0, [r3, #0]
 8004928:	2308      	movs	r3, #8
 800492a:	18fb      	adds	r3, r7, r3
 800492c:	9301      	str	r3, [sp, #4]
 800492e:	23ff      	movs	r3, #255	; 0xff
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	0013      	movs	r3, r2
 8004934:	0022      	movs	r2, r4
 8004936:	f7fe fd5f 	bl	80033f8 <weoDrawRectangleFilled>
				ASCII_X += X_increment+1;
 800493a:	4b20      	ldr	r3, [pc, #128]	; (80049bc <printASCIIarray+0x164>)
 800493c:	781a      	ldrb	r2, [r3, #0]
 800493e:	197b      	adds	r3, r7, r5
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	18d3      	adds	r3, r2, r3
 8004944:	b2da      	uxtb	r2, r3
 8004946:	197b      	adds	r3, r7, r5
 8004948:	3201      	adds	r2, #1
 800494a:	701a      	strb	r2, [r3, #0]
			for (i=0;i<strLen;i++){
 800494c:	213a      	movs	r1, #58	; 0x3a
 800494e:	187b      	adds	r3, r7, r1
 8004950:	881a      	ldrh	r2, [r3, #0]
 8004952:	187b      	adds	r3, r7, r1
 8004954:	3201      	adds	r2, #1
 8004956:	801a      	strh	r2, [r3, #0]
 8004958:	1d7b      	adds	r3, r7, #5
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	b29b      	uxth	r3, r3
 800495e:	213a      	movs	r1, #58	; 0x3a
 8004960:	187a      	adds	r2, r7, r1
 8004962:	8812      	ldrh	r2, [r2, #0]
 8004964:	429a      	cmp	r2, r3
 8004966:	d3a2      	bcc.n	80048ae <printASCIIarray+0x56>
			}
			for(i=0;i<len;i++){
 8004968:	187b      	adds	r3, r7, r1
 800496a:	2200      	movs	r2, #0
 800496c:	801a      	strh	r2, [r3, #0]
 800496e:	e00c      	b.n	800498a <printASCIIarray+0x132>
					weoBuffer[j]=0x00;
 8004970:	233f      	movs	r3, #63	; 0x3f
 8004972:	18fb      	adds	r3, r7, r3
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	2208      	movs	r2, #8
 8004978:	18ba      	adds	r2, r7, r2
 800497a:	2100      	movs	r1, #0
 800497c:	54d1      	strb	r1, [r2, r3]
			for(i=0;i<len;i++){
 800497e:	213a      	movs	r1, #58	; 0x3a
 8004980:	187b      	adds	r3, r7, r1
 8004982:	881a      	ldrh	r2, [r3, #0]
 8004984:	187b      	adds	r3, r7, r1
 8004986:	3201      	adds	r2, #1
 8004988:	801a      	strh	r2, [r3, #0]
 800498a:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <printASCIIarray+0x15c>)
 800498c:	881b      	ldrh	r3, [r3, #0]
 800498e:	223a      	movs	r2, #58	; 0x3a
 8004990:	18ba      	adds	r2, r7, r2
 8004992:	8812      	ldrh	r2, [r2, #0]
 8004994:	429a      	cmp	r2, r3
 8004996:	d3eb      	bcc.n	8004970 <printASCIIarray+0x118>
			}
			GPIOC->ODR |= 1 << 6;	//set BF
 8004998:	4b0a      	ldr	r3, [pc, #40]	; (80049c4 <printASCIIarray+0x16c>)
 800499a:	695a      	ldr	r2, [r3, #20]
 800499c:	4b09      	ldr	r3, [pc, #36]	; (80049c4 <printASCIIarray+0x16c>)
 800499e:	2140      	movs	r1, #64	; 0x40
 80049a0:	430a      	orrs	r2, r1
 80049a2:	615a      	str	r2, [r3, #20]
			cmd2Execute=0;
 80049a4:	4b08      	ldr	r3, [pc, #32]	; (80049c8 <printASCIIarray+0x170>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	701a      	strb	r2, [r3, #0]
		}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	0018      	movs	r0, r3
 80049ae:	46bd      	mov	sp, r7
 80049b0:	b010      	add	sp, #64	; 0x40
 80049b2:	bdb0      	pop	{r4, r5, r7, pc}
 80049b4:	200035dc 	.word	0x200035dc
 80049b8:	20000000 	.word	0x20000000
 80049bc:	20003130 	.word	0x20003130
 80049c0:	20003131 	.word	0x20003131
 80049c4:	50000800 	.word	0x50000800
 80049c8:	2000345e 	.word	0x2000345e

080049cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80049d0:	46c0      	nop			; (mov r8, r8)
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
	...

080049d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049de:	4b11      	ldr	r3, [pc, #68]	; (8004a24 <HAL_MspInit+0x4c>)
 80049e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049e2:	4b10      	ldr	r3, [pc, #64]	; (8004a24 <HAL_MspInit+0x4c>)
 80049e4:	2101      	movs	r1, #1
 80049e6:	430a      	orrs	r2, r1
 80049e8:	641a      	str	r2, [r3, #64]	; 0x40
 80049ea:	4b0e      	ldr	r3, [pc, #56]	; (8004a24 <HAL_MspInit+0x4c>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	2201      	movs	r2, #1
 80049f0:	4013      	ands	r3, r2
 80049f2:	607b      	str	r3, [r7, #4]
 80049f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049f6:	4b0b      	ldr	r3, [pc, #44]	; (8004a24 <HAL_MspInit+0x4c>)
 80049f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049fa:	4b0a      	ldr	r3, [pc, #40]	; (8004a24 <HAL_MspInit+0x4c>)
 80049fc:	2180      	movs	r1, #128	; 0x80
 80049fe:	0549      	lsls	r1, r1, #21
 8004a00:	430a      	orrs	r2, r1
 8004a02:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a04:	4b07      	ldr	r3, [pc, #28]	; (8004a24 <HAL_MspInit+0x4c>)
 8004a06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a08:	2380      	movs	r3, #128	; 0x80
 8004a0a:	055b      	lsls	r3, r3, #21
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	603b      	str	r3, [r7, #0]
 8004a10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8004a12:	2380      	movs	r3, #128	; 0x80
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	0018      	movs	r0, r3
 8004a18:	f000 fd04 	bl	8005424 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a1c:	46c0      	nop			; (mov r8, r8)
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b002      	add	sp, #8
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	40021000 	.word	0x40021000

08004a28 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004a28:	b590      	push	{r4, r7, lr}
 8004a2a:	b089      	sub	sp, #36	; 0x24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a30:	240c      	movs	r4, #12
 8004a32:	193b      	adds	r3, r7, r4
 8004a34:	0018      	movs	r0, r3
 8004a36:	2314      	movs	r3, #20
 8004a38:	001a      	movs	r2, r3
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	f008 fb9a 	bl	800d174 <memset>
  if(hcomp->Instance==COMP1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a10      	ldr	r2, [pc, #64]	; (8004a88 <HAL_COMP_MspInit+0x60>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d11a      	bne.n	8004a80 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a4a:	4b10      	ldr	r3, [pc, #64]	; (8004a8c <HAL_COMP_MspInit+0x64>)
 8004a4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a4e:	4b0f      	ldr	r3, [pc, #60]	; (8004a8c <HAL_COMP_MspInit+0x64>)
 8004a50:	2102      	movs	r1, #2
 8004a52:	430a      	orrs	r2, r1
 8004a54:	635a      	str	r2, [r3, #52]	; 0x34
 8004a56:	4b0d      	ldr	r3, [pc, #52]	; (8004a8c <HAL_COMP_MspInit+0x64>)
 8004a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	60bb      	str	r3, [r7, #8]
 8004a60:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a62:	193b      	adds	r3, r7, r4
 8004a64:	2204      	movs	r2, #4
 8004a66:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a68:	193b      	adds	r3, r7, r4
 8004a6a:	2203      	movs	r2, #3
 8004a6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a6e:	193b      	adds	r3, r7, r4
 8004a70:	2200      	movs	r2, #0
 8004a72:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a74:	193b      	adds	r3, r7, r4
 8004a76:	4a06      	ldr	r2, [pc, #24]	; (8004a90 <HAL_COMP_MspInit+0x68>)
 8004a78:	0019      	movs	r1, r3
 8004a7a:	0010      	movs	r0, r2
 8004a7c:	f001 faee 	bl	800605c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8004a80:	46c0      	nop			; (mov r8, r8)
 8004a82:	46bd      	mov	sp, r7
 8004a84:	b009      	add	sp, #36	; 0x24
 8004a86:	bd90      	pop	{r4, r7, pc}
 8004a88:	40010200 	.word	0x40010200
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	50000400 	.word	0x50000400

08004a94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a94:	b590      	push	{r4, r7, lr}
 8004a96:	b08b      	sub	sp, #44	; 0x2c
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a9c:	2414      	movs	r4, #20
 8004a9e:	193b      	adds	r3, r7, r4
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	2314      	movs	r3, #20
 8004aa4:	001a      	movs	r2, r3
 8004aa6:	2100      	movs	r1, #0
 8004aa8:	f008 fb64 	bl	800d174 <memset>
  if(hi2c->Instance==I2C1)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a20      	ldr	r2, [pc, #128]	; (8004b34 <HAL_I2C_MspInit+0xa0>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d139      	bne.n	8004b2a <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ab6:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <HAL_I2C_MspInit+0xa4>)
 8004ab8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004aba:	4b1f      	ldr	r3, [pc, #124]	; (8004b38 <HAL_I2C_MspInit+0xa4>)
 8004abc:	2101      	movs	r1, #1
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	635a      	str	r2, [r3, #52]	; 0x34
 8004ac2:	4b1d      	ldr	r3, [pc, #116]	; (8004b38 <HAL_I2C_MspInit+0xa4>)
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	4013      	ands	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
 8004acc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004ace:	193b      	adds	r3, r7, r4
 8004ad0:	22c0      	movs	r2, #192	; 0xc0
 8004ad2:	00d2      	lsls	r2, r2, #3
 8004ad4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ad6:	0021      	movs	r1, r4
 8004ad8:	187b      	adds	r3, r7, r1
 8004ada:	2212      	movs	r2, #18
 8004adc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ade:	187b      	adds	r3, r7, r1
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ae4:	187b      	adds	r3, r7, r1
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004aea:	187b      	adds	r3, r7, r1
 8004aec:	2206      	movs	r2, #6
 8004aee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004af0:	187a      	adds	r2, r7, r1
 8004af2:	23a0      	movs	r3, #160	; 0xa0
 8004af4:	05db      	lsls	r3, r3, #23
 8004af6:	0011      	movs	r1, r2
 8004af8:	0018      	movs	r0, r3
 8004afa:	f001 faaf 	bl	800605c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004afe:	4b0e      	ldr	r3, [pc, #56]	; (8004b38 <HAL_I2C_MspInit+0xa4>)
 8004b00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b02:	4b0d      	ldr	r3, [pc, #52]	; (8004b38 <HAL_I2C_MspInit+0xa4>)
 8004b04:	2180      	movs	r1, #128	; 0x80
 8004b06:	0389      	lsls	r1, r1, #14
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b0c:	4b0a      	ldr	r3, [pc, #40]	; (8004b38 <HAL_I2C_MspInit+0xa4>)
 8004b0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b10:	2380      	movs	r3, #128	; 0x80
 8004b12:	039b      	lsls	r3, r3, #14
 8004b14:	4013      	ands	r3, r2
 8004b16:	60fb      	str	r3, [r7, #12]
 8004b18:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	2017      	movs	r0, #23
 8004b20:	f000 ffa2 	bl	8005a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8004b24:	2017      	movs	r0, #23
 8004b26:	f000 ffb4 	bl	8005a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004b2a:	46c0      	nop			; (mov r8, r8)
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	b00b      	add	sp, #44	; 0x2c
 8004b30:	bd90      	pop	{r4, r7, pc}
 8004b32:	46c0      	nop			; (mov r8, r8)
 8004b34:	40005400 	.word	0x40005400
 8004b38:	40021000 	.word	0x40021000

08004b3c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004b3c:	b590      	push	{r4, r7, lr}
 8004b3e:	b08b      	sub	sp, #44	; 0x2c
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b44:	2414      	movs	r4, #20
 8004b46:	193b      	adds	r3, r7, r4
 8004b48:	0018      	movs	r0, r3
 8004b4a:	2314      	movs	r3, #20
 8004b4c:	001a      	movs	r2, r3
 8004b4e:	2100      	movs	r1, #0
 8004b50:	f008 fb10 	bl	800d174 <memset>
  if(hi2s->Instance==SPI1)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a47      	ldr	r2, [pc, #284]	; (8004c78 <HAL_I2S_MspInit+0x13c>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d000      	beq.n	8004b60 <HAL_I2S_MspInit+0x24>
 8004b5e:	e086      	b.n	8004c6e <HAL_I2S_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b60:	4b46      	ldr	r3, [pc, #280]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b64:	4b45      	ldr	r3, [pc, #276]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b66:	2180      	movs	r1, #128	; 0x80
 8004b68:	0149      	lsls	r1, r1, #5
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	641a      	str	r2, [r3, #64]	; 0x40
 8004b6e:	4b43      	ldr	r3, [pc, #268]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b72:	2380      	movs	r3, #128	; 0x80
 8004b74:	015b      	lsls	r3, r3, #5
 8004b76:	4013      	ands	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]
 8004b7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b7c:	4b3f      	ldr	r3, [pc, #252]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b80:	4b3e      	ldr	r3, [pc, #248]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b82:	2101      	movs	r1, #1
 8004b84:	430a      	orrs	r2, r1
 8004b86:	635a      	str	r2, [r3, #52]	; 0x34
 8004b88:	4b3c      	ldr	r3, [pc, #240]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	4013      	ands	r3, r2
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b94:	4b39      	ldr	r3, [pc, #228]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b98:	4b38      	ldr	r3, [pc, #224]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004b9a:	2102      	movs	r1, #2
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	635a      	str	r2, [r3, #52]	; 0x34
 8004ba0:	4b36      	ldr	r3, [pc, #216]	; (8004c7c <HAL_I2S_MspInit+0x140>)
 8004ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	60bb      	str	r3, [r7, #8]
 8004baa:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004bac:	193b      	adds	r3, r7, r4
 8004bae:	2280      	movs	r2, #128	; 0x80
 8004bb0:	0212      	lsls	r2, r2, #8
 8004bb2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bb4:	193b      	adds	r3, r7, r4
 8004bb6:	2202      	movs	r2, #2
 8004bb8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bba:	193b      	adds	r3, r7, r4
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bc0:	193b      	adds	r3, r7, r4
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004bc6:	193b      	adds	r3, r7, r4
 8004bc8:	2200      	movs	r2, #0
 8004bca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bcc:	193a      	adds	r2, r7, r4
 8004bce:	23a0      	movs	r3, #160	; 0xa0
 8004bd0:	05db      	lsls	r3, r3, #23
 8004bd2:	0011      	movs	r1, r2
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f001 fa41 	bl	800605c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004bda:	0021      	movs	r1, r4
 8004bdc:	187b      	adds	r3, r7, r1
 8004bde:	2238      	movs	r2, #56	; 0x38
 8004be0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004be2:	187b      	adds	r3, r7, r1
 8004be4:	2202      	movs	r2, #2
 8004be6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004be8:	187b      	adds	r3, r7, r1
 8004bea:	2200      	movs	r2, #0
 8004bec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bee:	187b      	adds	r3, r7, r1
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004bf4:	187b      	adds	r3, r7, r1
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bfa:	187b      	adds	r3, r7, r1
 8004bfc:	4a20      	ldr	r2, [pc, #128]	; (8004c80 <HAL_I2S_MspInit+0x144>)
 8004bfe:	0019      	movs	r1, r3
 8004c00:	0010      	movs	r0, r2
 8004c02:	f001 fa2b 	bl	800605c <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8004c06:	4b1f      	ldr	r3, [pc, #124]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c08:	4a1f      	ldr	r2, [pc, #124]	; (8004c88 <HAL_I2S_MspInit+0x14c>)
 8004c0a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8004c0c:	4b1d      	ldr	r3, [pc, #116]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c0e:	2211      	movs	r2, #17
 8004c10:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c12:	4b1c      	ldr	r3, [pc, #112]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c14:	2210      	movs	r2, #16
 8004c16:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c18:	4b1a      	ldr	r3, [pc, #104]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c1e:	4b19      	ldr	r3, [pc, #100]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c20:	2280      	movs	r2, #128	; 0x80
 8004c22:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004c24:	4b17      	ldr	r3, [pc, #92]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c26:	2280      	movs	r2, #128	; 0x80
 8004c28:	0052      	lsls	r2, r2, #1
 8004c2a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004c2c:	4b15      	ldr	r3, [pc, #84]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c2e:	2280      	movs	r2, #128	; 0x80
 8004c30:	00d2      	lsls	r2, r2, #3
 8004c32:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004c34:	4b13      	ldr	r3, [pc, #76]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004c3a:	4b12      	ldr	r3, [pc, #72]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c3c:	22c0      	movs	r2, #192	; 0xc0
 8004c3e:	0192      	lsls	r2, r2, #6
 8004c40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004c42:	4b10      	ldr	r3, [pc, #64]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c44:	0018      	movs	r0, r3
 8004c46:	f000 ff41 	bl	8005acc <HAL_DMA_Init>
 8004c4a:	1e03      	subs	r3, r0, #0
 8004c4c:	d001      	beq.n	8004c52 <HAL_I2S_MspInit+0x116>
    {
      Error_Handler();
 8004c4e:	f7ff febd 	bl	80049cc <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a0b      	ldr	r2, [pc, #44]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c56:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c58:	4b0a      	ldr	r3, [pc, #40]	; (8004c84 <HAL_I2S_MspInit+0x148>)
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004c5e:	2200      	movs	r2, #0
 8004c60:	2100      	movs	r1, #0
 8004c62:	2019      	movs	r0, #25
 8004c64:	f000 ff00 	bl	8005a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004c68:	2019      	movs	r0, #25
 8004c6a:	f000 ff12 	bl	8005a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004c6e:	46c0      	nop			; (mov r8, r8)
 8004c70:	46bd      	mov	sp, r7
 8004c72:	b00b      	add	sp, #44	; 0x2c
 8004c74:	bd90      	pop	{r4, r7, pc}
 8004c76:	46c0      	nop			; (mov r8, r8)
 8004c78:	40013000 	.word	0x40013000
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	50000400 	.word	0x50000400
 8004c84:	20003580 	.word	0x20003580
 8004c88:	40020008 	.word	0x40020008

08004c8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c8c:	b590      	push	{r4, r7, lr}
 8004c8e:	b08b      	sub	sp, #44	; 0x2c
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c94:	2414      	movs	r4, #20
 8004c96:	193b      	adds	r3, r7, r4
 8004c98:	0018      	movs	r0, r3
 8004c9a:	2314      	movs	r3, #20
 8004c9c:	001a      	movs	r2, r3
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	f008 fa68 	bl	800d174 <memset>
  if(hspi->Instance==SPI2)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a54      	ldr	r2, [pc, #336]	; (8004dfc <HAL_SPI_MspInit+0x170>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d000      	beq.n	8004cb0 <HAL_SPI_MspInit+0x24>
 8004cae:	e0a0      	b.n	8004df2 <HAL_SPI_MspInit+0x166>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004cb0:	4b53      	ldr	r3, [pc, #332]	; (8004e00 <HAL_SPI_MspInit+0x174>)
 8004cb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cb4:	4b52      	ldr	r3, [pc, #328]	; (8004e00 <HAL_SPI_MspInit+0x174>)
 8004cb6:	2180      	movs	r1, #128	; 0x80
 8004cb8:	01c9      	lsls	r1, r1, #7
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	63da      	str	r2, [r3, #60]	; 0x3c
 8004cbe:	4b50      	ldr	r3, [pc, #320]	; (8004e00 <HAL_SPI_MspInit+0x174>)
 8004cc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cc2:	2380      	movs	r3, #128	; 0x80
 8004cc4:	01db      	lsls	r3, r3, #7
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
 8004cca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ccc:	4b4c      	ldr	r3, [pc, #304]	; (8004e00 <HAL_SPI_MspInit+0x174>)
 8004cce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cd0:	4b4b      	ldr	r3, [pc, #300]	; (8004e00 <HAL_SPI_MspInit+0x174>)
 8004cd2:	2102      	movs	r1, #2
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	635a      	str	r2, [r3, #52]	; 0x34
 8004cd8:	4b49      	ldr	r3, [pc, #292]	; (8004e00 <HAL_SPI_MspInit+0x174>)
 8004cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cdc:	2202      	movs	r2, #2
 8004cde:	4013      	ands	r3, r2
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004ce4:	193b      	adds	r3, r7, r4
 8004ce6:	2240      	movs	r2, #64	; 0x40
 8004ce8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cea:	193b      	adds	r3, r7, r4
 8004cec:	2202      	movs	r2, #2
 8004cee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf0:	193b      	adds	r3, r7, r4
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cf6:	193b      	adds	r3, r7, r4
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8004cfc:	193b      	adds	r3, r7, r4
 8004cfe:	2204      	movs	r2, #4
 8004d00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d02:	193b      	adds	r3, r7, r4
 8004d04:	4a3f      	ldr	r2, [pc, #252]	; (8004e04 <HAL_SPI_MspInit+0x178>)
 8004d06:	0019      	movs	r1, r3
 8004d08:	0010      	movs	r0, r2
 8004d0a:	f001 f9a7 	bl	800605c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004d0e:	0021      	movs	r1, r4
 8004d10:	187b      	adds	r3, r7, r1
 8004d12:	22c0      	movs	r2, #192	; 0xc0
 8004d14:	0052      	lsls	r2, r2, #1
 8004d16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d18:	187b      	adds	r3, r7, r1
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d1e:	187b      	adds	r3, r7, r1
 8004d20:	2200      	movs	r2, #0
 8004d22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d24:	187b      	adds	r3, r7, r1
 8004d26:	2200      	movs	r2, #0
 8004d28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8004d2a:	187b      	adds	r3, r7, r1
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d30:	187b      	adds	r3, r7, r1
 8004d32:	4a34      	ldr	r2, [pc, #208]	; (8004e04 <HAL_SPI_MspInit+0x178>)
 8004d34:	0019      	movs	r1, r3
 8004d36:	0010      	movs	r0, r2
 8004d38:	f001 f990 	bl	800605c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 8004d3c:	4b32      	ldr	r3, [pc, #200]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d3e:	4a33      	ldr	r2, [pc, #204]	; (8004e0c <HAL_SPI_MspInit+0x180>)
 8004d40:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004d42:	4b31      	ldr	r3, [pc, #196]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d44:	2212      	movs	r2, #18
 8004d46:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d48:	4b2f      	ldr	r3, [pc, #188]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d4e:	4b2e      	ldr	r3, [pc, #184]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d54:	4b2c      	ldr	r3, [pc, #176]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d56:	2280      	movs	r2, #128	; 0x80
 8004d58:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d5a:	4b2b      	ldr	r3, [pc, #172]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d60:	4b29      	ldr	r3, [pc, #164]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004d66:	4b28      	ldr	r3, [pc, #160]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004d6c:	4b26      	ldr	r3, [pc, #152]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d6e:	2280      	movs	r2, #128	; 0x80
 8004d70:	0192      	lsls	r2, r2, #6
 8004d72:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004d74:	4b24      	ldr	r3, [pc, #144]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d76:	0018      	movs	r0, r3
 8004d78:	f000 fea8 	bl	8005acc <HAL_DMA_Init>
 8004d7c:	1e03      	subs	r3, r0, #0
 8004d7e:	d001      	beq.n	8004d84 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 8004d80:	f7ff fe24 	bl	80049cc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a20      	ldr	r2, [pc, #128]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d88:	659a      	str	r2, [r3, #88]	; 0x58
 8004d8a:	4b1f      	ldr	r3, [pc, #124]	; (8004e08 <HAL_SPI_MspInit+0x17c>)
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel3;
 8004d90:	4b1f      	ldr	r3, [pc, #124]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004d92:	4a20      	ldr	r2, [pc, #128]	; (8004e14 <HAL_SPI_MspInit+0x188>)
 8004d94:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004d96:	4b1e      	ldr	r3, [pc, #120]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004d98:	2213      	movs	r2, #19
 8004d9a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d9c:	4b1c      	ldr	r3, [pc, #112]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004d9e:	2210      	movs	r2, #16
 8004da0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004da2:	4b1b      	ldr	r3, [pc, #108]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004da8:	4b19      	ldr	r3, [pc, #100]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004daa:	2280      	movs	r2, #128	; 0x80
 8004dac:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004dae:	4b18      	ldr	r3, [pc, #96]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004db4:	4b16      	ldr	r3, [pc, #88]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004dba:	4b15      	ldr	r3, [pc, #84]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004dc0:	4b13      	ldr	r3, [pc, #76]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004dc6:	4b12      	ldr	r3, [pc, #72]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f000 fe7f 	bl	8005acc <HAL_DMA_Init>
 8004dce:	1e03      	subs	r3, r0, #0
 8004dd0:	d001      	beq.n	8004dd6 <HAL_SPI_MspInit+0x14a>
    {
      Error_Handler();
 8004dd2:	f7ff fdfb 	bl	80049cc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a0d      	ldr	r2, [pc, #52]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004dda:	655a      	str	r2, [r3, #84]	; 0x54
 8004ddc:	4b0c      	ldr	r3, [pc, #48]	; (8004e10 <HAL_SPI_MspInit+0x184>)
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004de2:	2200      	movs	r2, #0
 8004de4:	2100      	movs	r1, #0
 8004de6:	201a      	movs	r0, #26
 8004de8:	f000 fe3e 	bl	8005a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004dec:	201a      	movs	r0, #26
 8004dee:	f000 fe50 	bl	8005a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	46bd      	mov	sp, r7
 8004df6:	b00b      	add	sp, #44	; 0x2c
 8004df8:	bd90      	pop	{r4, r7, pc}
 8004dfa:	46c0      	nop			; (mov r8, r8)
 8004dfc:	40003800 	.word	0x40003800
 8004e00:	40021000 	.word	0x40021000
 8004e04:	50000400 	.word	0x50000400
 8004e08:	20003294 	.word	0x20003294
 8004e0c:	4002001c 	.word	0x4002001c
 8004e10:	20003520 	.word	0x20003520
 8004e14:	40020030 	.word	0x40020030

08004e18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a0a      	ldr	r2, [pc, #40]	; (8004e50 <HAL_TIM_Base_MspInit+0x38>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d10d      	bne.n	8004e46 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004e2a:	4b0a      	ldr	r3, [pc, #40]	; (8004e54 <HAL_TIM_Base_MspInit+0x3c>)
 8004e2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e2e:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <HAL_TIM_Base_MspInit+0x3c>)
 8004e30:	2180      	movs	r1, #128	; 0x80
 8004e32:	0109      	lsls	r1, r1, #4
 8004e34:	430a      	orrs	r2, r1
 8004e36:	641a      	str	r2, [r3, #64]	; 0x40
 8004e38:	4b06      	ldr	r3, [pc, #24]	; (8004e54 <HAL_TIM_Base_MspInit+0x3c>)
 8004e3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e3c:	2380      	movs	r3, #128	; 0x80
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	4013      	ands	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004e46:	46c0      	nop			; (mov r8, r8)
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	b004      	add	sp, #16
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	46c0      	nop			; (mov r8, r8)
 8004e50:	40012c00 	.word	0x40012c00
 8004e54:	40021000 	.word	0x40021000

08004e58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e58:	b590      	push	{r4, r7, lr}
 8004e5a:	b089      	sub	sp, #36	; 0x24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e60:	240c      	movs	r4, #12
 8004e62:	193b      	adds	r3, r7, r4
 8004e64:	0018      	movs	r0, r3
 8004e66:	2314      	movs	r3, #20
 8004e68:	001a      	movs	r2, r3
 8004e6a:	2100      	movs	r1, #0
 8004e6c:	f008 f982 	bl	800d174 <memset>
  if(htim->Instance==TIM1)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a15      	ldr	r2, [pc, #84]	; (8004ecc <HAL_TIM_MspPostInit+0x74>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d123      	bne.n	8004ec2 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e7a:	4b15      	ldr	r3, [pc, #84]	; (8004ed0 <HAL_TIM_MspPostInit+0x78>)
 8004e7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e7e:	4b14      	ldr	r3, [pc, #80]	; (8004ed0 <HAL_TIM_MspPostInit+0x78>)
 8004e80:	2101      	movs	r1, #1
 8004e82:	430a      	orrs	r2, r1
 8004e84:	635a      	str	r2, [r3, #52]	; 0x34
 8004e86:	4b12      	ldr	r3, [pc, #72]	; (8004ed0 <HAL_TIM_MspPostInit+0x78>)
 8004e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]
 8004e90:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004e92:	193b      	adds	r3, r7, r4
 8004e94:	2280      	movs	r2, #128	; 0x80
 8004e96:	0052      	lsls	r2, r2, #1
 8004e98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e9a:	0021      	movs	r1, r4
 8004e9c:	187b      	adds	r3, r7, r1
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004ea2:	187b      	adds	r3, r7, r1
 8004ea4:	2202      	movs	r2, #2
 8004ea6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ea8:	187b      	adds	r3, r7, r1
 8004eaa:	2203      	movs	r2, #3
 8004eac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004eae:	187b      	adds	r3, r7, r1
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eb4:	187a      	adds	r2, r7, r1
 8004eb6:	23a0      	movs	r3, #160	; 0xa0
 8004eb8:	05db      	lsls	r3, r3, #23
 8004eba:	0011      	movs	r1, r2
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	f001 f8cd 	bl	800605c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	b009      	add	sp, #36	; 0x24
 8004ec8:	bd90      	pop	{r4, r7, pc}
 8004eca:	46c0      	nop			; (mov r8, r8)
 8004ecc:	40012c00 	.word	0x40012c00
 8004ed0:	40021000 	.word	0x40021000

08004ed4 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8004ed4:	b590      	push	{r4, r7, lr}
 8004ed6:	b08b      	sub	sp, #44	; 0x2c
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004edc:	2414      	movs	r4, #20
 8004ede:	193b      	adds	r3, r7, r4
 8004ee0:	0018      	movs	r0, r3
 8004ee2:	2314      	movs	r3, #20
 8004ee4:	001a      	movs	r2, r3
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	f008 f944 	bl	800d174 <memset>
  if(husart->Instance==USART3)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a45      	ldr	r2, [pc, #276]	; (8005008 <HAL_USART_MspInit+0x134>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d000      	beq.n	8004ef8 <HAL_USART_MspInit+0x24>
 8004ef6:	e083      	b.n	8005000 <HAL_USART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004ef8:	4b44      	ldr	r3, [pc, #272]	; (800500c <HAL_USART_MspInit+0x138>)
 8004efa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004efc:	4b43      	ldr	r3, [pc, #268]	; (800500c <HAL_USART_MspInit+0x138>)
 8004efe:	2180      	movs	r1, #128	; 0x80
 8004f00:	02c9      	lsls	r1, r1, #11
 8004f02:	430a      	orrs	r2, r1
 8004f04:	63da      	str	r2, [r3, #60]	; 0x3c
 8004f06:	4b41      	ldr	r3, [pc, #260]	; (800500c <HAL_USART_MspInit+0x138>)
 8004f08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f0a:	2380      	movs	r3, #128	; 0x80
 8004f0c:	02db      	lsls	r3, r3, #11
 8004f0e:	4013      	ands	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]
 8004f12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f14:	4b3d      	ldr	r3, [pc, #244]	; (800500c <HAL_USART_MspInit+0x138>)
 8004f16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f18:	4b3c      	ldr	r3, [pc, #240]	; (800500c <HAL_USART_MspInit+0x138>)
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	635a      	str	r2, [r3, #52]	; 0x34
 8004f20:	4b3a      	ldr	r3, [pc, #232]	; (800500c <HAL_USART_MspInit+0x138>)
 8004f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f24:	2201      	movs	r2, #1
 8004f26:	4013      	ands	r3, r2
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f2c:	4b37      	ldr	r3, [pc, #220]	; (800500c <HAL_USART_MspInit+0x138>)
 8004f2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f30:	4b36      	ldr	r3, [pc, #216]	; (800500c <HAL_USART_MspInit+0x138>)
 8004f32:	2102      	movs	r1, #2
 8004f34:	430a      	orrs	r2, r1
 8004f36:	635a      	str	r2, [r3, #52]	; 0x34
 8004f38:	4b34      	ldr	r3, [pc, #208]	; (800500c <HAL_USART_MspInit+0x138>)
 8004f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f3c:	2202      	movs	r2, #2
 8004f3e:	4013      	ands	r3, r2
 8004f40:	60bb      	str	r3, [r7, #8]
 8004f42:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004f44:	193b      	adds	r3, r7, r4
 8004f46:	2220      	movs	r2, #32
 8004f48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f4a:	193b      	adds	r3, r7, r4
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f50:	193b      	adds	r3, r7, r4
 8004f52:	2200      	movs	r2, #0
 8004f54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f56:	193b      	adds	r3, r7, r4
 8004f58:	2203      	movs	r2, #3
 8004f5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004f5c:	193b      	adds	r3, r7, r4
 8004f5e:	2204      	movs	r2, #4
 8004f60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f62:	193a      	adds	r2, r7, r4
 8004f64:	23a0      	movs	r3, #160	; 0xa0
 8004f66:	05db      	lsls	r3, r3, #23
 8004f68:	0011      	movs	r1, r2
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f001 f876 	bl	800605c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004f70:	0021      	movs	r1, r4
 8004f72:	187b      	adds	r3, r7, r1
 8004f74:	2203      	movs	r2, #3
 8004f76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f78:	187b      	adds	r3, r7, r1
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f7e:	187b      	adds	r3, r7, r1
 8004f80:	2200      	movs	r2, #0
 8004f82:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f84:	187b      	adds	r3, r7, r1
 8004f86:	2203      	movs	r2, #3
 8004f88:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004f8a:	187b      	adds	r3, r7, r1
 8004f8c:	2204      	movs	r2, #4
 8004f8e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f90:	187b      	adds	r3, r7, r1
 8004f92:	4a1f      	ldr	r2, [pc, #124]	; (8005010 <HAL_USART_MspInit+0x13c>)
 8004f94:	0019      	movs	r1, r3
 8004f96:	0010      	movs	r0, r2
 8004f98:	f001 f860 	bl	800605c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel4;
 8004f9c:	4b1d      	ldr	r3, [pc, #116]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004f9e:	4a1e      	ldr	r2, [pc, #120]	; (8005018 <HAL_USART_MspInit+0x144>)
 8004fa0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004fa2:	4b1c      	ldr	r3, [pc, #112]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fa4:	2237      	movs	r2, #55	; 0x37
 8004fa6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004fa8:	4b1a      	ldr	r3, [pc, #104]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004faa:	2210      	movs	r2, #16
 8004fac:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fae:	4b19      	ldr	r3, [pc, #100]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004fb4:	4b17      	ldr	r3, [pc, #92]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fb6:	2280      	movs	r2, #128	; 0x80
 8004fb8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004fba:	4b16      	ldr	r3, [pc, #88]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fc0:	4b14      	ldr	r3, [pc, #80]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004fc6:	4b13      	ldr	r3, [pc, #76]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004fcc:	4b11      	ldr	r3, [pc, #68]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fce:	2280      	movs	r2, #128	; 0x80
 8004fd0:	0192      	lsls	r2, r2, #6
 8004fd2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004fd4:	4b0f      	ldr	r3, [pc, #60]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f000 fd78 	bl	8005acc <HAL_DMA_Init>
 8004fdc:	1e03      	subs	r3, r0, #0
 8004fde:	d001      	beq.n	8004fe4 <HAL_USART_MspInit+0x110>
    {
      Error_Handler();
 8004fe0:	f7ff fcf4 	bl	80049cc <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart3_tx);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a0b      	ldr	r2, [pc, #44]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fe8:	651a      	str	r2, [r3, #80]	; 0x50
 8004fea:	4b0a      	ldr	r3, [pc, #40]	; (8005014 <HAL_USART_MspInit+0x140>)
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	201d      	movs	r0, #29
 8004ff6:	f000 fd37 	bl	8005a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 8004ffa:	201d      	movs	r0, #29
 8004ffc:	f000 fd49 	bl	8005a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005000:	46c0      	nop			; (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	b00b      	add	sp, #44	; 0x2c
 8005006:	bd90      	pop	{r4, r7, pc}
 8005008:	40004800 	.word	0x40004800
 800500c:	40021000 	.word	0x40021000
 8005010:	50000400 	.word	0x50000400
 8005014:	200032f8 	.word	0x200032f8
 8005018:	40020044 	.word	0x40020044

0800501c <LL_USART_IsActiveFlag_FE>:
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	69db      	ldr	r3, [r3, #28]
 8005028:	2202      	movs	r2, #2
 800502a:	4013      	ands	r3, r2
 800502c:	2b02      	cmp	r3, #2
 800502e:	d101      	bne.n	8005034 <LL_USART_IsActiveFlag_FE+0x18>
 8005030:	2301      	movs	r3, #1
 8005032:	e000      	b.n	8005036 <LL_USART_IsActiveFlag_FE+0x1a>
 8005034:	2300      	movs	r3, #0
}
 8005036:	0018      	movs	r0, r3
 8005038:	46bd      	mov	sp, r7
 800503a:	b002      	add	sp, #8
 800503c:	bd80      	pop	{r7, pc}

0800503e <LL_USART_IsActiveFlag_NE>:
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b082      	sub	sp, #8
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	2204      	movs	r2, #4
 800504c:	4013      	ands	r3, r2
 800504e:	2b04      	cmp	r3, #4
 8005050:	d101      	bne.n	8005056 <LL_USART_IsActiveFlag_NE+0x18>
 8005052:	2301      	movs	r3, #1
 8005054:	e000      	b.n	8005058 <LL_USART_IsActiveFlag_NE+0x1a>
 8005056:	2300      	movs	r3, #0
}
 8005058:	0018      	movs	r0, r3
 800505a:	46bd      	mov	sp, r7
 800505c:	b002      	add	sp, #8
 800505e:	bd80      	pop	{r7, pc}

08005060 <LL_USART_IsActiveFlag_ORE>:
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	2208      	movs	r2, #8
 800506e:	4013      	ands	r3, r2
 8005070:	2b08      	cmp	r3, #8
 8005072:	d101      	bne.n	8005078 <LL_USART_IsActiveFlag_ORE+0x18>
 8005074:	2301      	movs	r3, #1
 8005076:	e000      	b.n	800507a <LL_USART_IsActiveFlag_ORE+0x1a>
 8005078:	2300      	movs	r3, #0
}
 800507a:	0018      	movs	r0, r3
 800507c:	46bd      	mov	sp, r7
 800507e:	b002      	add	sp, #8
 8005080:	bd80      	pop	{r7, pc}

08005082 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	2220      	movs	r2, #32
 8005090:	4013      	ands	r3, r2
 8005092:	2b20      	cmp	r3, #32
 8005094:	d101      	bne.n	800509a <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8005096:	2301      	movs	r3, #1
 8005098:	e000      	b.n	800509c <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 800509a:	2300      	movs	r3, #0
}
 800509c:	0018      	movs	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	b002      	add	sp, #8
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2220      	movs	r2, #32
 80050b2:	4013      	ands	r3, r2
 80050b4:	2b20      	cmp	r3, #32
 80050b6:	d101      	bne.n	80050bc <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 80050b8:	2301      	movs	r3, #1
 80050ba:	e000      	b.n	80050be <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 80050bc:	2300      	movs	r3, #0
}
 80050be:	0018      	movs	r0, r3
 80050c0:	46bd      	mov	sp, r7
 80050c2:	b002      	add	sp, #8
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050c6:	b580      	push	{r7, lr}
 80050c8:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80050ca:	46c0      	nop			; (mov r8, r8)
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050d4:	e7fe      	b.n	80050d4 <HardFault_Handler+0x4>

080050d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80050da:	46c0      	nop			; (mov r8, r8)
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050e4:	46c0      	nop			; (mov r8, r8)
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050ee:	f000 f959 	bl	80053a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80050fc:	4b03      	ldr	r3, [pc, #12]	; (800510c <DMA1_Channel1_IRQHandler+0x14>)
 80050fe:	0018      	movs	r0, r3
 8005100:	f000 fe5e 	bl	8005dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005104:	46c0      	nop			; (mov r8, r8)
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	46c0      	nop			; (mov r8, r8)
 800510c:	20003580 	.word	0x20003580

08005110 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

//	HAL_SPI_RxCpltCallback(&hspi2);
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8005114:	4b05      	ldr	r3, [pc, #20]	; (800512c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8005116:	0018      	movs	r0, r3
 8005118:	f000 fe52 	bl	8005dc0 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800511c:	4b04      	ldr	r3, [pc, #16]	; (8005130 <DMA1_Channel2_3_IRQHandler+0x20>)
 800511e:	0018      	movs	r0, r3
 8005120:	f000 fe4e 	bl	8005dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8005124:	46c0      	nop			; (mov r8, r8)
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	46c0      	nop			; (mov r8, r8)
 800512c:	20003294 	.word	0x20003294
 8005130:	20003520 	.word	0x20003520

08005134 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
//		GPIOA->ODR |= 1 << 11;	//set test 1
//		GPIOA->ODR &= ~(1 << 11);	//reset test 1
  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005138:	4b03      	ldr	r3, [pc, #12]	; (8005148 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x14>)
 800513a:	0018      	movs	r0, r3
 800513c:	f000 fe40 	bl	8005dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 8005140:	46c0      	nop			; (mov r8, r8)
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	46c0      	nop			; (mov r8, r8)
 8005148:	200032f8 	.word	0x200032f8

0800514c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8005150:	4b09      	ldr	r3, [pc, #36]	; (8005178 <I2C1_IRQHandler+0x2c>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699a      	ldr	r2, [r3, #24]
 8005156:	23e0      	movs	r3, #224	; 0xe0
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	4013      	ands	r3, r2
 800515c:	d004      	beq.n	8005168 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800515e:	4b06      	ldr	r3, [pc, #24]	; (8005178 <I2C1_IRQHandler+0x2c>)
 8005160:	0018      	movs	r0, r3
 8005162:	f001 fa97 	bl	8006694 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8005166:	e003      	b.n	8005170 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8005168:	4b03      	ldr	r3, [pc, #12]	; (8005178 <I2C1_IRQHandler+0x2c>)
 800516a:	0018      	movs	r0, r3
 800516c:	f001 fa78 	bl	8006660 <HAL_I2C_EV_IRQHandler>
}
 8005170:	46c0      	nop			; (mov r8, r8)
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	20003234 	.word	0x20003234

0800517c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8005180:	4b03      	ldr	r3, [pc, #12]	; (8005190 <SPI1_IRQHandler+0x14>)
 8005182:	0018      	movs	r0, r3
 8005184:	f002 fc48 	bl	8007a18 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005188:	46c0      	nop			; (mov r8, r8)
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	46c0      	nop			; (mov r8, r8)
 8005190:	20003460 	.word	0x20003460

08005194 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005198:	4b03      	ldr	r3, [pc, #12]	; (80051a8 <SPI2_IRQHandler+0x14>)
 800519a:	0018      	movs	r0, r3
 800519c:	f004 ff8c 	bl	800a0b8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80051a0:	46c0      	nop			; (mov r8, r8)
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	46c0      	nop			; (mov r8, r8)
 80051a8:	200031b0 	.word	0x200031b0

080051ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 80051b0:	4b25      	ldr	r3, [pc, #148]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051b2:	6a1a      	ldr	r2, [r3, #32]
 80051b4:	4b24      	ldr	r3, [pc, #144]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051b6:	2108      	movs	r1, #8
 80051b8:	430a      	orrs	r2, r1
 80051ba:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 80051bc:	4b22      	ldr	r3, [pc, #136]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051be:	6a1a      	ldr	r2, [r3, #32]
 80051c0:	4b21      	ldr	r3, [pc, #132]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051c2:	2102      	movs	r1, #2
 80051c4:	430a      	orrs	r2, r1
 80051c6:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 80051c8:	4b1f      	ldr	r3, [pc, #124]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051ca:	6a1a      	ldr	r2, [r3, #32]
 80051cc:	4b1e      	ldr	r3, [pc, #120]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051ce:	2104      	movs	r1, #4
 80051d0:	430a      	orrs	r2, r1
 80051d2:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 80051d4:	4b1c      	ldr	r3, [pc, #112]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051d6:	0018      	movs	r0, r3
 80051d8:	f7ff ff53 	bl	8005082 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 80051dc:	1e03      	subs	r3, r0, #0
 80051de:	d009      	beq.n	80051f4 <USART2_IRQHandler+0x48>
 80051e0:	4b19      	ldr	r3, [pc, #100]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051e2:	0018      	movs	r0, r3
 80051e4:	f7ff ff5e 	bl	80050a4 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 80051e8:	1e03      	subs	r3, r0, #0
 80051ea:	d003      	beq.n	80051f4 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 80051ec:	f7fd ff0a 	bl	8003004 <USART2_RX_Callback>
	  {
 80051f0:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80051f2:	e025      	b.n	8005240 <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 80051f4:	4b14      	ldr	r3, [pc, #80]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051f6:	6a1a      	ldr	r2, [r3, #32]
 80051f8:	4b13      	ldr	r3, [pc, #76]	; (8005248 <USART2_IRQHandler+0x9c>)
 80051fa:	2108      	movs	r1, #8
 80051fc:	430a      	orrs	r2, r1
 80051fe:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8005200:	4b11      	ldr	r3, [pc, #68]	; (8005248 <USART2_IRQHandler+0x9c>)
 8005202:	0018      	movs	r0, r3
 8005204:	f7ff ff2c 	bl	8005060 <LL_USART_IsActiveFlag_ORE>
 8005208:	1e03      	subs	r3, r0, #0
 800520a:	d008      	beq.n	800521e <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 800520c:	4b0e      	ldr	r3, [pc, #56]	; (8005248 <USART2_IRQHandler+0x9c>)
 800520e:	6a1a      	ldr	r2, [r3, #32]
 8005210:	4b0d      	ldr	r3, [pc, #52]	; (8005248 <USART2_IRQHandler+0x9c>)
 8005212:	2108      	movs	r1, #8
 8005214:	430a      	orrs	r2, r1
 8005216:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 8005218:	4b0b      	ldr	r3, [pc, #44]	; (8005248 <USART2_IRQHandler+0x9c>)
 800521a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800521c:	e010      	b.n	8005240 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 800521e:	4b0a      	ldr	r3, [pc, #40]	; (8005248 <USART2_IRQHandler+0x9c>)
 8005220:	0018      	movs	r0, r3
 8005222:	f7ff fefb 	bl	800501c <LL_USART_IsActiveFlag_FE>
 8005226:	1e03      	subs	r3, r0, #0
 8005228:	d002      	beq.n	8005230 <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 800522a:	4b07      	ldr	r3, [pc, #28]	; (8005248 <USART2_IRQHandler+0x9c>)
 800522c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800522e:	e007      	b.n	8005240 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 8005230:	4b05      	ldr	r3, [pc, #20]	; (8005248 <USART2_IRQHandler+0x9c>)
 8005232:	0018      	movs	r0, r3
 8005234:	f7ff ff03 	bl	800503e <LL_USART_IsActiveFlag_NE>
 8005238:	1e03      	subs	r3, r0, #0
 800523a:	d001      	beq.n	8005240 <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 800523c:	4b02      	ldr	r3, [pc, #8]	; (8005248 <USART2_IRQHandler+0x9c>)
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8005240:	46c0      	nop			; (mov r8, r8)
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	40004400 	.word	0x40004400

0800524c <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 8005250:	4b03      	ldr	r3, [pc, #12]	; (8005260 <USART3_4_LPUART1_IRQHandler+0x14>)
 8005252:	0018      	movs	r0, r3
 8005254:	f006 fdcc 	bl	800bdf0 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8005258:	46c0      	nop			; (mov r8, r8)
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	46c0      	nop			; (mov r8, r8)
 8005260:	20003394 	.word	0x20003394

08005264 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005268:	4b03      	ldr	r3, [pc, #12]	; (8005278 <SystemInit+0x14>)
 800526a:	2280      	movs	r2, #128	; 0x80
 800526c:	0512      	lsls	r2, r2, #20
 800526e:	609a      	str	r2, [r3, #8]
#endif
}
 8005270:	46c0      	nop			; (mov r8, r8)
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	e000ed00 	.word	0xe000ed00

0800527c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800527c:	480d      	ldr	r0, [pc, #52]	; (80052b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800527e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005280:	f7ff fff0 	bl	8005264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005284:	480c      	ldr	r0, [pc, #48]	; (80052b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005286:	490d      	ldr	r1, [pc, #52]	; (80052bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005288:	4a0d      	ldr	r2, [pc, #52]	; (80052c0 <LoopForever+0xe>)
  movs r3, #0
 800528a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800528c:	e002      	b.n	8005294 <LoopCopyDataInit>

0800528e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800528e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005292:	3304      	adds	r3, #4

08005294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005298:	d3f9      	bcc.n	800528e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800529a:	4a0a      	ldr	r2, [pc, #40]	; (80052c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800529c:	4c0a      	ldr	r4, [pc, #40]	; (80052c8 <LoopForever+0x16>)
  movs r3, #0
 800529e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052a0:	e001      	b.n	80052a6 <LoopFillZerobss>

080052a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052a4:	3204      	adds	r2, #4

080052a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052a8:	d3fb      	bcc.n	80052a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80052aa:	f007 ff3f 	bl	800d12c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80052ae:	f7fd f87f 	bl	80023b0 <main>

080052b2 <LoopForever>:

LoopForever:
  b LoopForever
 80052b2:	e7fe      	b.n	80052b2 <LoopForever>
  ldr   r0, =_estack
 80052b4:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80052b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052bc:	20003140 	.word	0x20003140
  ldr r2, =_sidata
 80052c0:	0800e510 	.word	0x0800e510
  ldr r2, =_sbss
 80052c4:	20003140 	.word	0x20003140
  ldr r4, =_ebss
 80052c8:	20005604 	.word	0x20005604

080052cc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80052cc:	e7fe      	b.n	80052cc <ADC1_COMP_IRQHandler>
	...

080052d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80052d6:	1dfb      	adds	r3, r7, #7
 80052d8:	2200      	movs	r2, #0
 80052da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80052dc:	4b0b      	ldr	r3, [pc, #44]	; (800530c <HAL_Init+0x3c>)
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	4b0a      	ldr	r3, [pc, #40]	; (800530c <HAL_Init+0x3c>)
 80052e2:	2180      	movs	r1, #128	; 0x80
 80052e4:	0049      	lsls	r1, r1, #1
 80052e6:	430a      	orrs	r2, r1
 80052e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80052ea:	2000      	movs	r0, #0
 80052ec:	f000 f810 	bl	8005310 <HAL_InitTick>
 80052f0:	1e03      	subs	r3, r0, #0
 80052f2:	d003      	beq.n	80052fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80052f4:	1dfb      	adds	r3, r7, #7
 80052f6:	2201      	movs	r2, #1
 80052f8:	701a      	strb	r2, [r3, #0]
 80052fa:	e001      	b.n	8005300 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80052fc:	f7ff fb6c 	bl	80049d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005300:	1dfb      	adds	r3, r7, #7
 8005302:	781b      	ldrb	r3, [r3, #0]
}
 8005304:	0018      	movs	r0, r3
 8005306:	46bd      	mov	sp, r7
 8005308:	b002      	add	sp, #8
 800530a:	bd80      	pop	{r7, pc}
 800530c:	40022000 	.word	0x40022000

08005310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005310:	b590      	push	{r4, r7, lr}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005318:	230f      	movs	r3, #15
 800531a:	18fb      	adds	r3, r7, r3
 800531c:	2200      	movs	r2, #0
 800531e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005320:	4b1d      	ldr	r3, [pc, #116]	; (8005398 <HAL_InitTick+0x88>)
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d02b      	beq.n	8005380 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8005328:	4b1c      	ldr	r3, [pc, #112]	; (800539c <HAL_InitTick+0x8c>)
 800532a:	681c      	ldr	r4, [r3, #0]
 800532c:	4b1a      	ldr	r3, [pc, #104]	; (8005398 <HAL_InitTick+0x88>)
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	0019      	movs	r1, r3
 8005332:	23fa      	movs	r3, #250	; 0xfa
 8005334:	0098      	lsls	r0, r3, #2
 8005336:	f7fa fee5 	bl	8000104 <__udivsi3>
 800533a:	0003      	movs	r3, r0
 800533c:	0019      	movs	r1, r3
 800533e:	0020      	movs	r0, r4
 8005340:	f7fa fee0 	bl	8000104 <__udivsi3>
 8005344:	0003      	movs	r3, r0
 8005346:	0018      	movs	r0, r3
 8005348:	f000 fbb3 	bl	8005ab2 <HAL_SYSTICK_Config>
 800534c:	1e03      	subs	r3, r0, #0
 800534e:	d112      	bne.n	8005376 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b03      	cmp	r3, #3
 8005354:	d80a      	bhi.n	800536c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005356:	6879      	ldr	r1, [r7, #4]
 8005358:	2301      	movs	r3, #1
 800535a:	425b      	negs	r3, r3
 800535c:	2200      	movs	r2, #0
 800535e:	0018      	movs	r0, r3
 8005360:	f000 fb82 	bl	8005a68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005364:	4b0e      	ldr	r3, [pc, #56]	; (80053a0 <HAL_InitTick+0x90>)
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	e00d      	b.n	8005388 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800536c:	230f      	movs	r3, #15
 800536e:	18fb      	adds	r3, r7, r3
 8005370:	2201      	movs	r2, #1
 8005372:	701a      	strb	r2, [r3, #0]
 8005374:	e008      	b.n	8005388 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005376:	230f      	movs	r3, #15
 8005378:	18fb      	adds	r3, r7, r3
 800537a:	2201      	movs	r2, #1
 800537c:	701a      	strb	r2, [r3, #0]
 800537e:	e003      	b.n	8005388 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005380:	230f      	movs	r3, #15
 8005382:	18fb      	adds	r3, r7, r3
 8005384:	2201      	movs	r2, #1
 8005386:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005388:	230f      	movs	r3, #15
 800538a:	18fb      	adds	r3, r7, r3
 800538c:	781b      	ldrb	r3, [r3, #0]
}
 800538e:	0018      	movs	r0, r3
 8005390:	46bd      	mov	sp, r7
 8005392:	b005      	add	sp, #20
 8005394:	bd90      	pop	{r4, r7, pc}
 8005396:	46c0      	nop			; (mov r8, r8)
 8005398:	2000313c 	.word	0x2000313c
 800539c:	20003134 	.word	0x20003134
 80053a0:	20003138 	.word	0x20003138

080053a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80053a8:	4b05      	ldr	r3, [pc, #20]	; (80053c0 <HAL_IncTick+0x1c>)
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	001a      	movs	r2, r3
 80053ae:	4b05      	ldr	r3, [pc, #20]	; (80053c4 <HAL_IncTick+0x20>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	18d2      	adds	r2, r2, r3
 80053b4:	4b03      	ldr	r3, [pc, #12]	; (80053c4 <HAL_IncTick+0x20>)
 80053b6:	601a      	str	r2, [r3, #0]
}
 80053b8:	46c0      	nop			; (mov r8, r8)
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	2000313c 	.word	0x2000313c
 80053c4:	20005600 	.word	0x20005600

080053c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  return uwTick;
 80053cc:	4b02      	ldr	r3, [pc, #8]	; (80053d8 <HAL_GetTick+0x10>)
 80053ce:	681b      	ldr	r3, [r3, #0]
}
 80053d0:	0018      	movs	r0, r3
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	46c0      	nop			; (mov r8, r8)
 80053d8:	20005600 	.word	0x20005600

080053dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053e4:	f7ff fff0 	bl	80053c8 <HAL_GetTick>
 80053e8:	0003      	movs	r3, r0
 80053ea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	3301      	adds	r3, #1
 80053f4:	d005      	beq.n	8005402 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80053f6:	4b0a      	ldr	r3, [pc, #40]	; (8005420 <HAL_Delay+0x44>)
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	001a      	movs	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	189b      	adds	r3, r3, r2
 8005400:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005402:	46c0      	nop			; (mov r8, r8)
 8005404:	f7ff ffe0 	bl	80053c8 <HAL_GetTick>
 8005408:	0002      	movs	r2, r0
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	429a      	cmp	r2, r3
 8005412:	d8f7      	bhi.n	8005404 <HAL_Delay+0x28>
  {
  }
}
 8005414:	46c0      	nop			; (mov r8, r8)
 8005416:	46c0      	nop			; (mov r8, r8)
 8005418:	46bd      	mov	sp, r7
 800541a:	b004      	add	sp, #16
 800541c:	bd80      	pop	{r7, pc}
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	2000313c 	.word	0x2000313c

08005424 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800542c:	4b06      	ldr	r3, [pc, #24]	; (8005448 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a06      	ldr	r2, [pc, #24]	; (800544c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8005432:	4013      	ands	r3, r2
 8005434:	0019      	movs	r1, r3
 8005436:	4b04      	ldr	r3, [pc, #16]	; (8005448 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	430a      	orrs	r2, r1
 800543c:	601a      	str	r2, [r3, #0]
}
 800543e:	46c0      	nop			; (mov r8, r8)
 8005440:	46bd      	mov	sp, r7
 8005442:	b002      	add	sp, #8
 8005444:	bd80      	pop	{r7, pc}
 8005446:	46c0      	nop			; (mov r8, r8)
 8005448:	40010000 	.word	0x40010000
 800544c:	fffff9ff 	.word	0xfffff9ff

08005450 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005458:	4a05      	ldr	r2, [pc, #20]	; (8005470 <LL_EXTI_EnableIT_0_31+0x20>)
 800545a:	2380      	movs	r3, #128	; 0x80
 800545c:	58d2      	ldr	r2, [r2, r3]
 800545e:	4904      	ldr	r1, [pc, #16]	; (8005470 <LL_EXTI_EnableIT_0_31+0x20>)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4313      	orrs	r3, r2
 8005464:	2280      	movs	r2, #128	; 0x80
 8005466:	508b      	str	r3, [r1, r2]
}
 8005468:	46c0      	nop			; (mov r8, r8)
 800546a:	46bd      	mov	sp, r7
 800546c:	b002      	add	sp, #8
 800546e:	bd80      	pop	{r7, pc}
 8005470:	40021800 	.word	0x40021800

08005474 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800547c:	4a06      	ldr	r2, [pc, #24]	; (8005498 <LL_EXTI_DisableIT_0_31+0x24>)
 800547e:	2380      	movs	r3, #128	; 0x80
 8005480:	58d3      	ldr	r3, [r2, r3]
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	43d2      	mvns	r2, r2
 8005486:	4904      	ldr	r1, [pc, #16]	; (8005498 <LL_EXTI_DisableIT_0_31+0x24>)
 8005488:	4013      	ands	r3, r2
 800548a:	2280      	movs	r2, #128	; 0x80
 800548c:	508b      	str	r3, [r1, r2]
}
 800548e:	46c0      	nop			; (mov r8, r8)
 8005490:	46bd      	mov	sp, r7
 8005492:	b002      	add	sp, #8
 8005494:	bd80      	pop	{r7, pc}
 8005496:	46c0      	nop			; (mov r8, r8)
 8005498:	40021800 	.word	0x40021800

0800549c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b082      	sub	sp, #8
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80054a4:	4a05      	ldr	r2, [pc, #20]	; (80054bc <LL_EXTI_EnableEvent_0_31+0x20>)
 80054a6:	2384      	movs	r3, #132	; 0x84
 80054a8:	58d2      	ldr	r2, [r2, r3]
 80054aa:	4904      	ldr	r1, [pc, #16]	; (80054bc <LL_EXTI_EnableEvent_0_31+0x20>)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	2284      	movs	r2, #132	; 0x84
 80054b2:	508b      	str	r3, [r1, r2]

}
 80054b4:	46c0      	nop			; (mov r8, r8)
 80054b6:	46bd      	mov	sp, r7
 80054b8:	b002      	add	sp, #8
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	40021800 	.word	0x40021800

080054c0 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80054c8:	4a06      	ldr	r2, [pc, #24]	; (80054e4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80054ca:	2384      	movs	r3, #132	; 0x84
 80054cc:	58d3      	ldr	r3, [r2, r3]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	43d2      	mvns	r2, r2
 80054d2:	4904      	ldr	r1, [pc, #16]	; (80054e4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80054d4:	4013      	ands	r3, r2
 80054d6:	2284      	movs	r2, #132	; 0x84
 80054d8:	508b      	str	r3, [r1, r2]
}
 80054da:	46c0      	nop			; (mov r8, r8)
 80054dc:	46bd      	mov	sp, r7
 80054de:	b002      	add	sp, #8
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	46c0      	nop			; (mov r8, r8)
 80054e4:	40021800 	.word	0x40021800

080054e8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80054f0:	4b04      	ldr	r3, [pc, #16]	; (8005504 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80054f2:	6819      	ldr	r1, [r3, #0]
 80054f4:	4b03      	ldr	r3, [pc, #12]	; (8005504 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	601a      	str	r2, [r3, #0]

}
 80054fc:	46c0      	nop			; (mov r8, r8)
 80054fe:	46bd      	mov	sp, r7
 8005500:	b002      	add	sp, #8
 8005502:	bd80      	pop	{r7, pc}
 8005504:	40021800 	.word	0x40021800

08005508 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005510:	4b05      	ldr	r3, [pc, #20]	; (8005528 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	43d9      	mvns	r1, r3
 8005518:	4b03      	ldr	r3, [pc, #12]	; (8005528 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800551a:	400a      	ands	r2, r1
 800551c:	601a      	str	r2, [r3, #0]

}
 800551e:	46c0      	nop			; (mov r8, r8)
 8005520:	46bd      	mov	sp, r7
 8005522:	b002      	add	sp, #8
 8005524:	bd80      	pop	{r7, pc}
 8005526:	46c0      	nop			; (mov r8, r8)
 8005528:	40021800 	.word	0x40021800

0800552c <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005534:	4b04      	ldr	r3, [pc, #16]	; (8005548 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8005536:	6859      	ldr	r1, [r3, #4]
 8005538:	4b03      	ldr	r3, [pc, #12]	; (8005548 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	430a      	orrs	r2, r1
 800553e:	605a      	str	r2, [r3, #4]
}
 8005540:	46c0      	nop			; (mov r8, r8)
 8005542:	46bd      	mov	sp, r7
 8005544:	b002      	add	sp, #8
 8005546:	bd80      	pop	{r7, pc}
 8005548:	40021800 	.word	0x40021800

0800554c <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005554:	4b05      	ldr	r3, [pc, #20]	; (800556c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	43d9      	mvns	r1, r3
 800555c:	4b03      	ldr	r3, [pc, #12]	; (800556c <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800555e:	400a      	ands	r2, r1
 8005560:	605a      	str	r2, [r3, #4]
}
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	46bd      	mov	sp, r7
 8005566:	b002      	add	sp, #8
 8005568:	bd80      	pop	{r7, pc}
 800556a:	46c0      	nop			; (mov r8, r8)
 800556c:	40021800 	.word	0x40021800

08005570 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8005578:	4b03      	ldr	r3, [pc, #12]	; (8005588 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	611a      	str	r2, [r3, #16]
}
 800557e:	46c0      	nop			; (mov r8, r8)
 8005580:	46bd      	mov	sp, r7
 8005582:	b002      	add	sp, #8
 8005584:	bd80      	pop	{r7, pc}
 8005586:	46c0      	nop			; (mov r8, r8)
 8005588:	40021800 	.word	0x40021800

0800558c <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8005594:	4b03      	ldr	r3, [pc, #12]	; (80055a4 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	60da      	str	r2, [r3, #12]
}
 800559a:	46c0      	nop			; (mov r8, r8)
 800559c:	46bd      	mov	sp, r7
 800559e:	b002      	add	sp, #8
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	46c0      	nop			; (mov r8, r8)
 80055a4:	40021800 	.word	0x40021800

080055a8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b088      	sub	sp, #32
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80055b0:	2300      	movs	r3, #0
 80055b2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80055b4:	211f      	movs	r1, #31
 80055b6:	187b      	adds	r3, r7, r1
 80055b8:	2200      	movs	r2, #0
 80055ba:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d103      	bne.n	80055ca <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 80055c2:	187b      	adds	r3, r7, r1
 80055c4:	2201      	movs	r2, #1
 80055c6:	701a      	strb	r2, [r3, #0]
 80055c8:	e13d      	b.n	8005846 <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	0fdb      	lsrs	r3, r3, #31
 80055d2:	07da      	lsls	r2, r3, #31
 80055d4:	2380      	movs	r3, #128	; 0x80
 80055d6:	061b      	lsls	r3, r3, #24
 80055d8:	429a      	cmp	r2, r3
 80055da:	d104      	bne.n	80055e6 <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 80055dc:	231f      	movs	r3, #31
 80055de:	18fb      	adds	r3, r7, r3
 80055e0:	2201      	movs	r2, #1
 80055e2:	701a      	strb	r2, [r3, #0]
 80055e4:	e12f      	b.n	8005846 <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2229      	movs	r2, #41	; 0x29
 80055ea:	5c9b      	ldrb	r3, [r3, r2]
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10a      	bne.n	8005608 <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2228      	movs	r2, #40	; 0x28
 80055f6:	2100      	movs	r1, #0
 80055f8:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	0018      	movs	r0, r3
 8005604:	f7ff fa10 	bl	8004a28 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2230      	movs	r2, #48	; 0x30
 8005610:	4013      	ands	r3, r2
 8005612:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	699b      	ldr	r3, [r3, #24]
 8005628:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	69db      	ldr	r3, [r3, #28]
 800562e:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a85      	ldr	r2, [pc, #532]	; (8005854 <HAL_COMP_Init+0x2ac>)
 8005640:	4013      	ands	r3, r2
 8005642:	0019      	movs	r1, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	430a      	orrs	r2, r1
 800564c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	2380      	movs	r3, #128	; 0x80
 8005654:	011b      	lsls	r3, r3, #4
 8005656:	429a      	cmp	r2, r3
 8005658:	d10d      	bne.n	8005676 <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800565a:	4b7f      	ldr	r3, [pc, #508]	; (8005858 <HAL_COMP_Init+0x2b0>)
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	4b7e      	ldr	r3, [pc, #504]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005660:	497e      	ldr	r1, [pc, #504]	; (800585c <HAL_COMP_Init+0x2b4>)
 8005662:	400a      	ands	r2, r1
 8005664:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8005666:	4b7c      	ldr	r3, [pc, #496]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	4b7b      	ldr	r3, [pc, #492]	; (8005858 <HAL_COMP_Init+0x2b0>)
 800566c:	2180      	movs	r1, #128	; 0x80
 800566e:	0109      	lsls	r1, r1, #4
 8005670:	430a      	orrs	r2, r1
 8005672:	605a      	str	r2, [r3, #4]
 8005674:	e01f      	b.n	80056b6 <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	23c0      	movs	r3, #192	; 0xc0
 800567c:	015b      	lsls	r3, r3, #5
 800567e:	429a      	cmp	r2, r3
 8005680:	d10d      	bne.n	800569e <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8005682:	4b75      	ldr	r3, [pc, #468]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	4b74      	ldr	r3, [pc, #464]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005688:	2180      	movs	r1, #128	; 0x80
 800568a:	0109      	lsls	r1, r1, #4
 800568c:	430a      	orrs	r2, r1
 800568e:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8005690:	4b71      	ldr	r3, [pc, #452]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	4b70      	ldr	r3, [pc, #448]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005696:	4971      	ldr	r1, [pc, #452]	; (800585c <HAL_COMP_Init+0x2b4>)
 8005698:	400a      	ands	r2, r1
 800569a:	605a      	str	r2, [r3, #4]
 800569c:	e00b      	b.n	80056b6 <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800569e:	4b6e      	ldr	r3, [pc, #440]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	4b6d      	ldr	r3, [pc, #436]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056a4:	496d      	ldr	r1, [pc, #436]	; (800585c <HAL_COMP_Init+0x2b4>)
 80056a6:	400a      	ands	r2, r1
 80056a8:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80056aa:	4b6b      	ldr	r3, [pc, #428]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	4b6a      	ldr	r3, [pc, #424]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056b0:	496a      	ldr	r1, [pc, #424]	; (800585c <HAL_COMP_Init+0x2b4>)
 80056b2:	400a      	ands	r2, r1
 80056b4:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	22a0      	movs	r2, #160	; 0xa0
 80056bc:	01d2      	lsls	r2, r2, #7
 80056be:	4293      	cmp	r3, r2
 80056c0:	d017      	beq.n	80056f2 <HAL_COMP_Init+0x14a>
 80056c2:	22a0      	movs	r2, #160	; 0xa0
 80056c4:	01d2      	lsls	r2, r2, #7
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d830      	bhi.n	800572c <HAL_COMP_Init+0x184>
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d01f      	beq.n	800570e <HAL_COMP_Init+0x166>
 80056ce:	2280      	movs	r2, #128	; 0x80
 80056d0:	01d2      	lsls	r2, r2, #7
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d12a      	bne.n	800572c <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80056d6:	4b60      	ldr	r3, [pc, #384]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	4b5f      	ldr	r3, [pc, #380]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056dc:	2180      	movs	r1, #128	; 0x80
 80056de:	01c9      	lsls	r1, r1, #7
 80056e0:	430a      	orrs	r2, r1
 80056e2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80056e4:	4b5c      	ldr	r3, [pc, #368]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	4b5b      	ldr	r3, [pc, #364]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056ea:	495d      	ldr	r1, [pc, #372]	; (8005860 <HAL_COMP_Init+0x2b8>)
 80056ec:	400a      	ands	r2, r1
 80056ee:	605a      	str	r2, [r3, #4]
        break;
 80056f0:	e029      	b.n	8005746 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80056f2:	4b59      	ldr	r3, [pc, #356]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	4b58      	ldr	r3, [pc, #352]	; (8005858 <HAL_COMP_Init+0x2b0>)
 80056f8:	4959      	ldr	r1, [pc, #356]	; (8005860 <HAL_COMP_Init+0x2b8>)
 80056fa:	400a      	ands	r2, r1
 80056fc:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80056fe:	4b56      	ldr	r3, [pc, #344]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	4b55      	ldr	r3, [pc, #340]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005704:	2180      	movs	r1, #128	; 0x80
 8005706:	01c9      	lsls	r1, r1, #7
 8005708:	430a      	orrs	r2, r1
 800570a:	605a      	str	r2, [r3, #4]
        break;
 800570c:	e01b      	b.n	8005746 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800570e:	4b52      	ldr	r3, [pc, #328]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	4b51      	ldr	r3, [pc, #324]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005714:	2180      	movs	r1, #128	; 0x80
 8005716:	01c9      	lsls	r1, r1, #7
 8005718:	430a      	orrs	r2, r1
 800571a:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 800571c:	4b4e      	ldr	r3, [pc, #312]	; (8005858 <HAL_COMP_Init+0x2b0>)
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	4b4d      	ldr	r3, [pc, #308]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005722:	2180      	movs	r1, #128	; 0x80
 8005724:	01c9      	lsls	r1, r1, #7
 8005726:	430a      	orrs	r2, r1
 8005728:	605a      	str	r2, [r3, #4]
        break;
 800572a:	e00c      	b.n	8005746 <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800572c:	4b4a      	ldr	r3, [pc, #296]	; (8005858 <HAL_COMP_Init+0x2b0>)
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	4b49      	ldr	r3, [pc, #292]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005732:	494b      	ldr	r1, [pc, #300]	; (8005860 <HAL_COMP_Init+0x2b8>)
 8005734:	400a      	ands	r2, r1
 8005736:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005738:	4b47      	ldr	r3, [pc, #284]	; (8005858 <HAL_COMP_Init+0x2b0>)
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	4b46      	ldr	r3, [pc, #280]	; (8005858 <HAL_COMP_Init+0x2b0>)
 800573e:	4948      	ldr	r1, [pc, #288]	; (8005860 <HAL_COMP_Init+0x2b8>)
 8005740:	400a      	ands	r2, r1
 8005742:	605a      	str	r2, [r3, #4]
        break;
 8005744:	46c0      	nop			; (mov r8, r8)
    }
#endif

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2230      	movs	r2, #48	; 0x30
 800574e:	4013      	ands	r3, r2
 8005750:	d016      	beq.n	8005780 <HAL_COMP_Init+0x1d8>
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d113      	bne.n	8005780 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005758:	4b42      	ldr	r3, [pc, #264]	; (8005864 <HAL_COMP_Init+0x2bc>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4942      	ldr	r1, [pc, #264]	; (8005868 <HAL_COMP_Init+0x2c0>)
 800575e:	0018      	movs	r0, r3
 8005760:	f7fa fcd0 	bl	8000104 <__udivsi3>
 8005764:	0003      	movs	r3, r0
 8005766:	001a      	movs	r2, r3
 8005768:	0013      	movs	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	189b      	adds	r3, r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8005772:	e002      	b.n	800577a <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	3b01      	subs	r3, #1
 8005778:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1f9      	bne.n	8005774 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a34      	ldr	r2, [pc, #208]	; (8005858 <HAL_COMP_Init+0x2b0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d102      	bne.n	8005790 <HAL_COMP_Init+0x1e8>
 800578a:	2380      	movs	r3, #128	; 0x80
 800578c:	029b      	lsls	r3, r3, #10
 800578e:	e001      	b.n	8005794 <HAL_COMP_Init+0x1ec>
 8005790:	2380      	movs	r3, #128	; 0x80
 8005792:	02db      	lsls	r3, r3, #11
 8005794:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	2203      	movs	r2, #3
 800579c:	4013      	ands	r3, r2
 800579e:	d040      	beq.n	8005822 <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a4:	2210      	movs	r2, #16
 80057a6:	4013      	ands	r3, r2
 80057a8:	d004      	beq.n	80057b4 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	0018      	movs	r0, r3
 80057ae:	f7ff fe9b 	bl	80054e8 <LL_EXTI_EnableRisingTrig_0_31>
 80057b2:	e003      	b.n	80057bc <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	0018      	movs	r0, r3
 80057b8:	f7ff fea6 	bl	8005508 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	2220      	movs	r2, #32
 80057c2:	4013      	ands	r3, r2
 80057c4:	d004      	beq.n	80057d0 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	0018      	movs	r0, r3
 80057ca:	f7ff feaf 	bl	800552c <LL_EXTI_EnableFallingTrig_0_31>
 80057ce:	e003      	b.n	80057d8 <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	0018      	movs	r0, r3
 80057d4:	f7ff feba 	bl	800554c <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	0018      	movs	r0, r3
 80057dc:	f7ff fed6 	bl	800558c <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	0018      	movs	r0, r3
 80057e4:	f7ff fec4 	bl	8005570 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	2202      	movs	r2, #2
 80057ee:	4013      	ands	r3, r2
 80057f0:	d004      	beq.n	80057fc <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	0018      	movs	r0, r3
 80057f6:	f7ff fe51 	bl	800549c <LL_EXTI_EnableEvent_0_31>
 80057fa:	e003      	b.n	8005804 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	0018      	movs	r0, r3
 8005800:	f7ff fe5e 	bl	80054c0 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005808:	2201      	movs	r2, #1
 800580a:	4013      	ands	r3, r2
 800580c:	d004      	beq.n	8005818 <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	0018      	movs	r0, r3
 8005812:	f7ff fe1d 	bl	8005450 <LL_EXTI_EnableIT_0_31>
 8005816:	e00c      	b.n	8005832 <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	0018      	movs	r0, r3
 800581c:	f7ff fe2a 	bl	8005474 <LL_EXTI_DisableIT_0_31>
 8005820:	e007      	b.n	8005832 <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	0018      	movs	r0, r3
 8005826:	f7ff fe4b 	bl	80054c0 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	0018      	movs	r0, r3
 800582e:	f7ff fe21 	bl	8005474 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2229      	movs	r2, #41	; 0x29
 8005836:	5c9b      	ldrb	r3, [r3, r2]
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d103      	bne.n	8005846 <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2229      	movs	r2, #41	; 0x29
 8005842:	2101      	movs	r1, #1
 8005844:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005846:	231f      	movs	r3, #31
 8005848:	18fb      	adds	r3, r7, r3
 800584a:	781b      	ldrb	r3, [r3, #0]
}
 800584c:	0018      	movs	r0, r3
 800584e:	46bd      	mov	sp, r7
 8005850:	b008      	add	sp, #32
 8005852:	bd80      	pop	{r7, pc}
 8005854:	fe00740f 	.word	0xfe00740f
 8005858:	40010200 	.word	0x40010200
 800585c:	fffff7ff 	.word	0xfffff7ff
 8005860:	ffffbfff 	.word	0xffffbfff
 8005864:	20003134 	.word	0x20003134
 8005868:	00030d40 	.word	0x00030d40

0800586c <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8005874:	2300      	movs	r3, #0
 8005876:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005878:	210f      	movs	r1, #15
 800587a:	187b      	adds	r3, r7, r1
 800587c:	2200      	movs	r2, #0
 800587e:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d103      	bne.n	800588e <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 8005886:	187b      	adds	r3, r7, r1
 8005888:	2201      	movs	r2, #1
 800588a:	701a      	strb	r2, [r3, #0]
 800588c:	e034      	b.n	80058f8 <HAL_COMP_Start+0x8c>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	0fdb      	lsrs	r3, r3, #31
 8005896:	07da      	lsls	r2, r3, #31
 8005898:	2380      	movs	r3, #128	; 0x80
 800589a:	061b      	lsls	r3, r3, #24
 800589c:	429a      	cmp	r2, r3
 800589e:	d104      	bne.n	80058aa <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 80058a0:	230f      	movs	r3, #15
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	2201      	movs	r2, #1
 80058a6:	701a      	strb	r2, [r3, #0]
 80058a8:	e026      	b.n	80058f8 <HAL_COMP_Start+0x8c>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2229      	movs	r2, #41	; 0x29
 80058ae:	5c9b      	ldrb	r3, [r3, r2]
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d11c      	bne.n	80058f0 <HAL_COMP_Start+0x84>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2101      	movs	r1, #1
 80058c2:	430a      	orrs	r2, r1
 80058c4:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2229      	movs	r2, #41	; 0x29
 80058ca:	2102      	movs	r1, #2
 80058cc:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80058ce:	4b0e      	ldr	r3, [pc, #56]	; (8005908 <HAL_COMP_Start+0x9c>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	490e      	ldr	r1, [pc, #56]	; (800590c <HAL_COMP_Start+0xa0>)
 80058d4:	0018      	movs	r0, r3
 80058d6:	f7fa fc15 	bl	8000104 <__udivsi3>
 80058da:	0003      	movs	r3, r0
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80058e0:	e002      	b.n	80058e8 <HAL_COMP_Start+0x7c>
      {
        wait_loop_index--;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	3b01      	subs	r3, #1
 80058e6:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1f9      	bne.n	80058e2 <HAL_COMP_Start+0x76>
 80058ee:	e003      	b.n	80058f8 <HAL_COMP_Start+0x8c>
      }
    }
    else
    {
      status = HAL_ERROR;
 80058f0:	230f      	movs	r3, #15
 80058f2:	18fb      	adds	r3, r7, r3
 80058f4:	2201      	movs	r2, #1
 80058f6:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80058f8:	230f      	movs	r3, #15
 80058fa:	18fb      	adds	r3, r7, r3
 80058fc:	781b      	ldrb	r3, [r3, #0]
}
 80058fe:	0018      	movs	r0, r3
 8005900:	46bd      	mov	sp, r7
 8005902:	b004      	add	sp, #16
 8005904:	bd80      	pop	{r7, pc}
 8005906:	46c0      	nop			; (mov r8, r8)
 8005908:	20003134 	.word	0x20003134
 800590c:	00030d40 	.word	0x00030d40

08005910 <__NVIC_EnableIRQ>:
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	0002      	movs	r2, r0
 8005918:	1dfb      	adds	r3, r7, #7
 800591a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800591c:	1dfb      	adds	r3, r7, #7
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	2b7f      	cmp	r3, #127	; 0x7f
 8005922:	d809      	bhi.n	8005938 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005924:	1dfb      	adds	r3, r7, #7
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	001a      	movs	r2, r3
 800592a:	231f      	movs	r3, #31
 800592c:	401a      	ands	r2, r3
 800592e:	4b04      	ldr	r3, [pc, #16]	; (8005940 <__NVIC_EnableIRQ+0x30>)
 8005930:	2101      	movs	r1, #1
 8005932:	4091      	lsls	r1, r2
 8005934:	000a      	movs	r2, r1
 8005936:	601a      	str	r2, [r3, #0]
}
 8005938:	46c0      	nop			; (mov r8, r8)
 800593a:	46bd      	mov	sp, r7
 800593c:	b002      	add	sp, #8
 800593e:	bd80      	pop	{r7, pc}
 8005940:	e000e100 	.word	0xe000e100

08005944 <__NVIC_SetPriority>:
{
 8005944:	b590      	push	{r4, r7, lr}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	0002      	movs	r2, r0
 800594c:	6039      	str	r1, [r7, #0]
 800594e:	1dfb      	adds	r3, r7, #7
 8005950:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005952:	1dfb      	adds	r3, r7, #7
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	2b7f      	cmp	r3, #127	; 0x7f
 8005958:	d828      	bhi.n	80059ac <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800595a:	4a2f      	ldr	r2, [pc, #188]	; (8005a18 <__NVIC_SetPriority+0xd4>)
 800595c:	1dfb      	adds	r3, r7, #7
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	b25b      	sxtb	r3, r3
 8005962:	089b      	lsrs	r3, r3, #2
 8005964:	33c0      	adds	r3, #192	; 0xc0
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	589b      	ldr	r3, [r3, r2]
 800596a:	1dfa      	adds	r2, r7, #7
 800596c:	7812      	ldrb	r2, [r2, #0]
 800596e:	0011      	movs	r1, r2
 8005970:	2203      	movs	r2, #3
 8005972:	400a      	ands	r2, r1
 8005974:	00d2      	lsls	r2, r2, #3
 8005976:	21ff      	movs	r1, #255	; 0xff
 8005978:	4091      	lsls	r1, r2
 800597a:	000a      	movs	r2, r1
 800597c:	43d2      	mvns	r2, r2
 800597e:	401a      	ands	r2, r3
 8005980:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	019b      	lsls	r3, r3, #6
 8005986:	22ff      	movs	r2, #255	; 0xff
 8005988:	401a      	ands	r2, r3
 800598a:	1dfb      	adds	r3, r7, #7
 800598c:	781b      	ldrb	r3, [r3, #0]
 800598e:	0018      	movs	r0, r3
 8005990:	2303      	movs	r3, #3
 8005992:	4003      	ands	r3, r0
 8005994:	00db      	lsls	r3, r3, #3
 8005996:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005998:	481f      	ldr	r0, [pc, #124]	; (8005a18 <__NVIC_SetPriority+0xd4>)
 800599a:	1dfb      	adds	r3, r7, #7
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	b25b      	sxtb	r3, r3
 80059a0:	089b      	lsrs	r3, r3, #2
 80059a2:	430a      	orrs	r2, r1
 80059a4:	33c0      	adds	r3, #192	; 0xc0
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	501a      	str	r2, [r3, r0]
}
 80059aa:	e031      	b.n	8005a10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80059ac:	4a1b      	ldr	r2, [pc, #108]	; (8005a1c <__NVIC_SetPriority+0xd8>)
 80059ae:	1dfb      	adds	r3, r7, #7
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	0019      	movs	r1, r3
 80059b4:	230f      	movs	r3, #15
 80059b6:	400b      	ands	r3, r1
 80059b8:	3b08      	subs	r3, #8
 80059ba:	089b      	lsrs	r3, r3, #2
 80059bc:	3306      	adds	r3, #6
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	18d3      	adds	r3, r2, r3
 80059c2:	3304      	adds	r3, #4
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	1dfa      	adds	r2, r7, #7
 80059c8:	7812      	ldrb	r2, [r2, #0]
 80059ca:	0011      	movs	r1, r2
 80059cc:	2203      	movs	r2, #3
 80059ce:	400a      	ands	r2, r1
 80059d0:	00d2      	lsls	r2, r2, #3
 80059d2:	21ff      	movs	r1, #255	; 0xff
 80059d4:	4091      	lsls	r1, r2
 80059d6:	000a      	movs	r2, r1
 80059d8:	43d2      	mvns	r2, r2
 80059da:	401a      	ands	r2, r3
 80059dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	019b      	lsls	r3, r3, #6
 80059e2:	22ff      	movs	r2, #255	; 0xff
 80059e4:	401a      	ands	r2, r3
 80059e6:	1dfb      	adds	r3, r7, #7
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	0018      	movs	r0, r3
 80059ec:	2303      	movs	r3, #3
 80059ee:	4003      	ands	r3, r0
 80059f0:	00db      	lsls	r3, r3, #3
 80059f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80059f4:	4809      	ldr	r0, [pc, #36]	; (8005a1c <__NVIC_SetPriority+0xd8>)
 80059f6:	1dfb      	adds	r3, r7, #7
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	001c      	movs	r4, r3
 80059fc:	230f      	movs	r3, #15
 80059fe:	4023      	ands	r3, r4
 8005a00:	3b08      	subs	r3, #8
 8005a02:	089b      	lsrs	r3, r3, #2
 8005a04:	430a      	orrs	r2, r1
 8005a06:	3306      	adds	r3, #6
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	18c3      	adds	r3, r0, r3
 8005a0c:	3304      	adds	r3, #4
 8005a0e:	601a      	str	r2, [r3, #0]
}
 8005a10:	46c0      	nop			; (mov r8, r8)
 8005a12:	46bd      	mov	sp, r7
 8005a14:	b003      	add	sp, #12
 8005a16:	bd90      	pop	{r4, r7, pc}
 8005a18:	e000e100 	.word	0xe000e100
 8005a1c:	e000ed00 	.word	0xe000ed00

08005a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	1e5a      	subs	r2, r3, #1
 8005a2c:	2380      	movs	r3, #128	; 0x80
 8005a2e:	045b      	lsls	r3, r3, #17
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d301      	bcc.n	8005a38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a34:	2301      	movs	r3, #1
 8005a36:	e010      	b.n	8005a5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a38:	4b0a      	ldr	r3, [pc, #40]	; (8005a64 <SysTick_Config+0x44>)
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	3a01      	subs	r2, #1
 8005a3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a40:	2301      	movs	r3, #1
 8005a42:	425b      	negs	r3, r3
 8005a44:	2103      	movs	r1, #3
 8005a46:	0018      	movs	r0, r3
 8005a48:	f7ff ff7c 	bl	8005944 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a4c:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <SysTick_Config+0x44>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a52:	4b04      	ldr	r3, [pc, #16]	; (8005a64 <SysTick_Config+0x44>)
 8005a54:	2207      	movs	r2, #7
 8005a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	0018      	movs	r0, r3
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	b002      	add	sp, #8
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	46c0      	nop			; (mov r8, r8)
 8005a64:	e000e010 	.word	0xe000e010

08005a68 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60b9      	str	r1, [r7, #8]
 8005a70:	607a      	str	r2, [r7, #4]
 8005a72:	210f      	movs	r1, #15
 8005a74:	187b      	adds	r3, r7, r1
 8005a76:	1c02      	adds	r2, r0, #0
 8005a78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	187b      	adds	r3, r7, r1
 8005a7e:	781b      	ldrb	r3, [r3, #0]
 8005a80:	b25b      	sxtb	r3, r3
 8005a82:	0011      	movs	r1, r2
 8005a84:	0018      	movs	r0, r3
 8005a86:	f7ff ff5d 	bl	8005944 <__NVIC_SetPriority>
}
 8005a8a:	46c0      	nop			; (mov r8, r8)
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	b004      	add	sp, #16
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b082      	sub	sp, #8
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	0002      	movs	r2, r0
 8005a9a:	1dfb      	adds	r3, r7, #7
 8005a9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a9e:	1dfb      	adds	r3, r7, #7
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	b25b      	sxtb	r3, r3
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	f7ff ff33 	bl	8005910 <__NVIC_EnableIRQ>
}
 8005aaa:	46c0      	nop			; (mov r8, r8)
 8005aac:	46bd      	mov	sp, r7
 8005aae:	b002      	add	sp, #8
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b082      	sub	sp, #8
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f7ff ffaf 	bl	8005a20 <SysTick_Config>
 8005ac2:	0003      	movs	r3, r0
}
 8005ac4:	0018      	movs	r0, r3
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	b002      	add	sp, #8
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e077      	b.n	8005bce <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a3d      	ldr	r2, [pc, #244]	; (8005bd8 <HAL_DMA_Init+0x10c>)
 8005ae4:	4694      	mov	ip, r2
 8005ae6:	4463      	add	r3, ip
 8005ae8:	2114      	movs	r1, #20
 8005aea:	0018      	movs	r0, r3
 8005aec:	f7fa fb0a 	bl	8000104 <__udivsi3>
 8005af0:	0003      	movs	r3, r0
 8005af2:	009a      	lsls	r2, r3, #2
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2225      	movs	r2, #37	; 0x25
 8005afc:	2102      	movs	r1, #2
 8005afe:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4934      	ldr	r1, [pc, #208]	; (8005bdc <HAL_DMA_Init+0x110>)
 8005b0c:	400a      	ands	r2, r1
 8005b0e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6819      	ldr	r1, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689a      	ldr	r2, [r3, #8]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	431a      	orrs	r2, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	431a      	orrs	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	431a      	orrs	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	431a      	orrs	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	431a      	orrs	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	431a      	orrs	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	0018      	movs	r0, r3
 8005b4a:	f000 fa37 	bl	8005fbc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	689a      	ldr	r2, [r3, #8]
 8005b52:	2380      	movs	r3, #128	; 0x80
 8005b54:	01db      	lsls	r3, r3, #7
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d102      	bne.n	8005b60 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b68:	213f      	movs	r1, #63	; 0x3f
 8005b6a:	400a      	ands	r2, r1
 8005b6c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005b76:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d011      	beq.n	8005ba4 <HAL_DMA_Init+0xd8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	2b04      	cmp	r3, #4
 8005b86:	d80d      	bhi.n	8005ba4 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	0018      	movs	r0, r3
 8005b8c:	f000 fa42 	bl	8006014 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b94:	2200      	movs	r2, #0
 8005b96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005ba0:	605a      	str	r2, [r3, #4]
 8005ba2:	e008      	b.n	8005bb6 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2225      	movs	r2, #37	; 0x25
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2224      	movs	r2, #36	; 0x24
 8005bc8:	2100      	movs	r1, #0
 8005bca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	0018      	movs	r0, r3
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	b002      	add	sp, #8
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	46c0      	nop			; (mov r8, r8)
 8005bd8:	bffdfff8 	.word	0xbffdfff8
 8005bdc:	ffff800f 	.word	0xffff800f

08005be0 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b086      	sub	sp, #24
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]
 8005bec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bee:	2317      	movs	r3, #23
 8005bf0:	18fb      	adds	r3, r7, r3
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2224      	movs	r2, #36	; 0x24
 8005bfa:	5c9b      	ldrb	r3, [r3, r2]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <HAL_DMA_Start_IT+0x24>
 8005c00:	2302      	movs	r3, #2
 8005c02:	e06f      	b.n	8005ce4 <HAL_DMA_Start_IT+0x104>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2224      	movs	r2, #36	; 0x24
 8005c08:	2101      	movs	r1, #1
 8005c0a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2225      	movs	r2, #37	; 0x25
 8005c10:	5c9b      	ldrb	r3, [r3, r2]
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d157      	bne.n	8005cc8 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2225      	movs	r2, #37	; 0x25
 8005c1c:	2102      	movs	r1, #2
 8005c1e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2101      	movs	r1, #1
 8005c32:	438a      	bics	r2, r1
 8005c34:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f000 f97d 	bl	8005f3c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d008      	beq.n	8005c5c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	210e      	movs	r1, #14
 8005c56:	430a      	orrs	r2, r1
 8005c58:	601a      	str	r2, [r3, #0]
 8005c5a:	e00f      	b.n	8005c7c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2104      	movs	r1, #4
 8005c68:	438a      	bics	r2, r1
 8005c6a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	210a      	movs	r1, #10
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	2380      	movs	r3, #128	; 0x80
 8005c84:	025b      	lsls	r3, r3, #9
 8005c86:	4013      	ands	r3, r2
 8005c88:	d008      	beq.n	8005c9c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c94:	2180      	movs	r1, #128	; 0x80
 8005c96:	0049      	lsls	r1, r1, #1
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d008      	beq.n	8005cb6 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cae:	2180      	movs	r1, #128	; 0x80
 8005cb0:	0049      	lsls	r1, r1, #1
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2101      	movs	r1, #1
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	e00a      	b.n	8005cde <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2280      	movs	r2, #128	; 0x80
 8005ccc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2224      	movs	r2, #36	; 0x24
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005cd6:	2317      	movs	r3, #23
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	2201      	movs	r2, #1
 8005cdc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005cde:	2317      	movs	r3, #23
 8005ce0:	18fb      	adds	r3, r7, r3
 8005ce2:	781b      	ldrb	r3, [r3, #0]
}
 8005ce4:	0018      	movs	r0, r3
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	b006      	add	sp, #24
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cf4:	210f      	movs	r1, #15
 8005cf6:	187b      	adds	r3, r7, r1
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2225      	movs	r2, #37	; 0x25
 8005d00:	5c9b      	ldrb	r3, [r3, r2]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d006      	beq.n	8005d16 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2204      	movs	r2, #4
 8005d0c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005d0e:	187b      	adds	r3, r7, r1
 8005d10:	2201      	movs	r2, #1
 8005d12:	701a      	strb	r2, [r3, #0]
 8005d14:	e049      	b.n	8005daa <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	210e      	movs	r1, #14
 8005d22:	438a      	bics	r2, r1
 8005d24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2101      	movs	r1, #1
 8005d32:	438a      	bics	r2, r1
 8005d34:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d40:	491d      	ldr	r1, [pc, #116]	; (8005db8 <HAL_DMA_Abort_IT+0xcc>)
 8005d42:	400a      	ands	r2, r1
 8005d44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005d46:	4b1d      	ldr	r3, [pc, #116]	; (8005dbc <HAL_DMA_Abort_IT+0xd0>)
 8005d48:	6859      	ldr	r1, [r3, #4]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4e:	221c      	movs	r2, #28
 8005d50:	4013      	ands	r3, r2
 8005d52:	2201      	movs	r2, #1
 8005d54:	409a      	lsls	r2, r3
 8005d56:	4b19      	ldr	r3, [pc, #100]	; (8005dbc <HAL_DMA_Abort_IT+0xd0>)
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	605a      	str	r2, [r3, #4]
#endif

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005d64:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00c      	beq.n	8005d88 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d78:	490f      	ldr	r1, [pc, #60]	; (8005db8 <HAL_DMA_Abort_IT+0xcc>)
 8005d7a:	400a      	ands	r2, r1
 8005d7c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005d86:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2225      	movs	r2, #37	; 0x25
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2224      	movs	r2, #36	; 0x24
 8005d94:	2100      	movs	r1, #0
 8005d96:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d004      	beq.n	8005daa <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	0010      	movs	r0, r2
 8005da8:	4798      	blx	r3
    }
  }
  return status;
 8005daa:	230f      	movs	r3, #15
 8005dac:	18fb      	adds	r3, r7, r3
 8005dae:	781b      	ldrb	r3, [r3, #0]
}
 8005db0:	0018      	movs	r0, r3
 8005db2:	46bd      	mov	sp, r7
 8005db4:	b004      	add	sp, #16
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	fffffeff 	.word	0xfffffeff
 8005dbc:	40020000 	.word	0x40020000

08005dc0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005dc8:	4b55      	ldr	r3, [pc, #340]	; (8005f20 <HAL_DMA_IRQHandler+0x160>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t source_it = hdma->Instance->CCR;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dda:	221c      	movs	r2, #28
 8005ddc:	4013      	ands	r3, r2
 8005dde:	2204      	movs	r2, #4
 8005de0:	409a      	lsls	r2, r3
 8005de2:	0013      	movs	r3, r2
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	4013      	ands	r3, r2
 8005de8:	d027      	beq.n	8005e3a <HAL_DMA_IRQHandler+0x7a>
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	2204      	movs	r2, #4
 8005dee:	4013      	ands	r3, r2
 8005df0:	d023      	beq.n	8005e3a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	d107      	bne.n	8005e0e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2104      	movs	r1, #4
 8005e0a:	438a      	bics	r2, r1
 8005e0c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005e0e:	4b44      	ldr	r3, [pc, #272]	; (8005f20 <HAL_DMA_IRQHandler+0x160>)
 8005e10:	6859      	ldr	r1, [r3, #4]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e16:	221c      	movs	r2, #28
 8005e18:	4013      	ands	r3, r2
 8005e1a:	2204      	movs	r2, #4
 8005e1c:	409a      	lsls	r2, r3
 8005e1e:	4b40      	ldr	r3, [pc, #256]	; (8005f20 <HAL_DMA_IRQHandler+0x160>)
 8005e20:	430a      	orrs	r2, r1
 8005e22:	605a      	str	r2, [r3, #4]
#endif

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d100      	bne.n	8005e2e <HAL_DMA_IRQHandler+0x6e>
 8005e2c:	e073      	b.n	8005f16 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	0010      	movs	r0, r2
 8005e36:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005e38:	e06d      	b.n	8005f16 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3e:	221c      	movs	r2, #28
 8005e40:	4013      	ands	r3, r2
 8005e42:	2202      	movs	r2, #2
 8005e44:	409a      	lsls	r2, r3
 8005e46:	0013      	movs	r3, r2
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	d02e      	beq.n	8005eac <HAL_DMA_IRQHandler+0xec>
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	2202      	movs	r2, #2
 8005e52:	4013      	ands	r3, r2
 8005e54:	d02a      	beq.n	8005eac <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	4013      	ands	r3, r2
 8005e60:	d10b      	bne.n	8005e7a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	210a      	movs	r1, #10
 8005e6e:	438a      	bics	r2, r1
 8005e70:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2225      	movs	r2, #37	; 0x25
 8005e76:	2101      	movs	r1, #1
 8005e78:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005e7a:	4b29      	ldr	r3, [pc, #164]	; (8005f20 <HAL_DMA_IRQHandler+0x160>)
 8005e7c:	6859      	ldr	r1, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e82:	221c      	movs	r2, #28
 8005e84:	4013      	ands	r3, r2
 8005e86:	2202      	movs	r2, #2
 8005e88:	409a      	lsls	r2, r3
 8005e8a:	4b25      	ldr	r3, [pc, #148]	; (8005f20 <HAL_DMA_IRQHandler+0x160>)
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2224      	movs	r2, #36	; 0x24
 8005e94:	2100      	movs	r1, #0
 8005e96:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d03a      	beq.n	8005f16 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	0010      	movs	r0, r2
 8005ea8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005eaa:	e034      	b.n	8005f16 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb0:	221c      	movs	r2, #28
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	2208      	movs	r2, #8
 8005eb6:	409a      	lsls	r2, r3
 8005eb8:	0013      	movs	r3, r2
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	d02b      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x158>
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	2208      	movs	r2, #8
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	d027      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	210e      	movs	r1, #14
 8005ed4:	438a      	bics	r2, r1
 8005ed6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005ed8:	4b11      	ldr	r3, [pc, #68]	; (8005f20 <HAL_DMA_IRQHandler+0x160>)
 8005eda:	6859      	ldr	r1, [r3, #4]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee0:	221c      	movs	r2, #28
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	409a      	lsls	r2, r3
 8005ee8:	4b0d      	ldr	r3, [pc, #52]	; (8005f20 <HAL_DMA_IRQHandler+0x160>)
 8005eea:	430a      	orrs	r2, r1
 8005eec:	605a      	str	r2, [r3, #4]
#endif

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2225      	movs	r2, #37	; 0x25
 8005ef8:	2101      	movs	r1, #1
 8005efa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2224      	movs	r2, #36	; 0x24
 8005f00:	2100      	movs	r1, #0
 8005f02:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d005      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	0010      	movs	r0, r2
 8005f14:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005f16:	46c0      	nop			; (mov r8, r8)
 8005f18:	46c0      	nop			; (mov r8, r8)
}
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	b004      	add	sp, #16
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	40020000 	.word	0x40020000

08005f24 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b082      	sub	sp, #8
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2225      	movs	r2, #37	; 0x25
 8005f30:	5c9b      	ldrb	r3, [r3, r2]
 8005f32:	b2db      	uxtb	r3, r3
}
 8005f34:	0018      	movs	r0, r3
 8005f36:	46bd      	mov	sp, r7
 8005f38:	b002      	add	sp, #8
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
 8005f48:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005f52:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d004      	beq.n	8005f66 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005f64:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005f66:	4b14      	ldr	r3, [pc, #80]	; (8005fb8 <DMA_SetConfig+0x7c>)
 8005f68:	6859      	ldr	r1, [r3, #4]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6e:	221c      	movs	r2, #28
 8005f70:	4013      	ands	r3, r2
 8005f72:	2201      	movs	r2, #1
 8005f74:	409a      	lsls	r2, r3
 8005f76:	4b10      	ldr	r3, [pc, #64]	; (8005fb8 <DMA_SetConfig+0x7c>)
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	605a      	str	r2, [r3, #4]
#endif

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	2b10      	cmp	r3, #16
 8005f8a:	d108      	bne.n	8005f9e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005f9c:	e007      	b.n	8005fae <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	60da      	str	r2, [r3, #12]
}
 8005fae:	46c0      	nop			; (mov r8, r8)
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	b004      	add	sp, #16
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	46c0      	nop			; (mov r8, r8)
 8005fb8:	40020000 	.word	0x40020000

08005fbc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc8:	089b      	lsrs	r3, r3, #2
 8005fca:	4a10      	ldr	r2, [pc, #64]	; (800600c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005fcc:	4694      	mov	ip, r2
 8005fce:	4463      	add	r3, ip
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	001a      	movs	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	001a      	movs	r2, r3
 8005fde:	23ff      	movs	r3, #255	; 0xff
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	3b08      	subs	r3, #8
 8005fe4:	2114      	movs	r1, #20
 8005fe6:	0018      	movs	r0, r3
 8005fe8:	f7fa f88c 	bl	8000104 <__udivsi3>
 8005fec:	0003      	movs	r3, r0
 8005fee:	60fb      	str	r3, [r7, #12]
#endif

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a07      	ldr	r2, [pc, #28]	; (8006010 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005ff4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	221f      	movs	r2, #31
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	409a      	lsls	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8006004:	46c0      	nop			; (mov r8, r8)
 8006006:	46bd      	mov	sp, r7
 8006008:	b004      	add	sp, #16
 800600a:	bd80      	pop	{r7, pc}
 800600c:	10008200 	.word	0x10008200
 8006010:	40020880 	.word	0x40020880

08006014 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	223f      	movs	r2, #63	; 0x3f
 8006022:	4013      	ands	r3, r2
 8006024:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	4a0a      	ldr	r2, [pc, #40]	; (8006054 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800602a:	4694      	mov	ip, r2
 800602c:	4463      	add	r3, ip
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	001a      	movs	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a07      	ldr	r2, [pc, #28]	; (8006058 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800603a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	3b01      	subs	r3, #1
 8006040:	2203      	movs	r2, #3
 8006042:	4013      	ands	r3, r2
 8006044:	2201      	movs	r2, #1
 8006046:	409a      	lsls	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800604c:	46c0      	nop			; (mov r8, r8)
 800604e:	46bd      	mov	sp, r7
 8006050:	b004      	add	sp, #16
 8006052:	bd80      	pop	{r7, pc}
 8006054:	1000823f 	.word	0x1000823f
 8006058:	40020940 	.word	0x40020940

0800605c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b086      	sub	sp, #24
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006066:	2300      	movs	r3, #0
 8006068:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800606a:	e147      	b.n	80062fc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2101      	movs	r1, #1
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	4091      	lsls	r1, r2
 8006076:	000a      	movs	r2, r1
 8006078:	4013      	ands	r3, r2
 800607a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d100      	bne.n	8006084 <HAL_GPIO_Init+0x28>
 8006082:	e138      	b.n	80062f6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d00b      	beq.n	80060a4 <HAL_GPIO_Init+0x48>
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	2b02      	cmp	r3, #2
 8006092:	d007      	beq.n	80060a4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006098:	2b11      	cmp	r3, #17
 800609a:	d003      	beq.n	80060a4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	2b12      	cmp	r3, #18
 80060a2:	d130      	bne.n	8006106 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	005b      	lsls	r3, r3, #1
 80060ae:	2203      	movs	r2, #3
 80060b0:	409a      	lsls	r2, r3
 80060b2:	0013      	movs	r3, r2
 80060b4:	43da      	mvns	r2, r3
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	4013      	ands	r3, r2
 80060ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	68da      	ldr	r2, [r3, #12]
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	409a      	lsls	r2, r3
 80060c6:	0013      	movs	r3, r2
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80060da:	2201      	movs	r2, #1
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	409a      	lsls	r2, r3
 80060e0:	0013      	movs	r3, r2
 80060e2:	43da      	mvns	r2, r3
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	4013      	ands	r3, r2
 80060e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	091b      	lsrs	r3, r3, #4
 80060f0:	2201      	movs	r2, #1
 80060f2:	401a      	ands	r2, r3
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	409a      	lsls	r2, r3
 80060f8:	0013      	movs	r3, r2
 80060fa:	693a      	ldr	r2, [r7, #16]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	005b      	lsls	r3, r3, #1
 8006110:	2203      	movs	r2, #3
 8006112:	409a      	lsls	r2, r3
 8006114:	0013      	movs	r3, r2
 8006116:	43da      	mvns	r2, r3
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	4013      	ands	r3, r2
 800611c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	689a      	ldr	r2, [r3, #8]
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	409a      	lsls	r2, r3
 8006128:	0013      	movs	r3, r2
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	4313      	orrs	r3, r2
 800612e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	693a      	ldr	r2, [r7, #16]
 8006134:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	2b02      	cmp	r3, #2
 800613c:	d003      	beq.n	8006146 <HAL_GPIO_Init+0xea>
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2b12      	cmp	r3, #18
 8006144:	d123      	bne.n	800618e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	08da      	lsrs	r2, r3, #3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	3208      	adds	r2, #8
 800614e:	0092      	lsls	r2, r2, #2
 8006150:	58d3      	ldr	r3, [r2, r3]
 8006152:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	2207      	movs	r2, #7
 8006158:	4013      	ands	r3, r2
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	220f      	movs	r2, #15
 800615e:	409a      	lsls	r2, r3
 8006160:	0013      	movs	r3, r2
 8006162:	43da      	mvns	r2, r3
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	4013      	ands	r3, r2
 8006168:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	691a      	ldr	r2, [r3, #16]
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2107      	movs	r1, #7
 8006172:	400b      	ands	r3, r1
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	409a      	lsls	r2, r3
 8006178:	0013      	movs	r3, r2
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	08da      	lsrs	r2, r3, #3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	3208      	adds	r2, #8
 8006188:	0092      	lsls	r2, r2, #2
 800618a:	6939      	ldr	r1, [r7, #16]
 800618c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	005b      	lsls	r3, r3, #1
 8006198:	2203      	movs	r2, #3
 800619a:	409a      	lsls	r2, r3
 800619c:	0013      	movs	r3, r2
 800619e:	43da      	mvns	r2, r3
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	4013      	ands	r3, r2
 80061a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	2203      	movs	r2, #3
 80061ac:	401a      	ands	r2, r3
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	005b      	lsls	r3, r3, #1
 80061b2:	409a      	lsls	r2, r3
 80061b4:	0013      	movs	r3, r2
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	685a      	ldr	r2, [r3, #4]
 80061c6:	2380      	movs	r3, #128	; 0x80
 80061c8:	055b      	lsls	r3, r3, #21
 80061ca:	4013      	ands	r3, r2
 80061cc:	d100      	bne.n	80061d0 <HAL_GPIO_Init+0x174>
 80061ce:	e092      	b.n	80062f6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80061d0:	4a50      	ldr	r2, [pc, #320]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	089b      	lsrs	r3, r3, #2
 80061d6:	3318      	adds	r3, #24
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	589b      	ldr	r3, [r3, r2]
 80061dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	2203      	movs	r2, #3
 80061e2:	4013      	ands	r3, r2
 80061e4:	00db      	lsls	r3, r3, #3
 80061e6:	220f      	movs	r2, #15
 80061e8:	409a      	lsls	r2, r3
 80061ea:	0013      	movs	r3, r2
 80061ec:	43da      	mvns	r2, r3
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	4013      	ands	r3, r2
 80061f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	23a0      	movs	r3, #160	; 0xa0
 80061f8:	05db      	lsls	r3, r3, #23
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d013      	beq.n	8006226 <HAL_GPIO_Init+0x1ca>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a45      	ldr	r2, [pc, #276]	; (8006318 <HAL_GPIO_Init+0x2bc>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d00d      	beq.n	8006222 <HAL_GPIO_Init+0x1c6>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a44      	ldr	r2, [pc, #272]	; (800631c <HAL_GPIO_Init+0x2c0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d007      	beq.n	800621e <HAL_GPIO_Init+0x1c2>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a43      	ldr	r2, [pc, #268]	; (8006320 <HAL_GPIO_Init+0x2c4>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d101      	bne.n	800621a <HAL_GPIO_Init+0x1be>
 8006216:	2303      	movs	r3, #3
 8006218:	e006      	b.n	8006228 <HAL_GPIO_Init+0x1cc>
 800621a:	2305      	movs	r3, #5
 800621c:	e004      	b.n	8006228 <HAL_GPIO_Init+0x1cc>
 800621e:	2302      	movs	r3, #2
 8006220:	e002      	b.n	8006228 <HAL_GPIO_Init+0x1cc>
 8006222:	2301      	movs	r3, #1
 8006224:	e000      	b.n	8006228 <HAL_GPIO_Init+0x1cc>
 8006226:	2300      	movs	r3, #0
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	2103      	movs	r1, #3
 800622c:	400a      	ands	r2, r1
 800622e:	00d2      	lsls	r2, r2, #3
 8006230:	4093      	lsls	r3, r2
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	4313      	orrs	r3, r2
 8006236:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006238:	4936      	ldr	r1, [pc, #216]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	089b      	lsrs	r3, r3, #2
 800623e:	3318      	adds	r3, #24
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	693a      	ldr	r2, [r7, #16]
 8006244:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006246:	4a33      	ldr	r2, [pc, #204]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 8006248:	2380      	movs	r3, #128	; 0x80
 800624a:	58d3      	ldr	r3, [r2, r3]
 800624c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	43da      	mvns	r2, r3
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	4013      	ands	r3, r2
 8006256:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	2380      	movs	r3, #128	; 0x80
 800625e:	025b      	lsls	r3, r3, #9
 8006260:	4013      	ands	r3, r2
 8006262:	d003      	beq.n	800626c <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4313      	orrs	r3, r2
 800626a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800626c:	4929      	ldr	r1, [pc, #164]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 800626e:	2280      	movs	r2, #128	; 0x80
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8006274:	4a27      	ldr	r2, [pc, #156]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 8006276:	2384      	movs	r3, #132	; 0x84
 8006278:	58d3      	ldr	r3, [r2, r3]
 800627a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	43da      	mvns	r2, r3
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	4013      	ands	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	2380      	movs	r3, #128	; 0x80
 800628c:	029b      	lsls	r3, r3, #10
 800628e:	4013      	ands	r3, r2
 8006290:	d003      	beq.n	800629a <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800629a:	491e      	ldr	r1, [pc, #120]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 800629c:	2284      	movs	r2, #132	; 0x84
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80062a2:	4b1c      	ldr	r3, [pc, #112]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	43da      	mvns	r2, r3
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	4013      	ands	r3, r2
 80062b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	2380      	movs	r3, #128	; 0x80
 80062b8:	035b      	lsls	r3, r3, #13
 80062ba:	4013      	ands	r3, r2
 80062bc:	d003      	beq.n	80062c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80062c6:	4b13      	ldr	r3, [pc, #76]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80062cc:	4b11      	ldr	r3, [pc, #68]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	43da      	mvns	r2, r3
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	4013      	ands	r3, r2
 80062da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	2380      	movs	r3, #128	; 0x80
 80062e2:	039b      	lsls	r3, r3, #14
 80062e4:	4013      	ands	r3, r2
 80062e6:	d003      	beq.n	80062f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80062e8:	693a      	ldr	r2, [r7, #16]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80062f0:	4b08      	ldr	r3, [pc, #32]	; (8006314 <HAL_GPIO_Init+0x2b8>)
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	3301      	adds	r3, #1
 80062fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	40da      	lsrs	r2, r3
 8006304:	1e13      	subs	r3, r2, #0
 8006306:	d000      	beq.n	800630a <HAL_GPIO_Init+0x2ae>
 8006308:	e6b0      	b.n	800606c <HAL_GPIO_Init+0x10>
  }
}
 800630a:	46c0      	nop			; (mov r8, r8)
 800630c:	46c0      	nop			; (mov r8, r8)
 800630e:	46bd      	mov	sp, r7
 8006310:	b006      	add	sp, #24
 8006312:	bd80      	pop	{r7, pc}
 8006314:	40021800 	.word	0x40021800
 8006318:	50000400 	.word	0x50000400
 800631c:	50000800 	.word	0x50000800
 8006320:	50000c00 	.word	0x50000c00

08006324 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e082      	b.n	800643c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2241      	movs	r2, #65	; 0x41
 800633a:	5c9b      	ldrb	r3, [r3, r2]
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b00      	cmp	r3, #0
 8006340:	d107      	bne.n	8006352 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2240      	movs	r2, #64	; 0x40
 8006346:	2100      	movs	r1, #0
 8006348:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	0018      	movs	r0, r3
 800634e:	f7fe fba1 	bl	8004a94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2241      	movs	r2, #65	; 0x41
 8006356:	2124      	movs	r1, #36	; 0x24
 8006358:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2101      	movs	r1, #1
 8006366:	438a      	bics	r2, r1
 8006368:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4934      	ldr	r1, [pc, #208]	; (8006444 <HAL_I2C_Init+0x120>)
 8006374:	400a      	ands	r2, r1
 8006376:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689a      	ldr	r2, [r3, #8]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4931      	ldr	r1, [pc, #196]	; (8006448 <HAL_I2C_Init+0x124>)
 8006384:	400a      	ands	r2, r1
 8006386:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d108      	bne.n	80063a2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689a      	ldr	r2, [r3, #8]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2180      	movs	r1, #128	; 0x80
 800639a:	0209      	lsls	r1, r1, #8
 800639c:	430a      	orrs	r2, r1
 800639e:	609a      	str	r2, [r3, #8]
 80063a0:	e007      	b.n	80063b2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2184      	movs	r1, #132	; 0x84
 80063ac:	0209      	lsls	r1, r1, #8
 80063ae:	430a      	orrs	r2, r1
 80063b0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d104      	bne.n	80063c4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2280      	movs	r2, #128	; 0x80
 80063c0:	0112      	lsls	r2, r2, #4
 80063c2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	685a      	ldr	r2, [r3, #4]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	491f      	ldr	r1, [pc, #124]	; (800644c <HAL_I2C_Init+0x128>)
 80063d0:	430a      	orrs	r2, r1
 80063d2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	491a      	ldr	r1, [pc, #104]	; (8006448 <HAL_I2C_Init+0x124>)
 80063e0:	400a      	ands	r2, r1
 80063e2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	691a      	ldr	r2, [r3, #16]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	431a      	orrs	r2, r3
 80063ee:	0011      	movs	r1, r2
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	021a      	lsls	r2, r3, #8
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	69d9      	ldr	r1, [r3, #28]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1a      	ldr	r2, [r3, #32]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	430a      	orrs	r2, r1
 800640c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2101      	movs	r1, #1
 800641a:	430a      	orrs	r2, r1
 800641c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2241      	movs	r2, #65	; 0x41
 8006428:	2120      	movs	r1, #32
 800642a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2242      	movs	r2, #66	; 0x42
 8006436:	2100      	movs	r1, #0
 8006438:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	0018      	movs	r0, r3
 800643e:	46bd      	mov	sp, r7
 8006440:	b002      	add	sp, #8
 8006442:	bd80      	pop	{r7, pc}
 8006444:	f0ffffff 	.word	0xf0ffffff
 8006448:	ffff7fff 	.word	0xffff7fff
 800644c:	02008000 	.word	0x02008000

08006450 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006450:	b590      	push	{r4, r7, lr}
 8006452:	b089      	sub	sp, #36	; 0x24
 8006454:	af02      	add	r7, sp, #8
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	0008      	movs	r0, r1
 800645a:	607a      	str	r2, [r7, #4]
 800645c:	0019      	movs	r1, r3
 800645e:	230a      	movs	r3, #10
 8006460:	18fb      	adds	r3, r7, r3
 8006462:	1c02      	adds	r2, r0, #0
 8006464:	801a      	strh	r2, [r3, #0]
 8006466:	2308      	movs	r3, #8
 8006468:	18fb      	adds	r3, r7, r3
 800646a:	1c0a      	adds	r2, r1, #0
 800646c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2241      	movs	r2, #65	; 0x41
 8006472:	5c9b      	ldrb	r3, [r3, r2]
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b20      	cmp	r3, #32
 8006478:	d000      	beq.n	800647c <HAL_I2C_Master_Transmit+0x2c>
 800647a:	e0e7      	b.n	800664c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2240      	movs	r2, #64	; 0x40
 8006480:	5c9b      	ldrb	r3, [r3, r2]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d101      	bne.n	800648a <HAL_I2C_Master_Transmit+0x3a>
 8006486:	2302      	movs	r3, #2
 8006488:	e0e1      	b.n	800664e <HAL_I2C_Master_Transmit+0x1fe>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2240      	movs	r2, #64	; 0x40
 800648e:	2101      	movs	r1, #1
 8006490:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006492:	f7fe ff99 	bl	80053c8 <HAL_GetTick>
 8006496:	0003      	movs	r3, r0
 8006498:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800649a:	2380      	movs	r3, #128	; 0x80
 800649c:	0219      	lsls	r1, r3, #8
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	2319      	movs	r3, #25
 80064a6:	2201      	movs	r2, #1
 80064a8:	f000 fe76 	bl	8007198 <I2C_WaitOnFlagUntilTimeout>
 80064ac:	1e03      	subs	r3, r0, #0
 80064ae:	d001      	beq.n	80064b4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e0cc      	b.n	800664e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2241      	movs	r2, #65	; 0x41
 80064b8:	2121      	movs	r1, #33	; 0x21
 80064ba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2242      	movs	r2, #66	; 0x42
 80064c0:	2110      	movs	r1, #16
 80064c2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2208      	movs	r2, #8
 80064d4:	18ba      	adds	r2, r7, r2
 80064d6:	8812      	ldrh	r2, [r2, #0]
 80064d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	2bff      	cmp	r3, #255	; 0xff
 80064e8:	d911      	bls.n	800650e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	22ff      	movs	r2, #255	; 0xff
 80064ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f4:	b2da      	uxtb	r2, r3
 80064f6:	2380      	movs	r3, #128	; 0x80
 80064f8:	045c      	lsls	r4, r3, #17
 80064fa:	230a      	movs	r3, #10
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	8819      	ldrh	r1, [r3, #0]
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	4b55      	ldr	r3, [pc, #340]	; (8006658 <HAL_I2C_Master_Transmit+0x208>)
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	0023      	movs	r3, r4
 8006508:	f000 ff66 	bl	80073d8 <I2C_TransferConfig>
 800650c:	e075      	b.n	80065fa <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800651c:	b2da      	uxtb	r2, r3
 800651e:	2380      	movs	r3, #128	; 0x80
 8006520:	049c      	lsls	r4, r3, #18
 8006522:	230a      	movs	r3, #10
 8006524:	18fb      	adds	r3, r7, r3
 8006526:	8819      	ldrh	r1, [r3, #0]
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	4b4b      	ldr	r3, [pc, #300]	; (8006658 <HAL_I2C_Master_Transmit+0x208>)
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	0023      	movs	r3, r4
 8006530:	f000 ff52 	bl	80073d8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8006534:	e061      	b.n	80065fa <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	0018      	movs	r0, r3
 800653e:	f000 fe6a 	bl	8007216 <I2C_WaitOnTXISFlagUntilTimeout>
 8006542:	1e03      	subs	r3, r0, #0
 8006544:	d001      	beq.n	800654a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e081      	b.n	800664e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654e:	781a      	ldrb	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655a:	1c5a      	adds	r2, r3, #1
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006564:	b29b      	uxth	r3, r3
 8006566:	3b01      	subs	r3, #1
 8006568:	b29a      	uxth	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006572:	3b01      	subs	r3, #1
 8006574:	b29a      	uxth	r2, r3
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800657e:	b29b      	uxth	r3, r3
 8006580:	2b00      	cmp	r3, #0
 8006582:	d03a      	beq.n	80065fa <HAL_I2C_Master_Transmit+0x1aa>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006588:	2b00      	cmp	r3, #0
 800658a:	d136      	bne.n	80065fa <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800658c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	0013      	movs	r3, r2
 8006596:	2200      	movs	r2, #0
 8006598:	2180      	movs	r1, #128	; 0x80
 800659a:	f000 fdfd 	bl	8007198 <I2C_WaitOnFlagUntilTimeout>
 800659e:	1e03      	subs	r3, r0, #0
 80065a0:	d001      	beq.n	80065a6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e053      	b.n	800664e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	2bff      	cmp	r3, #255	; 0xff
 80065ae:	d911      	bls.n	80065d4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	22ff      	movs	r2, #255	; 0xff
 80065b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ba:	b2da      	uxtb	r2, r3
 80065bc:	2380      	movs	r3, #128	; 0x80
 80065be:	045c      	lsls	r4, r3, #17
 80065c0:	230a      	movs	r3, #10
 80065c2:	18fb      	adds	r3, r7, r3
 80065c4:	8819      	ldrh	r1, [r3, #0]
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	2300      	movs	r3, #0
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	0023      	movs	r3, r4
 80065ce:	f000 ff03 	bl	80073d8 <I2C_TransferConfig>
 80065d2:	e012      	b.n	80065fa <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d8:	b29a      	uxth	r2, r3
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	2380      	movs	r3, #128	; 0x80
 80065e6:	049c      	lsls	r4, r3, #18
 80065e8:	230a      	movs	r3, #10
 80065ea:	18fb      	adds	r3, r7, r3
 80065ec:	8819      	ldrh	r1, [r3, #0]
 80065ee:	68f8      	ldr	r0, [r7, #12]
 80065f0:	2300      	movs	r3, #0
 80065f2:	9300      	str	r3, [sp, #0]
 80065f4:	0023      	movs	r3, r4
 80065f6:	f000 feef 	bl	80073d8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065fe:	b29b      	uxth	r3, r3
 8006600:	2b00      	cmp	r3, #0
 8006602:	d198      	bne.n	8006536 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	0018      	movs	r0, r3
 800660c:	f000 fe42 	bl	8007294 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006610:	1e03      	subs	r3, r0, #0
 8006612:	d001      	beq.n	8006618 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e01a      	b.n	800664e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2220      	movs	r2, #32
 800661e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	685a      	ldr	r2, [r3, #4]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	490c      	ldr	r1, [pc, #48]	; (800665c <HAL_I2C_Master_Transmit+0x20c>)
 800662c:	400a      	ands	r2, r1
 800662e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2241      	movs	r2, #65	; 0x41
 8006634:	2120      	movs	r1, #32
 8006636:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2242      	movs	r2, #66	; 0x42
 800663c:	2100      	movs	r1, #0
 800663e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2240      	movs	r2, #64	; 0x40
 8006644:	2100      	movs	r1, #0
 8006646:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006648:	2300      	movs	r3, #0
 800664a:	e000      	b.n	800664e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800664c:	2302      	movs	r3, #2
  }
}
 800664e:	0018      	movs	r0, r3
 8006650:	46bd      	mov	sp, r7
 8006652:	b007      	add	sp, #28
 8006654:	bd90      	pop	{r4, r7, pc}
 8006656:	46c0      	nop			; (mov r8, r8)
 8006658:	80002000 	.word	0x80002000
 800665c:	fe00e800 	.word	0xfe00e800

08006660 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667c:	2b00      	cmp	r3, #0
 800667e:	d005      	beq.n	800668c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006684:	68ba      	ldr	r2, [r7, #8]
 8006686:	68f9      	ldr	r1, [r7, #12]
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	4798      	blx	r3
  }
}
 800668c:	46c0      	nop			; (mov r8, r8)
 800668e:	46bd      	mov	sp, r7
 8006690:	b004      	add	sp, #16
 8006692:	bd80      	pop	{r7, pc}

08006694 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	0a1b      	lsrs	r3, r3, #8
 80066b0:	001a      	movs	r2, r3
 80066b2:	2301      	movs	r3, #1
 80066b4:	4013      	ands	r3, r2
 80066b6:	d010      	beq.n	80066da <HAL_I2C_ER_IRQHandler+0x46>
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	09db      	lsrs	r3, r3, #7
 80066bc:	001a      	movs	r2, r3
 80066be:	2301      	movs	r3, #1
 80066c0:	4013      	ands	r3, r2
 80066c2:	d00a      	beq.n	80066da <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c8:	2201      	movs	r2, #1
 80066ca:	431a      	orrs	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2280      	movs	r2, #128	; 0x80
 80066d6:	0052      	lsls	r2, r2, #1
 80066d8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	0a9b      	lsrs	r3, r3, #10
 80066de:	001a      	movs	r2, r3
 80066e0:	2301      	movs	r3, #1
 80066e2:	4013      	ands	r3, r2
 80066e4:	d010      	beq.n	8006708 <HAL_I2C_ER_IRQHandler+0x74>
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	09db      	lsrs	r3, r3, #7
 80066ea:	001a      	movs	r2, r3
 80066ec:	2301      	movs	r3, #1
 80066ee:	4013      	ands	r3, r2
 80066f0:	d00a      	beq.n	8006708 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066f6:	2208      	movs	r2, #8
 80066f8:	431a      	orrs	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2280      	movs	r2, #128	; 0x80
 8006704:	00d2      	lsls	r2, r2, #3
 8006706:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	0a5b      	lsrs	r3, r3, #9
 800670c:	001a      	movs	r2, r3
 800670e:	2301      	movs	r3, #1
 8006710:	4013      	ands	r3, r2
 8006712:	d010      	beq.n	8006736 <HAL_I2C_ER_IRQHandler+0xa2>
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	09db      	lsrs	r3, r3, #7
 8006718:	001a      	movs	r2, r3
 800671a:	2301      	movs	r3, #1
 800671c:	4013      	ands	r3, r2
 800671e:	d00a      	beq.n	8006736 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006724:	2202      	movs	r2, #2
 8006726:	431a      	orrs	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2280      	movs	r2, #128	; 0x80
 8006732:	0092      	lsls	r2, r2, #2
 8006734:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800673a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	220b      	movs	r2, #11
 8006740:	4013      	ands	r3, r2
 8006742:	d005      	beq.n	8006750 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	0011      	movs	r1, r2
 800674a:	0018      	movs	r0, r3
 800674c:	f000 fbd8 	bl	8006f00 <I2C_ITError>
  }
}
 8006750:	46c0      	nop			; (mov r8, r8)
 8006752:	46bd      	mov	sp, r7
 8006754:	b006      	add	sp, #24
 8006756:	bd80      	pop	{r7, pc}

08006758 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006760:	46c0      	nop			; (mov r8, r8)
 8006762:	46bd      	mov	sp, r7
 8006764:	b002      	add	sp, #8
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006770:	46c0      	nop			; (mov r8, r8)
 8006772:	46bd      	mov	sp, r7
 8006774:	b002      	add	sp, #8
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	0008      	movs	r0, r1
 8006782:	0011      	movs	r1, r2
 8006784:	1cfb      	adds	r3, r7, #3
 8006786:	1c02      	adds	r2, r0, #0
 8006788:	701a      	strb	r2, [r3, #0]
 800678a:	003b      	movs	r3, r7
 800678c:	1c0a      	adds	r2, r1, #0
 800678e:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006790:	46c0      	nop			; (mov r8, r8)
 8006792:	46bd      	mov	sp, r7
 8006794:	b002      	add	sp, #8
 8006796:	bd80      	pop	{r7, pc}

08006798 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80067a0:	46c0      	nop			; (mov r8, r8)
 80067a2:	46bd      	mov	sp, r7
 80067a4:	b002      	add	sp, #8
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80067b0:	46c0      	nop			; (mov r8, r8)
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b002      	add	sp, #8
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80067c0:	46c0      	nop			; (mov r8, r8)
 80067c2:	46bd      	mov	sp, r7
 80067c4:	b002      	add	sp, #8
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2240      	movs	r2, #64	; 0x40
 80067e2:	5c9b      	ldrb	r3, [r3, r2]
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d101      	bne.n	80067ec <I2C_Slave_ISR_IT+0x24>
 80067e8:	2302      	movs	r3, #2
 80067ea:	e0fa      	b.n	80069e2 <I2C_Slave_ISR_IT+0x21a>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2240      	movs	r2, #64	; 0x40
 80067f0:	2101      	movs	r1, #1
 80067f2:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	001a      	movs	r2, r3
 80067fa:	2301      	movs	r3, #1
 80067fc:	4013      	ands	r3, r2
 80067fe:	d00b      	beq.n	8006818 <I2C_Slave_ISR_IT+0x50>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	095b      	lsrs	r3, r3, #5
 8006804:	001a      	movs	r2, r3
 8006806:	2301      	movs	r3, #1
 8006808:	4013      	ands	r3, r2
 800680a:	d005      	beq.n	8006818 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	0011      	movs	r1, r2
 8006812:	0018      	movs	r0, r3
 8006814:	f000 f9f6 	bl	8006c04 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	091b      	lsrs	r3, r3, #4
 800681c:	001a      	movs	r2, r3
 800681e:	2301      	movs	r3, #1
 8006820:	4013      	ands	r3, r2
 8006822:	d054      	beq.n	80068ce <I2C_Slave_ISR_IT+0x106>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	091b      	lsrs	r3, r3, #4
 8006828:	001a      	movs	r2, r3
 800682a:	2301      	movs	r3, #1
 800682c:	4013      	ands	r3, r2
 800682e:	d04e      	beq.n	80068ce <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d12d      	bne.n	8006896 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2241      	movs	r2, #65	; 0x41
 800683e:	5c9b      	ldrb	r3, [r3, r2]
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b28      	cmp	r3, #40	; 0x28
 8006844:	d10b      	bne.n	800685e <I2C_Slave_ISR_IT+0x96>
 8006846:	697a      	ldr	r2, [r7, #20]
 8006848:	2380      	movs	r3, #128	; 0x80
 800684a:	049b      	lsls	r3, r3, #18
 800684c:	429a      	cmp	r2, r3
 800684e:	d106      	bne.n	800685e <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	0011      	movs	r1, r2
 8006856:	0018      	movs	r0, r3
 8006858:	f000 faf8 	bl	8006e4c <I2C_ITListenCplt>
 800685c:	e036      	b.n	80068cc <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2241      	movs	r2, #65	; 0x41
 8006862:	5c9b      	ldrb	r3, [r3, r2]
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b29      	cmp	r3, #41	; 0x29
 8006868:	d110      	bne.n	800688c <I2C_Slave_ISR_IT+0xc4>
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	4a5f      	ldr	r2, [pc, #380]	; (80069ec <I2C_Slave_ISR_IT+0x224>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d00c      	beq.n	800688c <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2210      	movs	r2, #16
 8006878:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	0018      	movs	r0, r3
 800687e:	f000 fc4a 	bl	8007116 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	0018      	movs	r0, r3
 8006886:	f000 f957 	bl	8006b38 <I2C_ITSlaveSeqCplt>
 800688a:	e01f      	b.n	80068cc <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2210      	movs	r2, #16
 8006892:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006894:	e09d      	b.n	80069d2 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2210      	movs	r2, #16
 800689c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068a2:	2204      	movs	r2, #4
 80068a4:	431a      	orrs	r2, r3
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d005      	beq.n	80068bc <I2C_Slave_ISR_IT+0xf4>
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	2380      	movs	r3, #128	; 0x80
 80068b4:	045b      	lsls	r3, r3, #17
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d000      	beq.n	80068bc <I2C_Slave_ISR_IT+0xf4>
 80068ba:	e08a      	b.n	80069d2 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	0011      	movs	r1, r2
 80068c4:	0018      	movs	r0, r3
 80068c6:	f000 fb1b 	bl	8006f00 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80068ca:	e082      	b.n	80069d2 <I2C_Slave_ISR_IT+0x20a>
 80068cc:	e081      	b.n	80069d2 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	089b      	lsrs	r3, r3, #2
 80068d2:	001a      	movs	r2, r3
 80068d4:	2301      	movs	r3, #1
 80068d6:	4013      	ands	r3, r2
 80068d8:	d031      	beq.n	800693e <I2C_Slave_ISR_IT+0x176>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	089b      	lsrs	r3, r3, #2
 80068de:	001a      	movs	r2, r3
 80068e0:	2301      	movs	r3, #1
 80068e2:	4013      	ands	r3, r2
 80068e4:	d02b      	beq.n	800693e <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d018      	beq.n	8006922 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fa:	b2d2      	uxtb	r2, r2
 80068fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800690c:	3b01      	subs	r3, #1
 800690e:	b29a      	uxth	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006918:	b29b      	uxth	r3, r3
 800691a:	3b01      	subs	r3, #1
 800691c:	b29a      	uxth	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006926:	b29b      	uxth	r3, r3
 8006928:	2b00      	cmp	r3, #0
 800692a:	d154      	bne.n	80069d6 <I2C_Slave_ISR_IT+0x20e>
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	4a2f      	ldr	r2, [pc, #188]	; (80069ec <I2C_Slave_ISR_IT+0x224>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d050      	beq.n	80069d6 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	0018      	movs	r0, r3
 8006938:	f000 f8fe 	bl	8006b38 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800693c:	e04b      	b.n	80069d6 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	08db      	lsrs	r3, r3, #3
 8006942:	001a      	movs	r2, r3
 8006944:	2301      	movs	r3, #1
 8006946:	4013      	ands	r3, r2
 8006948:	d00c      	beq.n	8006964 <I2C_Slave_ISR_IT+0x19c>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	08db      	lsrs	r3, r3, #3
 800694e:	001a      	movs	r2, r3
 8006950:	2301      	movs	r3, #1
 8006952:	4013      	ands	r3, r2
 8006954:	d006      	beq.n	8006964 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006956:	693a      	ldr	r2, [r7, #16]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	0011      	movs	r1, r2
 800695c:	0018      	movs	r0, r3
 800695e:	f000 f847 	bl	80069f0 <I2C_ITAddrCplt>
 8006962:	e039      	b.n	80069d8 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	085b      	lsrs	r3, r3, #1
 8006968:	001a      	movs	r2, r3
 800696a:	2301      	movs	r3, #1
 800696c:	4013      	ands	r3, r2
 800696e:	d033      	beq.n	80069d8 <I2C_Slave_ISR_IT+0x210>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	085b      	lsrs	r3, r3, #1
 8006974:	001a      	movs	r2, r3
 8006976:	2301      	movs	r3, #1
 8006978:	4013      	ands	r3, r2
 800697a:	d02d      	beq.n	80069d8 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006980:	b29b      	uxth	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	d018      	beq.n	80069b8 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800698a:	781a      	ldrb	r2, [r3, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006996:	1c5a      	adds	r2, r3, #1
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	3b01      	subs	r3, #1
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ae:	3b01      	subs	r3, #1
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	851a      	strh	r2, [r3, #40]	; 0x28
 80069b6:	e00f      	b.n	80069d8 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	2380      	movs	r3, #128	; 0x80
 80069bc:	045b      	lsls	r3, r3, #17
 80069be:	429a      	cmp	r2, r3
 80069c0:	d002      	beq.n	80069c8 <I2C_Slave_ISR_IT+0x200>
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d107      	bne.n	80069d8 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	0018      	movs	r0, r3
 80069cc:	f000 f8b4 	bl	8006b38 <I2C_ITSlaveSeqCplt>
 80069d0:	e002      	b.n	80069d8 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80069d2:	46c0      	nop			; (mov r8, r8)
 80069d4:	e000      	b.n	80069d8 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80069d6:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2240      	movs	r2, #64	; 0x40
 80069dc:	2100      	movs	r1, #0
 80069de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	0018      	movs	r0, r3
 80069e4:	46bd      	mov	sp, r7
 80069e6:	b006      	add	sp, #24
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	46c0      	nop			; (mov r8, r8)
 80069ec:	ffff0000 	.word	0xffff0000

080069f0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80069f0:	b5b0      	push	{r4, r5, r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2241      	movs	r2, #65	; 0x41
 80069fe:	5c9b      	ldrb	r3, [r3, r2]
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	001a      	movs	r2, r3
 8006a04:	2328      	movs	r3, #40	; 0x28
 8006a06:	4013      	ands	r3, r2
 8006a08:	2b28      	cmp	r3, #40	; 0x28
 8006a0a:	d000      	beq.n	8006a0e <I2C_ITAddrCplt+0x1e>
 8006a0c:	e088      	b.n	8006b20 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	0c1b      	lsrs	r3, r3, #16
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	250f      	movs	r5, #15
 8006a1a:	197b      	adds	r3, r7, r5
 8006a1c:	2101      	movs	r1, #1
 8006a1e:	400a      	ands	r2, r1
 8006a20:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	0c1b      	lsrs	r3, r3, #16
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	200c      	movs	r0, #12
 8006a2e:	183b      	adds	r3, r7, r0
 8006a30:	21fe      	movs	r1, #254	; 0xfe
 8006a32:	400a      	ands	r2, r1
 8006a34:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	b29a      	uxth	r2, r3
 8006a3e:	240a      	movs	r4, #10
 8006a40:	193b      	adds	r3, r7, r4
 8006a42:	0592      	lsls	r2, r2, #22
 8006a44:	0d92      	lsrs	r2, r2, #22
 8006a46:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	b29a      	uxth	r2, r3
 8006a50:	2308      	movs	r3, #8
 8006a52:	18fb      	adds	r3, r7, r3
 8006a54:	21fe      	movs	r1, #254	; 0xfe
 8006a56:	400a      	ands	r2, r1
 8006a58:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	2b02      	cmp	r3, #2
 8006a60:	d148      	bne.n	8006af4 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8006a62:	0021      	movs	r1, r4
 8006a64:	187b      	adds	r3, r7, r1
 8006a66:	881b      	ldrh	r3, [r3, #0]
 8006a68:	09db      	lsrs	r3, r3, #7
 8006a6a:	b29a      	uxth	r2, r3
 8006a6c:	183b      	adds	r3, r7, r0
 8006a6e:	881b      	ldrh	r3, [r3, #0]
 8006a70:	4053      	eors	r3, r2
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	001a      	movs	r2, r3
 8006a76:	2306      	movs	r3, #6
 8006a78:	4013      	ands	r3, r2
 8006a7a:	d120      	bne.n	8006abe <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8006a7c:	183b      	adds	r3, r7, r0
 8006a7e:	187a      	adds	r2, r7, r1
 8006a80:	8812      	ldrh	r2, [r2, #0]
 8006a82:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a88:	1c5a      	adds	r2, r3, #1
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a92:	2b02      	cmp	r3, #2
 8006a94:	d14c      	bne.n	8006b30 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2208      	movs	r2, #8
 8006aa2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2240      	movs	r2, #64	; 0x40
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006aac:	183b      	adds	r3, r7, r0
 8006aae:	881a      	ldrh	r2, [r3, #0]
 8006ab0:	197b      	adds	r3, r7, r5
 8006ab2:	7819      	ldrb	r1, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	0018      	movs	r0, r3
 8006ab8:	f7ff fe5e 	bl	8006778 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006abc:	e038      	b.n	8006b30 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8006abe:	240c      	movs	r4, #12
 8006ac0:	193b      	adds	r3, r7, r4
 8006ac2:	2208      	movs	r2, #8
 8006ac4:	18ba      	adds	r2, r7, r2
 8006ac6:	8812      	ldrh	r2, [r2, #0]
 8006ac8:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006aca:	2380      	movs	r3, #128	; 0x80
 8006acc:	021a      	lsls	r2, r3, #8
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	0011      	movs	r1, r2
 8006ad2:	0018      	movs	r0, r3
 8006ad4:	f000 fcb6 	bl	8007444 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2240      	movs	r2, #64	; 0x40
 8006adc:	2100      	movs	r1, #0
 8006ade:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006ae0:	193b      	adds	r3, r7, r4
 8006ae2:	881a      	ldrh	r2, [r3, #0]
 8006ae4:	230f      	movs	r3, #15
 8006ae6:	18fb      	adds	r3, r7, r3
 8006ae8:	7819      	ldrb	r1, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	0018      	movs	r0, r3
 8006aee:	f7ff fe43 	bl	8006778 <HAL_I2C_AddrCallback>
}
 8006af2:	e01d      	b.n	8006b30 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006af4:	2380      	movs	r3, #128	; 0x80
 8006af6:	021a      	lsls	r2, r3, #8
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	0011      	movs	r1, r2
 8006afc:	0018      	movs	r0, r3
 8006afe:	f000 fca1 	bl	8007444 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2240      	movs	r2, #64	; 0x40
 8006b06:	2100      	movs	r1, #0
 8006b08:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006b0a:	230c      	movs	r3, #12
 8006b0c:	18fb      	adds	r3, r7, r3
 8006b0e:	881a      	ldrh	r2, [r3, #0]
 8006b10:	230f      	movs	r3, #15
 8006b12:	18fb      	adds	r3, r7, r3
 8006b14:	7819      	ldrb	r1, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	0018      	movs	r0, r3
 8006b1a:	f7ff fe2d 	bl	8006778 <HAL_I2C_AddrCallback>
}
 8006b1e:	e007      	b.n	8006b30 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2208      	movs	r2, #8
 8006b26:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2240      	movs	r2, #64	; 0x40
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	5499      	strb	r1, [r3, r2]
}
 8006b30:	46c0      	nop			; (mov r8, r8)
 8006b32:	46bd      	mov	sp, r7
 8006b34:	b004      	add	sp, #16
 8006b36:	bdb0      	pop	{r4, r5, r7, pc}

08006b38 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2242      	movs	r2, #66	; 0x42
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	0b9b      	lsrs	r3, r3, #14
 8006b54:	001a      	movs	r2, r3
 8006b56:	2301      	movs	r3, #1
 8006b58:	4013      	ands	r3, r2
 8006b5a:	d008      	beq.n	8006b6e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4925      	ldr	r1, [pc, #148]	; (8006bfc <I2C_ITSlaveSeqCplt+0xc4>)
 8006b68:	400a      	ands	r2, r1
 8006b6a:	601a      	str	r2, [r3, #0]
 8006b6c:	e00d      	b.n	8006b8a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	0bdb      	lsrs	r3, r3, #15
 8006b72:	001a      	movs	r2, r3
 8006b74:	2301      	movs	r3, #1
 8006b76:	4013      	ands	r3, r2
 8006b78:	d007      	beq.n	8006b8a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	491e      	ldr	r1, [pc, #120]	; (8006c00 <I2C_ITSlaveSeqCplt+0xc8>)
 8006b86:	400a      	ands	r2, r1
 8006b88:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2241      	movs	r2, #65	; 0x41
 8006b8e:	5c9b      	ldrb	r3, [r3, r2]
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b29      	cmp	r3, #41	; 0x29
 8006b94:	d114      	bne.n	8006bc0 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2241      	movs	r2, #65	; 0x41
 8006b9a:	2128      	movs	r1, #40	; 0x28
 8006b9c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2221      	movs	r2, #33	; 0x21
 8006ba2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2101      	movs	r1, #1
 8006ba8:	0018      	movs	r0, r3
 8006baa:	f000 fc4b 	bl	8007444 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2240      	movs	r2, #64	; 0x40
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	0018      	movs	r0, r3
 8006bba:	f7ff fdcd 	bl	8006758 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006bbe:	e019      	b.n	8006bf4 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2241      	movs	r2, #65	; 0x41
 8006bc4:	5c9b      	ldrb	r3, [r3, r2]
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	2b2a      	cmp	r3, #42	; 0x2a
 8006bca:	d113      	bne.n	8006bf4 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2241      	movs	r2, #65	; 0x41
 8006bd0:	2128      	movs	r1, #40	; 0x28
 8006bd2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2222      	movs	r2, #34	; 0x22
 8006bd8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2102      	movs	r1, #2
 8006bde:	0018      	movs	r0, r3
 8006be0:	f000 fc30 	bl	8007444 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2240      	movs	r2, #64	; 0x40
 8006be8:	2100      	movs	r1, #0
 8006bea:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	0018      	movs	r0, r3
 8006bf0:	f7ff fdba 	bl	8006768 <HAL_I2C_SlaveRxCpltCallback>
}
 8006bf4:	46c0      	nop			; (mov r8, r8)
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	b004      	add	sp, #16
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	ffffbfff 	.word	0xffffbfff
 8006c00:	ffff7fff 	.word	0xffff7fff

08006c04 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006c1a:	200f      	movs	r0, #15
 8006c1c:	183b      	adds	r3, r7, r0
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	2141      	movs	r1, #65	; 0x41
 8006c22:	5c52      	ldrb	r2, [r2, r1]
 8006c24:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006c2e:	183b      	adds	r3, r7, r0
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	2b21      	cmp	r3, #33	; 0x21
 8006c34:	d003      	beq.n	8006c3e <I2C_ITSlaveCplt+0x3a>
 8006c36:	183b      	adds	r3, r7, r0
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b29      	cmp	r3, #41	; 0x29
 8006c3c:	d109      	bne.n	8006c52 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006c3e:	4a7d      	ldr	r2, [pc, #500]	; (8006e34 <I2C_ITSlaveCplt+0x230>)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	0011      	movs	r1, r2
 8006c44:	0018      	movs	r0, r3
 8006c46:	f000 fbfd 	bl	8007444 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2221      	movs	r2, #33	; 0x21
 8006c4e:	631a      	str	r2, [r3, #48]	; 0x30
 8006c50:	e011      	b.n	8006c76 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006c52:	220f      	movs	r2, #15
 8006c54:	18bb      	adds	r3, r7, r2
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	2b22      	cmp	r3, #34	; 0x22
 8006c5a:	d003      	beq.n	8006c64 <I2C_ITSlaveCplt+0x60>
 8006c5c:	18bb      	adds	r3, r7, r2
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	2b2a      	cmp	r3, #42	; 0x2a
 8006c62:	d108      	bne.n	8006c76 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006c64:	4a74      	ldr	r2, [pc, #464]	; (8006e38 <I2C_ITSlaveCplt+0x234>)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	0011      	movs	r1, r2
 8006c6a:	0018      	movs	r0, r3
 8006c6c:	f000 fbea 	bl	8007444 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2222      	movs	r2, #34	; 0x22
 8006c74:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2180      	movs	r1, #128	; 0x80
 8006c82:	0209      	lsls	r1, r1, #8
 8006c84:	430a      	orrs	r2, r1
 8006c86:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	496a      	ldr	r1, [pc, #424]	; (8006e3c <I2C_ITSlaveCplt+0x238>)
 8006c94:	400a      	ands	r2, r1
 8006c96:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	0018      	movs	r0, r3
 8006c9c:	f000 fa3b 	bl	8007116 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	0b9b      	lsrs	r3, r3, #14
 8006ca4:	001a      	movs	r2, r3
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	4013      	ands	r3, r2
 8006caa:	d013      	beq.n	8006cd4 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4962      	ldr	r1, [pc, #392]	; (8006e40 <I2C_ITSlaveCplt+0x23c>)
 8006cb8:	400a      	ands	r2, r1
 8006cba:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d020      	beq.n	8006d06 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	b29a      	uxth	r2, r3
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006cd2:	e018      	b.n	8006d06 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	0bdb      	lsrs	r3, r3, #15
 8006cd8:	001a      	movs	r2, r3
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4013      	ands	r3, r2
 8006cde:	d012      	beq.n	8006d06 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4956      	ldr	r1, [pc, #344]	; (8006e44 <I2C_ITSlaveCplt+0x240>)
 8006cec:	400a      	ands	r2, r1
 8006cee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d006      	beq.n	8006d06 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	b29a      	uxth	r2, r3
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	089b      	lsrs	r3, r3, #2
 8006d0a:	001a      	movs	r2, r3
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	4013      	ands	r3, r2
 8006d10:	d020      	beq.n	8006d54 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	2204      	movs	r2, #4
 8006d16:	4393      	bics	r3, r2
 8006d18:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d24:	b2d2      	uxtb	r2, r2
 8006d26:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2c:	1c5a      	adds	r2, r3, #1
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00c      	beq.n	8006d54 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3e:	3b01      	subs	r3, #1
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d005      	beq.n	8006d6a <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d62:	2204      	movs	r2, #4
 8006d64:	431a      	orrs	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2242      	movs	r2, #66	; 0x42
 8006d6e:	2100      	movs	r1, #0
 8006d70:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d013      	beq.n	8006da8 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	0011      	movs	r1, r2
 8006d88:	0018      	movs	r0, r3
 8006d8a:	f000 f8b9 	bl	8006f00 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2241      	movs	r2, #65	; 0x41
 8006d92:	5c9b      	ldrb	r3, [r3, r2]
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b28      	cmp	r3, #40	; 0x28
 8006d98:	d147      	bne.n	8006e2a <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	0011      	movs	r1, r2
 8006da0:	0018      	movs	r0, r3
 8006da2:	f000 f853 	bl	8006e4c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006da6:	e040      	b.n	8006e2a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dac:	4a26      	ldr	r2, [pc, #152]	; (8006e48 <I2C_ITSlaveCplt+0x244>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d016      	beq.n	8006de0 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	0018      	movs	r0, r3
 8006db6:	f7ff febf 	bl	8006b38 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a22      	ldr	r2, [pc, #136]	; (8006e48 <I2C_ITSlaveCplt+0x244>)
 8006dbe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2241      	movs	r2, #65	; 0x41
 8006dc4:	2120      	movs	r1, #32
 8006dc6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2240      	movs	r2, #64	; 0x40
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	0018      	movs	r0, r3
 8006dda:	f7ff fcdd 	bl	8006798 <HAL_I2C_ListenCpltCallback>
}
 8006dde:	e024      	b.n	8006e2a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2241      	movs	r2, #65	; 0x41
 8006de4:	5c9b      	ldrb	r3, [r3, r2]
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b22      	cmp	r3, #34	; 0x22
 8006dea:	d10f      	bne.n	8006e0c <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2241      	movs	r2, #65	; 0x41
 8006df0:	2120      	movs	r1, #32
 8006df2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2240      	movs	r2, #64	; 0x40
 8006dfe:	2100      	movs	r1, #0
 8006e00:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	0018      	movs	r0, r3
 8006e06:	f7ff fcaf 	bl	8006768 <HAL_I2C_SlaveRxCpltCallback>
}
 8006e0a:	e00e      	b.n	8006e2a <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2241      	movs	r2, #65	; 0x41
 8006e10:	2120      	movs	r1, #32
 8006e12:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2240      	movs	r2, #64	; 0x40
 8006e1e:	2100      	movs	r1, #0
 8006e20:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	0018      	movs	r0, r3
 8006e26:	f7ff fc97 	bl	8006758 <HAL_I2C_SlaveTxCpltCallback>
}
 8006e2a:	46c0      	nop			; (mov r8, r8)
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	b006      	add	sp, #24
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	46c0      	nop			; (mov r8, r8)
 8006e34:	00008001 	.word	0x00008001
 8006e38:	00008002 	.word	0x00008002
 8006e3c:	fe00e800 	.word	0xfe00e800
 8006e40:	ffffbfff 	.word	0xffffbfff
 8006e44:	ffff7fff 	.word	0xffff7fff
 8006e48:	ffff0000 	.word	0xffff0000

08006e4c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a27      	ldr	r2, [pc, #156]	; (8006ef8 <I2C_ITListenCplt+0xac>)
 8006e5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2241      	movs	r2, #65	; 0x41
 8006e66:	2120      	movs	r1, #32
 8006e68:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2242      	movs	r2, #66	; 0x42
 8006e6e:	2100      	movs	r1, #0
 8006e70:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	089b      	lsrs	r3, r3, #2
 8006e7c:	001a      	movs	r2, r3
 8006e7e:	2301      	movs	r3, #1
 8006e80:	4013      	ands	r3, r2
 8006e82:	d022      	beq.n	8006eca <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8e:	b2d2      	uxtb	r2, r2
 8006e90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e96:	1c5a      	adds	r2, r3, #1
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d012      	beq.n	8006eca <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ec2:	2204      	movs	r2, #4
 8006ec4:	431a      	orrs	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006eca:	4a0c      	ldr	r2, [pc, #48]	; (8006efc <I2C_ITListenCplt+0xb0>)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	0011      	movs	r1, r2
 8006ed0:	0018      	movs	r0, r3
 8006ed2:	f000 fab7 	bl	8007444 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2210      	movs	r2, #16
 8006edc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2240      	movs	r2, #64	; 0x40
 8006ee2:	2100      	movs	r1, #0
 8006ee4:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	0018      	movs	r0, r3
 8006eea:	f7ff fc55 	bl	8006798 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006eee:	46c0      	nop			; (mov r8, r8)
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	b002      	add	sp, #8
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	46c0      	nop			; (mov r8, r8)
 8006ef8:	ffff0000 	.word	0xffff0000
 8006efc:	00008003 	.word	0x00008003

08006f00 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006f0a:	200f      	movs	r0, #15
 8006f0c:	183b      	adds	r3, r7, r0
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	2141      	movs	r1, #65	; 0x41
 8006f12:	5c52      	ldrb	r2, [r2, r1]
 8006f14:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2242      	movs	r2, #66	; 0x42
 8006f1a:	2100      	movs	r1, #0
 8006f1c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a62      	ldr	r2, [pc, #392]	; (80070ac <I2C_ITError+0x1ac>)
 8006f22:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	431a      	orrs	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006f36:	183b      	adds	r3, r7, r0
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	2b28      	cmp	r3, #40	; 0x28
 8006f3c:	d007      	beq.n	8006f4e <I2C_ITError+0x4e>
 8006f3e:	183b      	adds	r3, r7, r0
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	2b29      	cmp	r3, #41	; 0x29
 8006f44:	d003      	beq.n	8006f4e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006f46:	183b      	adds	r3, r7, r0
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	2b2a      	cmp	r3, #42	; 0x2a
 8006f4c:	d10c      	bne.n	8006f68 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2103      	movs	r1, #3
 8006f52:	0018      	movs	r0, r3
 8006f54:	f000 fa76 	bl	8007444 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2241      	movs	r2, #65	; 0x41
 8006f5c:	2128      	movs	r1, #40	; 0x28
 8006f5e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a53      	ldr	r2, [pc, #332]	; (80070b0 <I2C_ITError+0x1b0>)
 8006f64:	635a      	str	r2, [r3, #52]	; 0x34
 8006f66:	e012      	b.n	8006f8e <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006f68:	4a52      	ldr	r2, [pc, #328]	; (80070b4 <I2C_ITError+0x1b4>)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	0011      	movs	r1, r2
 8006f6e:	0018      	movs	r0, r3
 8006f70:	f000 fa68 	bl	8007444 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2241      	movs	r2, #65	; 0x41
 8006f78:	5c9b      	ldrb	r3, [r3, r2]
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	2b60      	cmp	r3, #96	; 0x60
 8006f7e:	d003      	beq.n	8006f88 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2241      	movs	r2, #65	; 0x41
 8006f84:	2120      	movs	r1, #32
 8006f86:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f92:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d03b      	beq.n	8007014 <I2C_ITError+0x114>
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2b11      	cmp	r3, #17
 8006fa0:	d002      	beq.n	8006fa8 <I2C_ITError+0xa8>
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2b21      	cmp	r3, #33	; 0x21
 8006fa6:	d135      	bne.n	8007014 <I2C_ITError+0x114>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	2380      	movs	r3, #128	; 0x80
 8006fb0:	01db      	lsls	r3, r3, #7
 8006fb2:	401a      	ands	r2, r3
 8006fb4:	2380      	movs	r3, #128	; 0x80
 8006fb6:	01db      	lsls	r3, r3, #7
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d107      	bne.n	8006fcc <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	493c      	ldr	r1, [pc, #240]	; (80070b8 <I2C_ITError+0x1b8>)
 8006fc8:	400a      	ands	r2, r1
 8006fca:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd0:	0018      	movs	r0, r3
 8006fd2:	f7fe ffa7 	bl	8005f24 <HAL_DMA_GetState>
 8006fd6:	0003      	movs	r3, r0
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d016      	beq.n	800700a <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe0:	4a36      	ldr	r2, [pc, #216]	; (80070bc <I2C_ITError+0x1bc>)
 8006fe2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2240      	movs	r2, #64	; 0x40
 8006fe8:	2100      	movs	r1, #0
 8006fea:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff0:	0018      	movs	r0, r3
 8006ff2:	f7fe fe7b 	bl	8005cec <HAL_DMA_Abort_IT>
 8006ff6:	1e03      	subs	r3, r0, #0
 8006ff8:	d051      	beq.n	800709e <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007004:	0018      	movs	r0, r3
 8007006:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007008:	e049      	b.n	800709e <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	0018      	movs	r0, r3
 800700e:	f000 f859 	bl	80070c4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007012:	e044      	b.n	800709e <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007018:	2b00      	cmp	r3, #0
 800701a:	d03b      	beq.n	8007094 <I2C_ITError+0x194>
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	2b12      	cmp	r3, #18
 8007020:	d002      	beq.n	8007028 <I2C_ITError+0x128>
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	2b22      	cmp	r3, #34	; 0x22
 8007026:	d135      	bne.n	8007094 <I2C_ITError+0x194>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	2380      	movs	r3, #128	; 0x80
 8007030:	021b      	lsls	r3, r3, #8
 8007032:	401a      	ands	r2, r3
 8007034:	2380      	movs	r3, #128	; 0x80
 8007036:	021b      	lsls	r3, r3, #8
 8007038:	429a      	cmp	r2, r3
 800703a:	d107      	bne.n	800704c <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	491e      	ldr	r1, [pc, #120]	; (80070c0 <I2C_ITError+0x1c0>)
 8007048:	400a      	ands	r2, r1
 800704a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007050:	0018      	movs	r0, r3
 8007052:	f7fe ff67 	bl	8005f24 <HAL_DMA_GetState>
 8007056:	0003      	movs	r3, r0
 8007058:	2b01      	cmp	r3, #1
 800705a:	d016      	beq.n	800708a <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007060:	4a16      	ldr	r2, [pc, #88]	; (80070bc <I2C_ITError+0x1bc>)
 8007062:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2240      	movs	r2, #64	; 0x40
 8007068:	2100      	movs	r1, #0
 800706a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007070:	0018      	movs	r0, r3
 8007072:	f7fe fe3b 	bl	8005cec <HAL_DMA_Abort_IT>
 8007076:	1e03      	subs	r3, r0, #0
 8007078:	d013      	beq.n	80070a2 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800707e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007084:	0018      	movs	r0, r3
 8007086:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007088:	e00b      	b.n	80070a2 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	0018      	movs	r0, r3
 800708e:	f000 f819 	bl	80070c4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007092:	e006      	b.n	80070a2 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	0018      	movs	r0, r3
 8007098:	f000 f814 	bl	80070c4 <I2C_TreatErrorCallback>
  }
}
 800709c:	e002      	b.n	80070a4 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800709e:	46c0      	nop			; (mov r8, r8)
 80070a0:	e000      	b.n	80070a4 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80070a2:	46c0      	nop			; (mov r8, r8)
}
 80070a4:	46c0      	nop			; (mov r8, r8)
 80070a6:	46bd      	mov	sp, r7
 80070a8:	b004      	add	sp, #16
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	ffff0000 	.word	0xffff0000
 80070b0:	080067c9 	.word	0x080067c9
 80070b4:	00008003 	.word	0x00008003
 80070b8:	ffffbfff 	.word	0xffffbfff
 80070bc:	0800715b 	.word	0x0800715b
 80070c0:	ffff7fff 	.word	0xffff7fff

080070c4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2241      	movs	r2, #65	; 0x41
 80070d0:	5c9b      	ldrb	r3, [r3, r2]
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	2b60      	cmp	r3, #96	; 0x60
 80070d6:	d10f      	bne.n	80070f8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2241      	movs	r2, #65	; 0x41
 80070dc:	2120      	movs	r1, #32
 80070de:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2240      	movs	r2, #64	; 0x40
 80070ea:	2100      	movs	r1, #0
 80070ec:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	0018      	movs	r0, r3
 80070f2:	f7ff fb61 	bl	80067b8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80070f6:	e00a      	b.n	800710e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2240      	movs	r2, #64	; 0x40
 8007102:	2100      	movs	r1, #0
 8007104:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	0018      	movs	r0, r3
 800710a:	f7ff fb4d 	bl	80067a8 <HAL_I2C_ErrorCallback>
}
 800710e:	46c0      	nop			; (mov r8, r8)
 8007110:	46bd      	mov	sp, r7
 8007112:	b002      	add	sp, #8
 8007114:	bd80      	pop	{r7, pc}

08007116 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	b082      	sub	sp, #8
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	2202      	movs	r2, #2
 8007126:	4013      	ands	r3, r2
 8007128:	2b02      	cmp	r3, #2
 800712a:	d103      	bne.n	8007134 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2200      	movs	r2, #0
 8007132:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	2201      	movs	r2, #1
 800713c:	4013      	ands	r3, r2
 800713e:	2b01      	cmp	r3, #1
 8007140:	d007      	beq.n	8007152 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	699a      	ldr	r2, [r3, #24]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2101      	movs	r1, #1
 800714e:	430a      	orrs	r2, r1
 8007150:	619a      	str	r2, [r3, #24]
  }
}
 8007152:	46c0      	nop			; (mov r8, r8)
 8007154:	46bd      	mov	sp, r7
 8007156:	b002      	add	sp, #8
 8007158:	bd80      	pop	{r7, pc}

0800715a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b084      	sub	sp, #16
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007166:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800716c:	2b00      	cmp	r3, #0
 800716e:	d003      	beq.n	8007178 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007174:	2200      	movs	r2, #0
 8007176:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800717c:	2b00      	cmp	r3, #0
 800717e:	d003      	beq.n	8007188 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007184:	2200      	movs	r2, #0
 8007186:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	0018      	movs	r0, r3
 800718c:	f7ff ff9a 	bl	80070c4 <I2C_TreatErrorCallback>
}
 8007190:	46c0      	nop			; (mov r8, r8)
 8007192:	46bd      	mov	sp, r7
 8007194:	b004      	add	sp, #16
 8007196:	bd80      	pop	{r7, pc}

08007198 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	603b      	str	r3, [r7, #0]
 80071a4:	1dfb      	adds	r3, r7, #7
 80071a6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071a8:	e021      	b.n	80071ee <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	3301      	adds	r3, #1
 80071ae:	d01e      	beq.n	80071ee <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071b0:	f7fe f90a 	bl	80053c8 <HAL_GetTick>
 80071b4:	0002      	movs	r2, r0
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d302      	bcc.n	80071c6 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d113      	bne.n	80071ee <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ca:	2220      	movs	r2, #32
 80071cc:	431a      	orrs	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2241      	movs	r2, #65	; 0x41
 80071d6:	2120      	movs	r1, #32
 80071d8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2242      	movs	r2, #66	; 0x42
 80071de:	2100      	movs	r1, #0
 80071e0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2240      	movs	r2, #64	; 0x40
 80071e6:	2100      	movs	r1, #0
 80071e8:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e00f      	b.n	800720e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	4013      	ands	r3, r2
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	1ad3      	subs	r3, r2, r3
 80071fc:	425a      	negs	r2, r3
 80071fe:	4153      	adcs	r3, r2
 8007200:	b2db      	uxtb	r3, r3
 8007202:	001a      	movs	r2, r3
 8007204:	1dfb      	adds	r3, r7, #7
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	429a      	cmp	r2, r3
 800720a:	d0ce      	beq.n	80071aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	0018      	movs	r0, r3
 8007210:	46bd      	mov	sp, r7
 8007212:	b004      	add	sp, #16
 8007214:	bd80      	pop	{r7, pc}

08007216 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007216:	b580      	push	{r7, lr}
 8007218:	b084      	sub	sp, #16
 800721a:	af00      	add	r7, sp, #0
 800721c:	60f8      	str	r0, [r7, #12]
 800721e:	60b9      	str	r1, [r7, #8]
 8007220:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007222:	e02b      	b.n	800727c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	68b9      	ldr	r1, [r7, #8]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	0018      	movs	r0, r3
 800722c:	f000 f86e 	bl	800730c <I2C_IsAcknowledgeFailed>
 8007230:	1e03      	subs	r3, r0, #0
 8007232:	d001      	beq.n	8007238 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e029      	b.n	800728c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	3301      	adds	r3, #1
 800723c:	d01e      	beq.n	800727c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800723e:	f7fe f8c3 	bl	80053c8 <HAL_GetTick>
 8007242:	0002      	movs	r2, r0
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	429a      	cmp	r2, r3
 800724c:	d302      	bcc.n	8007254 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d113      	bne.n	800727c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007258:	2220      	movs	r2, #32
 800725a:	431a      	orrs	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2241      	movs	r2, #65	; 0x41
 8007264:	2120      	movs	r1, #32
 8007266:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2242      	movs	r2, #66	; 0x42
 800726c:	2100      	movs	r1, #0
 800726e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2240      	movs	r2, #64	; 0x40
 8007274:	2100      	movs	r1, #0
 8007276:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e007      	b.n	800728c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	699b      	ldr	r3, [r3, #24]
 8007282:	2202      	movs	r2, #2
 8007284:	4013      	ands	r3, r2
 8007286:	2b02      	cmp	r3, #2
 8007288:	d1cc      	bne.n	8007224 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	0018      	movs	r0, r3
 800728e:	46bd      	mov	sp, r7
 8007290:	b004      	add	sp, #16
 8007292:	bd80      	pop	{r7, pc}

08007294 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072a0:	e028      	b.n	80072f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	68b9      	ldr	r1, [r7, #8]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	0018      	movs	r0, r3
 80072aa:	f000 f82f 	bl	800730c <I2C_IsAcknowledgeFailed>
 80072ae:	1e03      	subs	r3, r0, #0
 80072b0:	d001      	beq.n	80072b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e026      	b.n	8007304 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072b6:	f7fe f887 	bl	80053c8 <HAL_GetTick>
 80072ba:	0002      	movs	r2, r0
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d302      	bcc.n	80072cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d113      	bne.n	80072f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072d0:	2220      	movs	r2, #32
 80072d2:	431a      	orrs	r2, r3
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2241      	movs	r2, #65	; 0x41
 80072dc:	2120      	movs	r1, #32
 80072de:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2242      	movs	r2, #66	; 0x42
 80072e4:	2100      	movs	r1, #0
 80072e6:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2240      	movs	r2, #64	; 0x40
 80072ec:	2100      	movs	r1, #0
 80072ee:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e007      	b.n	8007304 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	2220      	movs	r2, #32
 80072fc:	4013      	ands	r3, r2
 80072fe:	2b20      	cmp	r3, #32
 8007300:	d1cf      	bne.n	80072a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	0018      	movs	r0, r3
 8007306:	46bd      	mov	sp, r7
 8007308:	b004      	add	sp, #16
 800730a:	bd80      	pop	{r7, pc}

0800730c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	2210      	movs	r2, #16
 8007320:	4013      	ands	r3, r2
 8007322:	2b10      	cmp	r3, #16
 8007324:	d151      	bne.n	80073ca <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007326:	e021      	b.n	800736c <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	3301      	adds	r3, #1
 800732c:	d01e      	beq.n	800736c <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800732e:	f7fe f84b 	bl	80053c8 <HAL_GetTick>
 8007332:	0002      	movs	r2, r0
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	68ba      	ldr	r2, [r7, #8]
 800733a:	429a      	cmp	r2, r3
 800733c:	d302      	bcc.n	8007344 <I2C_IsAcknowledgeFailed+0x38>
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d113      	bne.n	800736c <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007348:	2220      	movs	r2, #32
 800734a:	431a      	orrs	r2, r3
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2241      	movs	r2, #65	; 0x41
 8007354:	2120      	movs	r1, #32
 8007356:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2242      	movs	r2, #66	; 0x42
 800735c:	2100      	movs	r1, #0
 800735e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2240      	movs	r2, #64	; 0x40
 8007364:	2100      	movs	r1, #0
 8007366:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e02f      	b.n	80073cc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	2220      	movs	r2, #32
 8007374:	4013      	ands	r3, r2
 8007376:	2b20      	cmp	r3, #32
 8007378:	d1d6      	bne.n	8007328 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2210      	movs	r2, #16
 8007380:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2220      	movs	r2, #32
 8007388:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	0018      	movs	r0, r3
 800738e:	f7ff fec2 	bl	8007116 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	490d      	ldr	r1, [pc, #52]	; (80073d4 <I2C_IsAcknowledgeFailed+0xc8>)
 800739e:	400a      	ands	r2, r1
 80073a0:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073a6:	2204      	movs	r2, #4
 80073a8:	431a      	orrs	r2, r3
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2241      	movs	r2, #65	; 0x41
 80073b2:	2120      	movs	r1, #32
 80073b4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2242      	movs	r2, #66	; 0x42
 80073ba:	2100      	movs	r1, #0
 80073bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2240      	movs	r2, #64	; 0x40
 80073c2:	2100      	movs	r1, #0
 80073c4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e000      	b.n	80073cc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	0018      	movs	r0, r3
 80073ce:	46bd      	mov	sp, r7
 80073d0:	b004      	add	sp, #16
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	fe00e800 	.word	0xfe00e800

080073d8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80073d8:	b590      	push	{r4, r7, lr}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	0008      	movs	r0, r1
 80073e2:	0011      	movs	r1, r2
 80073e4:	607b      	str	r3, [r7, #4]
 80073e6:	240a      	movs	r4, #10
 80073e8:	193b      	adds	r3, r7, r4
 80073ea:	1c02      	adds	r2, r0, #0
 80073ec:	801a      	strh	r2, [r3, #0]
 80073ee:	2009      	movs	r0, #9
 80073f0:	183b      	adds	r3, r7, r0
 80073f2:	1c0a      	adds	r2, r1, #0
 80073f4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	6a3a      	ldr	r2, [r7, #32]
 80073fe:	0d51      	lsrs	r1, r2, #21
 8007400:	2280      	movs	r2, #128	; 0x80
 8007402:	00d2      	lsls	r2, r2, #3
 8007404:	400a      	ands	r2, r1
 8007406:	490e      	ldr	r1, [pc, #56]	; (8007440 <I2C_TransferConfig+0x68>)
 8007408:	430a      	orrs	r2, r1
 800740a:	43d2      	mvns	r2, r2
 800740c:	401a      	ands	r2, r3
 800740e:	0011      	movs	r1, r2
 8007410:	193b      	adds	r3, r7, r4
 8007412:	881b      	ldrh	r3, [r3, #0]
 8007414:	059b      	lsls	r3, r3, #22
 8007416:	0d9a      	lsrs	r2, r3, #22
 8007418:	183b      	adds	r3, r7, r0
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	0418      	lsls	r0, r3, #16
 800741e:	23ff      	movs	r3, #255	; 0xff
 8007420:	041b      	lsls	r3, r3, #16
 8007422:	4003      	ands	r3, r0
 8007424:	431a      	orrs	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	431a      	orrs	r2, r3
 800742a:	6a3b      	ldr	r3, [r7, #32]
 800742c:	431a      	orrs	r2, r3
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8007436:	46c0      	nop			; (mov r8, r8)
 8007438:	46bd      	mov	sp, r7
 800743a:	b005      	add	sp, #20
 800743c:	bd90      	pop	{r4, r7, pc}
 800743e:	46c0      	nop			; (mov r8, r8)
 8007440:	03ff63ff 	.word	0x03ff63ff

08007444 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	000a      	movs	r2, r1
 800744e:	1cbb      	adds	r3, r7, #2
 8007450:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8007452:	2300      	movs	r3, #0
 8007454:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007456:	1cbb      	adds	r3, r7, #2
 8007458:	881b      	ldrh	r3, [r3, #0]
 800745a:	2201      	movs	r2, #1
 800745c:	4013      	ands	r3, r2
 800745e:	d010      	beq.n	8007482 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2242      	movs	r2, #66	; 0x42
 8007464:	4313      	orrs	r3, r2
 8007466:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2241      	movs	r2, #65	; 0x41
 800746c:	5c9b      	ldrb	r3, [r3, r2]
 800746e:	b2db      	uxtb	r3, r3
 8007470:	001a      	movs	r2, r3
 8007472:	2328      	movs	r3, #40	; 0x28
 8007474:	4013      	ands	r3, r2
 8007476:	2b28      	cmp	r3, #40	; 0x28
 8007478:	d003      	beq.n	8007482 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	22b0      	movs	r2, #176	; 0xb0
 800747e:	4313      	orrs	r3, r2
 8007480:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007482:	1cbb      	adds	r3, r7, #2
 8007484:	881b      	ldrh	r3, [r3, #0]
 8007486:	2202      	movs	r2, #2
 8007488:	4013      	ands	r3, r2
 800748a:	d010      	beq.n	80074ae <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2244      	movs	r2, #68	; 0x44
 8007490:	4313      	orrs	r3, r2
 8007492:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2241      	movs	r2, #65	; 0x41
 8007498:	5c9b      	ldrb	r3, [r3, r2]
 800749a:	b2db      	uxtb	r3, r3
 800749c:	001a      	movs	r2, r3
 800749e:	2328      	movs	r3, #40	; 0x28
 80074a0:	4013      	ands	r3, r2
 80074a2:	2b28      	cmp	r3, #40	; 0x28
 80074a4:	d003      	beq.n	80074ae <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	22b0      	movs	r2, #176	; 0xb0
 80074aa:	4313      	orrs	r3, r2
 80074ac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80074ae:	1cbb      	adds	r3, r7, #2
 80074b0:	2200      	movs	r2, #0
 80074b2:	5e9b      	ldrsh	r3, [r3, r2]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	da03      	bge.n	80074c0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	22b8      	movs	r2, #184	; 0xb8
 80074bc:	4313      	orrs	r3, r2
 80074be:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80074c0:	1cbb      	adds	r3, r7, #2
 80074c2:	881b      	ldrh	r3, [r3, #0]
 80074c4:	2b10      	cmp	r3, #16
 80074c6:	d103      	bne.n	80074d0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2290      	movs	r2, #144	; 0x90
 80074cc:	4313      	orrs	r3, r2
 80074ce:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80074d0:	1cbb      	adds	r3, r7, #2
 80074d2:	881b      	ldrh	r3, [r3, #0]
 80074d4:	2b20      	cmp	r3, #32
 80074d6:	d103      	bne.n	80074e0 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2220      	movs	r2, #32
 80074dc:	4313      	orrs	r3, r2
 80074de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80074e0:	1cbb      	adds	r3, r7, #2
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	2b40      	cmp	r3, #64	; 0x40
 80074e6:	d103      	bne.n	80074f0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2240      	movs	r2, #64	; 0x40
 80074ec:	4313      	orrs	r3, r2
 80074ee:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	43d9      	mvns	r1, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	400a      	ands	r2, r1
 8007500:	601a      	str	r2, [r3, #0]
}
 8007502:	46c0      	nop			; (mov r8, r8)
 8007504:	46bd      	mov	sp, r7
 8007506:	b004      	add	sp, #16
 8007508:	bd80      	pop	{r7, pc}
	...

0800750c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b082      	sub	sp, #8
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2241      	movs	r2, #65	; 0x41
 800751a:	5c9b      	ldrb	r3, [r3, r2]
 800751c:	b2db      	uxtb	r3, r3
 800751e:	2b20      	cmp	r3, #32
 8007520:	d138      	bne.n	8007594 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2240      	movs	r2, #64	; 0x40
 8007526:	5c9b      	ldrb	r3, [r3, r2]
 8007528:	2b01      	cmp	r3, #1
 800752a:	d101      	bne.n	8007530 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800752c:	2302      	movs	r3, #2
 800752e:	e032      	b.n	8007596 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2240      	movs	r2, #64	; 0x40
 8007534:	2101      	movs	r1, #1
 8007536:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2241      	movs	r2, #65	; 0x41
 800753c:	2124      	movs	r1, #36	; 0x24
 800753e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2101      	movs	r1, #1
 800754c:	438a      	bics	r2, r1
 800754e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4911      	ldr	r1, [pc, #68]	; (80075a0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800755c:	400a      	ands	r2, r1
 800755e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	6819      	ldr	r1, [r3, #0]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2101      	movs	r1, #1
 800757c:	430a      	orrs	r2, r1
 800757e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2241      	movs	r2, #65	; 0x41
 8007584:	2120      	movs	r1, #32
 8007586:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2240      	movs	r2, #64	; 0x40
 800758c:	2100      	movs	r1, #0
 800758e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007590:	2300      	movs	r3, #0
 8007592:	e000      	b.n	8007596 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007594:	2302      	movs	r3, #2
  }
}
 8007596:	0018      	movs	r0, r3
 8007598:	46bd      	mov	sp, r7
 800759a:	b002      	add	sp, #8
 800759c:	bd80      	pop	{r7, pc}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	ffffefff 	.word	0xffffefff

080075a4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2241      	movs	r2, #65	; 0x41
 80075b2:	5c9b      	ldrb	r3, [r3, r2]
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b20      	cmp	r3, #32
 80075b8:	d139      	bne.n	800762e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2240      	movs	r2, #64	; 0x40
 80075be:	5c9b      	ldrb	r3, [r3, r2]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80075c4:	2302      	movs	r3, #2
 80075c6:	e033      	b.n	8007630 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2240      	movs	r2, #64	; 0x40
 80075cc:	2101      	movs	r1, #1
 80075ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2241      	movs	r2, #65	; 0x41
 80075d4:	2124      	movs	r1, #36	; 0x24
 80075d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2101      	movs	r1, #1
 80075e4:	438a      	bics	r2, r1
 80075e6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4a11      	ldr	r2, [pc, #68]	; (8007638 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80075f4:	4013      	ands	r3, r2
 80075f6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	021b      	lsls	r3, r3, #8
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2101      	movs	r1, #1
 8007616:	430a      	orrs	r2, r1
 8007618:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2241      	movs	r2, #65	; 0x41
 800761e:	2120      	movs	r1, #32
 8007620:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2240      	movs	r2, #64	; 0x40
 8007626:	2100      	movs	r1, #0
 8007628:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800762a:	2300      	movs	r3, #0
 800762c:	e000      	b.n	8007630 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800762e:	2302      	movs	r3, #2
  }
}
 8007630:	0018      	movs	r0, r3
 8007632:	46bd      	mov	sp, r7
 8007634:	b004      	add	sp, #16
 8007636:	bd80      	pop	{r7, pc}
 8007638:	fffff0ff 	.word	0xfffff0ff

0800763c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b088      	sub	sp, #32
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e0e5      	b.n	800781a <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2235      	movs	r2, #53	; 0x35
 8007652:	5c9b      	ldrb	r3, [r3, r2]
 8007654:	b2db      	uxtb	r3, r3
 8007656:	2b00      	cmp	r3, #0
 8007658:	d107      	bne.n	800766a <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2234      	movs	r2, #52	; 0x34
 800765e:	2100      	movs	r1, #0
 8007660:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	0018      	movs	r0, r3
 8007666:	f7fd fa69 	bl	8004b3c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2235      	movs	r2, #53	; 0x35
 800766e:	2102      	movs	r1, #2
 8007670:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69da      	ldr	r2, [r3, #28]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4969      	ldr	r1, [pc, #420]	; (8007824 <HAL_I2S_Init+0x1e8>)
 800767e:	400a      	ands	r2, r1
 8007680:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2202      	movs	r2, #2
 8007688:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	2b02      	cmp	r3, #2
 8007690:	d100      	bne.n	8007694 <HAL_I2S_Init+0x58>
 8007692:	e076      	b.n	8007782 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d102      	bne.n	80076a2 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800769c:	2310      	movs	r3, #16
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	e001      	b.n	80076a6 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80076a2:	2320      	movs	r3, #32
 80076a4:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	2b20      	cmp	r3, #32
 80076ac:	d802      	bhi.n	80076b4 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	005b      	lsls	r3, r3, #1
 80076b2:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 80076b4:	2380      	movs	r3, #128	; 0x80
 80076b6:	011b      	lsls	r3, r3, #4
 80076b8:	0018      	movs	r0, r3
 80076ba:	f001 f997 	bl	80089ec <HAL_RCCEx_GetPeriphCLKFreq>
 80076be:	0003      	movs	r3, r0
 80076c0:	60fb      	str	r3, [r7, #12]
#endif
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	691a      	ldr	r2, [r3, #16]
 80076c6:	2380      	movs	r3, #128	; 0x80
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d131      	bne.n	8007732 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d016      	beq.n	8007704 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	0019      	movs	r1, r3
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	f7f8 fd11 	bl	8000104 <__udivsi3>
 80076e2:	0003      	movs	r3, r0
 80076e4:	001a      	movs	r2, r3
 80076e6:	0013      	movs	r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	189b      	adds	r3, r3, r2
 80076ec:	005b      	lsls	r3, r3, #1
 80076ee:	001a      	movs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	0019      	movs	r1, r3
 80076f6:	0010      	movs	r0, r2
 80076f8:	f7f8 fd04 	bl	8000104 <__udivsi3>
 80076fc:	0003      	movs	r3, r0
 80076fe:	3305      	adds	r3, #5
 8007700:	613b      	str	r3, [r7, #16]
 8007702:	e02a      	b.n	800775a <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	00db      	lsls	r3, r3, #3
 8007708:	0019      	movs	r1, r3
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f7f8 fcfa 	bl	8000104 <__udivsi3>
 8007710:	0003      	movs	r3, r0
 8007712:	001a      	movs	r2, r3
 8007714:	0013      	movs	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	189b      	adds	r3, r3, r2
 800771a:	005b      	lsls	r3, r3, #1
 800771c:	001a      	movs	r2, r3
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	0019      	movs	r1, r3
 8007724:	0010      	movs	r0, r2
 8007726:	f7f8 fced 	bl	8000104 <__udivsi3>
 800772a:	0003      	movs	r3, r0
 800772c:	3305      	adds	r3, #5
 800772e:	613b      	str	r3, [r7, #16]
 8007730:	e013      	b.n	800775a <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007732:	6979      	ldr	r1, [r7, #20]
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f7f8 fce5 	bl	8000104 <__udivsi3>
 800773a:	0003      	movs	r3, r0
 800773c:	001a      	movs	r2, r3
 800773e:	0013      	movs	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	189b      	adds	r3, r3, r2
 8007744:	005b      	lsls	r3, r3, #1
 8007746:	001a      	movs	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	695b      	ldr	r3, [r3, #20]
 800774c:	0019      	movs	r1, r3
 800774e:	0010      	movs	r0, r2
 8007750:	f7f8 fcd8 	bl	8000104 <__udivsi3>
 8007754:	0003      	movs	r3, r0
 8007756:	3305      	adds	r3, #5
 8007758:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	210a      	movs	r1, #10
 800775e:	0018      	movs	r0, r3
 8007760:	f7f8 fcd0 	bl	8000104 <__udivsi3>
 8007764:	0003      	movs	r3, r0
 8007766:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	2201      	movs	r2, #1
 800776c:	4013      	ands	r3, r2
 800776e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	085b      	lsrs	r3, r3, #1
 8007778:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	021b      	lsls	r3, r3, #8
 800777e:	61bb      	str	r3, [r7, #24]
 8007780:	e003      	b.n	800778a <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007782:	2302      	movs	r3, #2
 8007784:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007786:	2300      	movs	r3, #0
 8007788:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d902      	bls.n	8007796 <HAL_I2S_Init+0x15a>
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	2bff      	cmp	r3, #255	; 0xff
 8007794:	d907      	bls.n	80077a6 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779a:	2210      	movs	r2, #16
 800779c:	431a      	orrs	r2, r3
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e039      	b.n	800781a <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	691a      	ldr	r2, [r3, #16]
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	431a      	orrs	r2, r3
 80077ae:	0011      	movs	r1, r2
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	69fa      	ldr	r2, [r7, #28]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	69db      	ldr	r3, [r3, #28]
 80077c0:	4a18      	ldr	r2, [pc, #96]	; (8007824 <HAL_I2S_Init+0x1e8>)
 80077c2:	401a      	ands	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6859      	ldr	r1, [r3, #4]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	4319      	orrs	r1, r3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	68db      	ldr	r3, [r3, #12]
 80077d2:	4319      	orrs	r1, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	699b      	ldr	r3, [r3, #24]
 80077d8:	430b      	orrs	r3, r1
 80077da:	431a      	orrs	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	2180      	movs	r1, #128	; 0x80
 80077e2:	0109      	lsls	r1, r1, #4
 80077e4:	430a      	orrs	r2, r1
 80077e6:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	2b30      	cmp	r3, #48	; 0x30
 80077ee:	d003      	beq.n	80077f8 <HAL_I2S_Init+0x1bc>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	2bb0      	cmp	r3, #176	; 0xb0
 80077f6:	d108      	bne.n	800780a <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	69da      	ldr	r2, [r3, #28]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2180      	movs	r1, #128	; 0x80
 8007804:	0149      	lsls	r1, r1, #5
 8007806:	430a      	orrs	r2, r1
 8007808:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2235      	movs	r2, #53	; 0x35
 8007814:	2101      	movs	r1, #1
 8007816:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	0018      	movs	r0, r3
 800781c:	46bd      	mov	sp, r7
 800781e:	b008      	add	sp, #32
 8007820:	bd80      	pop	{r7, pc}
 8007822:	46c0      	nop			; (mov r8, r8)
 8007824:	fffff040 	.word	0xfffff040

08007828 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	603b      	str	r3, [r7, #0]
 8007834:	1dbb      	adds	r3, r7, #6
 8007836:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d003      	beq.n	8007846 <HAL_I2S_Transmit+0x1e>
 800783e:	1dbb      	adds	r3, r7, #6
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d101      	bne.n	800784a <HAL_I2S_Transmit+0x22>
  {
    return  HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e0e2      	b.n	8007a10 <HAL_I2S_Transmit+0x1e8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2234      	movs	r2, #52	; 0x34
 800784e:	5c9b      	ldrb	r3, [r3, r2]
 8007850:	b2db      	uxtb	r3, r3
 8007852:	2b01      	cmp	r3, #1
 8007854:	d101      	bne.n	800785a <HAL_I2S_Transmit+0x32>
 8007856:	2302      	movs	r3, #2
 8007858:	e0da      	b.n	8007a10 <HAL_I2S_Transmit+0x1e8>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2234      	movs	r2, #52	; 0x34
 800785e:	2101      	movs	r1, #1
 8007860:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2235      	movs	r2, #53	; 0x35
 8007866:	5c9b      	ldrb	r3, [r3, r2]
 8007868:	b2db      	uxtb	r3, r3
 800786a:	2b01      	cmp	r3, #1
 800786c:	d005      	beq.n	800787a <HAL_I2S_Transmit+0x52>
  {
    __HAL_UNLOCK(hi2s);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2234      	movs	r2, #52	; 0x34
 8007872:	2100      	movs	r1, #0
 8007874:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8007876:	2302      	movs	r3, #2
 8007878:	e0ca      	b.n	8007a10 <HAL_I2S_Transmit+0x1e8>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2235      	movs	r2, #53	; 0x35
 800787e:	2103      	movs	r1, #3
 8007880:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	68ba      	ldr	r2, [r7, #8]
 800788c:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	69db      	ldr	r3, [r3, #28]
 8007894:	2207      	movs	r2, #7
 8007896:	4013      	ands	r3, r2
 8007898:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	2b03      	cmp	r3, #3
 800789e:	d002      	beq.n	80078a6 <HAL_I2S_Transmit+0x7e>
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	2b05      	cmp	r3, #5
 80078a4:	d10c      	bne.n	80078c0 <HAL_I2S_Transmit+0x98>
  {
    hi2s->TxXferSize = (Size << 1U);
 80078a6:	1dbb      	adds	r3, r7, #6
 80078a8:	881b      	ldrh	r3, [r3, #0]
 80078aa:	18db      	adds	r3, r3, r3
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 80078b2:	1dbb      	adds	r3, r7, #6
 80078b4:	881b      	ldrh	r3, [r3, #0]
 80078b6:	18db      	adds	r3, r3, r3
 80078b8:	b29a      	uxth	r2, r3
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	845a      	strh	r2, [r3, #34]	; 0x22
 80078be:	e007      	b.n	80078d0 <HAL_I2S_Transmit+0xa8>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	1dba      	adds	r2, r7, #6
 80078c4:	8812      	ldrh	r2, [r2, #0]
 80078c6:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	1dba      	adds	r2, r7, #6
 80078cc:	8812      	ldrh	r2, [r2, #0]
 80078ce:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	69db      	ldr	r3, [r3, #28]
 80078d6:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	69da      	ldr	r2, [r3, #28]
 80078de:	2380      	movs	r3, #128	; 0x80
 80078e0:	00db      	lsls	r3, r3, #3
 80078e2:	401a      	ands	r2, r3
 80078e4:	2380      	movs	r3, #128	; 0x80
 80078e6:	00db      	lsls	r3, r3, #3
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d008      	beq.n	80078fe <HAL_I2S_Transmit+0xd6>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	69da      	ldr	r2, [r3, #28]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2180      	movs	r1, #128	; 0x80
 80078f8:	00c9      	lsls	r1, r1, #3
 80078fa:	430a      	orrs	r2, r1
 80078fc:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	2201      	movs	r2, #1
 8007904:	2102      	movs	r1, #2
 8007906:	f000 f969 	bl	8007bdc <I2S_WaitFlagStateUntilTimeout>
 800790a:	1e03      	subs	r3, r0, #0
 800790c:	d04d      	beq.n	80079aa <HAL_I2S_Transmit+0x182>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007912:	2201      	movs	r2, #1
 8007914:	431a      	orrs	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2235      	movs	r2, #53	; 0x35
 800791e:	2101      	movs	r1, #1
 8007920:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2s);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2234      	movs	r2, #52	; 0x34
 8007926:	2100      	movs	r1, #0
 8007928:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e070      	b.n	8007a10 <HAL_I2S_Transmit+0x1e8>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	69db      	ldr	r3, [r3, #28]
 8007932:	881a      	ldrh	r2, [r3, #0]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	1c9a      	adds	r2, r3, #2
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	61da      	str	r2, [r3, #28]
    hi2s->TxXferCount--;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007948:	b29b      	uxth	r3, r3
 800794a:	3b01      	subs	r3, #1
 800794c:	b29a      	uxth	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	845a      	strh	r2, [r3, #34]	; 0x22

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	2201      	movs	r2, #1
 8007958:	2102      	movs	r1, #2
 800795a:	f000 f93f 	bl	8007bdc <I2S_WaitFlagStateUntilTimeout>
 800795e:	1e03      	subs	r3, r0, #0
 8007960:	d00f      	beq.n	8007982 <HAL_I2S_Transmit+0x15a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007966:	2201      	movs	r2, #1
 8007968:	431a      	orrs	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2235      	movs	r2, #53	; 0x35
 8007972:	2101      	movs	r1, #1
 8007974:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2s);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2234      	movs	r2, #52	; 0x34
 800797a:	2100      	movs	r1, #0
 800797c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e046      	b.n	8007a10 <HAL_I2S_Transmit+0x1e8>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	2208      	movs	r2, #8
 800798a:	4013      	ands	r3, r2
 800798c:	2b08      	cmp	r3, #8
 800798e:	d10c      	bne.n	80079aa <HAL_I2S_Transmit+0x182>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007990:	2300      	movs	r3, #0
 8007992:	613b      	str	r3, [r7, #16]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	613b      	str	r3, [r7, #16]
 800799c:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a2:	2204      	movs	r2, #4
 80079a4:	431a      	orrs	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	639a      	str	r2, [r3, #56]	; 0x38
  while (hi2s->TxXferCount > 0U)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1bc      	bne.n	800792e <HAL_I2S_Transmit+0x106>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	23c0      	movs	r3, #192	; 0xc0
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	4013      	ands	r3, r2
 80079bc:	d007      	beq.n	80079ce <HAL_I2S_Transmit+0x1a6>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	23c0      	movs	r3, #192	; 0xc0
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	401a      	ands	r2, r3
 80079c6:	2380      	movs	r3, #128	; 0x80
 80079c8:	005b      	lsls	r3, r3, #1
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d117      	bne.n	80079fe <HAL_I2S_Transmit+0x1d6>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	2180      	movs	r1, #128	; 0x80
 80079d6:	f000 f901 	bl	8007bdc <I2S_WaitFlagStateUntilTimeout>
 80079da:	1e03      	subs	r3, r0, #0
 80079dc:	d00f      	beq.n	80079fe <HAL_I2S_Transmit+0x1d6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e2:	2201      	movs	r2, #1
 80079e4:	431a      	orrs	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2235      	movs	r2, #53	; 0x35
 80079ee:	2101      	movs	r1, #1
 80079f0:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2s);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2234      	movs	r2, #52	; 0x34
 80079f6:	2100      	movs	r1, #0
 80079f8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e008      	b.n	8007a10 <HAL_I2S_Transmit+0x1e8>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2235      	movs	r2, #53	; 0x35
 8007a02:	2101      	movs	r1, #1
 8007a04:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hi2s);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2234      	movs	r2, #52	; 0x34
 8007a0a:	2100      	movs	r1, #0
 8007a0c:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	0018      	movs	r0, r3
 8007a12:	46bd      	mov	sp, r7
 8007a14:	b006      	add	sp, #24
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	099b      	lsrs	r3, r3, #6
 8007a34:	001a      	movs	r2, r3
 8007a36:	2301      	movs	r3, #1
 8007a38:	4013      	ands	r3, r2
 8007a3a:	d10e      	bne.n	8007a5a <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007a42:	d00a      	beq.n	8007a5a <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	099b      	lsrs	r3, r3, #6
 8007a48:	001a      	movs	r2, r3
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	d004      	beq.n	8007a5a <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	0018      	movs	r0, r3
 8007a54:	f000 f892 	bl	8007b7c <I2S_Receive_IT>
    return;
 8007a58:	e046      	b.n	8007ae8 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	085b      	lsrs	r3, r3, #1
 8007a5e:	001a      	movs	r2, r3
 8007a60:	2301      	movs	r3, #1
 8007a62:	4013      	ands	r3, r2
 8007a64:	d00a      	beq.n	8007a7c <HAL_I2S_IRQHandler+0x64>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	09db      	lsrs	r3, r3, #7
 8007a6a:	001a      	movs	r2, r3
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	4013      	ands	r3, r2
 8007a70:	d004      	beq.n	8007a7c <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	0018      	movs	r0, r3
 8007a76:	f000 f852 	bl	8007b1e <I2S_Transmit_IT>
    return;
 8007a7a:	e035      	b.n	8007ae8 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	095b      	lsrs	r3, r3, #5
 8007a80:	001a      	movs	r2, r3
 8007a82:	2301      	movs	r3, #1
 8007a84:	4013      	ands	r3, r2
 8007a86:	d02f      	beq.n	8007ae8 <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	099b      	lsrs	r3, r3, #6
 8007a8c:	001a      	movs	r2, r3
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4013      	ands	r3, r2
 8007a92:	d00d      	beq.n	8007ab0 <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2160      	movs	r1, #96	; 0x60
 8007aa0:	438a      	bics	r2, r1
 8007aa2:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa8:	2202      	movs	r2, #2
 8007aaa:	431a      	orrs	r2, r3
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	08db      	lsrs	r3, r3, #3
 8007ab4:	001a      	movs	r2, r3
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	4013      	ands	r3, r2
 8007aba:	d00d      	beq.n	8007ad8 <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685a      	ldr	r2, [r3, #4]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	21a0      	movs	r1, #160	; 0xa0
 8007ac8:	438a      	bics	r2, r1
 8007aca:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad0:	2204      	movs	r2, #4
 8007ad2:	431a      	orrs	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2235      	movs	r2, #53	; 0x35
 8007adc:	2101      	movs	r1, #1
 8007ade:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	0018      	movs	r0, r3
 8007ae4:	f000 f813 	bl	8007b0e <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	b004      	add	sp, #16
 8007aec:	bd80      	pop	{r7, pc}

08007aee <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b082      	sub	sp, #8
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8007af6:	46c0      	nop			; (mov r8, r8)
 8007af8:	46bd      	mov	sp, r7
 8007afa:	b002      	add	sp, #8
 8007afc:	bd80      	pop	{r7, pc}

08007afe <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007afe:	b580      	push	{r7, lr}
 8007b00:	b082      	sub	sp, #8
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8007b06:	46c0      	nop			; (mov r8, r8)
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	b002      	add	sp, #8
 8007b0c:	bd80      	pop	{r7, pc}

08007b0e <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b082      	sub	sp, #8
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8007b16:	46c0      	nop			; (mov r8, r8)
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	b002      	add	sp, #8
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b082      	sub	sp, #8
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	69db      	ldr	r3, [r3, #28]
 8007b2a:	881a      	ldrh	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	69db      	ldr	r3, [r3, #28]
 8007b36:	1c9a      	adds	r2, r3, #2
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	3b01      	subs	r3, #1
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10f      	bne.n	8007b74 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	685a      	ldr	r2, [r3, #4]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	21a0      	movs	r1, #160	; 0xa0
 8007b60:	438a      	bics	r2, r1
 8007b62:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2235      	movs	r2, #53	; 0x35
 8007b68:	2101      	movs	r1, #1
 8007b6a:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	0018      	movs	r0, r3
 8007b70:	f7ff ffbd 	bl	8007aee <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007b74:	46c0      	nop			; (mov r8, r8)
 8007b76:	46bd      	mov	sp, r7
 8007b78:	b002      	add	sp, #8
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68da      	ldr	r2, [r3, #12]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b8e:	b292      	uxth	r2, r2
 8007b90:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b96:	1c9a      	adds	r2, r3, #2
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d10f      	bne.n	8007bd4 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2160      	movs	r1, #96	; 0x60
 8007bc0:	438a      	bics	r2, r1
 8007bc2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2235      	movs	r2, #53	; 0x35
 8007bc8:	2101      	movs	r1, #1
 8007bca:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	0018      	movs	r0, r3
 8007bd0:	f7ff ff95 	bl	8007afe <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007bd4:	46c0      	nop			; (mov r8, r8)
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	b002      	add	sp, #8
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	603b      	str	r3, [r7, #0]
 8007be8:	1dfb      	adds	r3, r7, #7
 8007bea:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8007bec:	f7fd fbec 	bl	80053c8 <HAL_GetTick>
 8007bf0:	0003      	movs	r3, r0
 8007bf2:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007bf4:	e017      	b.n	8007c26 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	d014      	beq.n	8007c26 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8007bfc:	f7fd fbe4 	bl	80053c8 <HAL_GetTick>
 8007c00:	0002      	movs	r2, r0
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	1ad3      	subs	r3, r2, r3
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d902      	bls.n	8007c12 <I2S_WaitFlagStateUntilTimeout+0x36>
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d109      	bne.n	8007c26 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2235      	movs	r2, #53	; 0x35
 8007c16:	2101      	movs	r1, #1
 8007c18:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2234      	movs	r2, #52	; 0x34
 8007c1e:	2100      	movs	r1, #0
 8007c20:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007c22:	2303      	movs	r3, #3
 8007c24:	e00f      	b.n	8007c46 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	68ba      	ldr	r2, [r7, #8]
 8007c2e:	4013      	ands	r3, r2
 8007c30:	68ba      	ldr	r2, [r7, #8]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	425a      	negs	r2, r3
 8007c36:	4153      	adcs	r3, r2
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	001a      	movs	r2, r3
 8007c3c:	1dfb      	adds	r3, r7, #7
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d1d8      	bne.n	8007bf6 <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	0018      	movs	r0, r3
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	b006      	add	sp, #24
 8007c4c:	bd80      	pop	{r7, pc}
	...

08007c50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007c58:	4b19      	ldr	r3, [pc, #100]	; (8007cc0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a19      	ldr	r2, [pc, #100]	; (8007cc4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007c5e:	4013      	ands	r3, r2
 8007c60:	0019      	movs	r1, r3
 8007c62:	4b17      	ldr	r3, [pc, #92]	; (8007cc0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007c64:	687a      	ldr	r2, [r7, #4]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c6a:	687a      	ldr	r2, [r7, #4]
 8007c6c:	2380      	movs	r3, #128	; 0x80
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d11f      	bne.n	8007cb4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8007c74:	4b14      	ldr	r3, [pc, #80]	; (8007cc8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	0013      	movs	r3, r2
 8007c7a:	005b      	lsls	r3, r3, #1
 8007c7c:	189b      	adds	r3, r3, r2
 8007c7e:	005b      	lsls	r3, r3, #1
 8007c80:	4912      	ldr	r1, [pc, #72]	; (8007ccc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007c82:	0018      	movs	r0, r3
 8007c84:	f7f8 fa3e 	bl	8000104 <__udivsi3>
 8007c88:	0003      	movs	r3, r0
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007c8e:	e008      	b.n	8007ca2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d003      	beq.n	8007c9e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	60fb      	str	r3, [r7, #12]
 8007c9c:	e001      	b.n	8007ca2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007c9e:	2303      	movs	r3, #3
 8007ca0:	e009      	b.n	8007cb6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ca2:	4b07      	ldr	r3, [pc, #28]	; (8007cc0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ca4:	695a      	ldr	r2, [r3, #20]
 8007ca6:	2380      	movs	r3, #128	; 0x80
 8007ca8:	00db      	lsls	r3, r3, #3
 8007caa:	401a      	ands	r2, r3
 8007cac:	2380      	movs	r3, #128	; 0x80
 8007cae:	00db      	lsls	r3, r3, #3
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d0ed      	beq.n	8007c90 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	0018      	movs	r0, r3
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	b004      	add	sp, #16
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	46c0      	nop			; (mov r8, r8)
 8007cc0:	40007000 	.word	0x40007000
 8007cc4:	fffff9ff 	.word	0xfffff9ff
 8007cc8:	20003134 	.word	0x20003134
 8007ccc:	000f4240 	.word	0x000f4240

08007cd0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007cd4:	4b03      	ldr	r3, [pc, #12]	; (8007ce4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8007cd6:	689a      	ldr	r2, [r3, #8]
 8007cd8:	23e0      	movs	r3, #224	; 0xe0
 8007cda:	01db      	lsls	r3, r3, #7
 8007cdc:	4013      	ands	r3, r2
}
 8007cde:	0018      	movs	r0, r3
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	40021000 	.word	0x40021000

08007ce8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b088      	sub	sp, #32
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d101      	bne.n	8007cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e304      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	4013      	ands	r3, r2
 8007d02:	d100      	bne.n	8007d06 <HAL_RCC_OscConfig+0x1e>
 8007d04:	e07c      	b.n	8007e00 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d06:	4bc3      	ldr	r3, [pc, #780]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	2238      	movs	r2, #56	; 0x38
 8007d0c:	4013      	ands	r3, r2
 8007d0e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d10:	4bc0      	ldr	r3, [pc, #768]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	2203      	movs	r2, #3
 8007d16:	4013      	ands	r3, r2
 8007d18:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	2b10      	cmp	r3, #16
 8007d1e:	d102      	bne.n	8007d26 <HAL_RCC_OscConfig+0x3e>
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	d002      	beq.n	8007d2c <HAL_RCC_OscConfig+0x44>
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	2b08      	cmp	r3, #8
 8007d2a:	d10b      	bne.n	8007d44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d2c:	4bb9      	ldr	r3, [pc, #740]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	2380      	movs	r3, #128	; 0x80
 8007d32:	029b      	lsls	r3, r3, #10
 8007d34:	4013      	ands	r3, r2
 8007d36:	d062      	beq.n	8007dfe <HAL_RCC_OscConfig+0x116>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d15e      	bne.n	8007dfe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e2df      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685a      	ldr	r2, [r3, #4]
 8007d48:	2380      	movs	r3, #128	; 0x80
 8007d4a:	025b      	lsls	r3, r3, #9
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d107      	bne.n	8007d60 <HAL_RCC_OscConfig+0x78>
 8007d50:	4bb0      	ldr	r3, [pc, #704]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	4baf      	ldr	r3, [pc, #700]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d56:	2180      	movs	r1, #128	; 0x80
 8007d58:	0249      	lsls	r1, r1, #9
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	601a      	str	r2, [r3, #0]
 8007d5e:	e020      	b.n	8007da2 <HAL_RCC_OscConfig+0xba>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	23a0      	movs	r3, #160	; 0xa0
 8007d66:	02db      	lsls	r3, r3, #11
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d10e      	bne.n	8007d8a <HAL_RCC_OscConfig+0xa2>
 8007d6c:	4ba9      	ldr	r3, [pc, #676]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	4ba8      	ldr	r3, [pc, #672]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d72:	2180      	movs	r1, #128	; 0x80
 8007d74:	02c9      	lsls	r1, r1, #11
 8007d76:	430a      	orrs	r2, r1
 8007d78:	601a      	str	r2, [r3, #0]
 8007d7a:	4ba6      	ldr	r3, [pc, #664]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	4ba5      	ldr	r3, [pc, #660]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d80:	2180      	movs	r1, #128	; 0x80
 8007d82:	0249      	lsls	r1, r1, #9
 8007d84:	430a      	orrs	r2, r1
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	e00b      	b.n	8007da2 <HAL_RCC_OscConfig+0xba>
 8007d8a:	4ba2      	ldr	r3, [pc, #648]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	4ba1      	ldr	r3, [pc, #644]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d90:	49a1      	ldr	r1, [pc, #644]	; (8008018 <HAL_RCC_OscConfig+0x330>)
 8007d92:	400a      	ands	r2, r1
 8007d94:	601a      	str	r2, [r3, #0]
 8007d96:	4b9f      	ldr	r3, [pc, #636]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	4b9e      	ldr	r3, [pc, #632]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007d9c:	499f      	ldr	r1, [pc, #636]	; (800801c <HAL_RCC_OscConfig+0x334>)
 8007d9e:	400a      	ands	r2, r1
 8007da0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d014      	beq.n	8007dd4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007daa:	f7fd fb0d 	bl	80053c8 <HAL_GetTick>
 8007dae:	0003      	movs	r3, r0
 8007db0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007db2:	e008      	b.n	8007dc6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007db4:	f7fd fb08 	bl	80053c8 <HAL_GetTick>
 8007db8:	0002      	movs	r2, r0
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	2b64      	cmp	r3, #100	; 0x64
 8007dc0:	d901      	bls.n	8007dc6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	e29e      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007dc6:	4b93      	ldr	r3, [pc, #588]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	2380      	movs	r3, #128	; 0x80
 8007dcc:	029b      	lsls	r3, r3, #10
 8007dce:	4013      	ands	r3, r2
 8007dd0:	d0f0      	beq.n	8007db4 <HAL_RCC_OscConfig+0xcc>
 8007dd2:	e015      	b.n	8007e00 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd4:	f7fd faf8 	bl	80053c8 <HAL_GetTick>
 8007dd8:	0003      	movs	r3, r0
 8007dda:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007ddc:	e008      	b.n	8007df0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007dde:	f7fd faf3 	bl	80053c8 <HAL_GetTick>
 8007de2:	0002      	movs	r2, r0
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	2b64      	cmp	r3, #100	; 0x64
 8007dea:	d901      	bls.n	8007df0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007dec:	2303      	movs	r3, #3
 8007dee:	e289      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007df0:	4b88      	ldr	r3, [pc, #544]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	2380      	movs	r3, #128	; 0x80
 8007df6:	029b      	lsls	r3, r3, #10
 8007df8:	4013      	ands	r3, r2
 8007dfa:	d1f0      	bne.n	8007dde <HAL_RCC_OscConfig+0xf6>
 8007dfc:	e000      	b.n	8007e00 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dfe:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2202      	movs	r2, #2
 8007e06:	4013      	ands	r3, r2
 8007e08:	d100      	bne.n	8007e0c <HAL_RCC_OscConfig+0x124>
 8007e0a:	e099      	b.n	8007f40 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e0c:	4b81      	ldr	r3, [pc, #516]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	2238      	movs	r2, #56	; 0x38
 8007e12:	4013      	ands	r3, r2
 8007e14:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e16:	4b7f      	ldr	r3, [pc, #508]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	2203      	movs	r2, #3
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	2b10      	cmp	r3, #16
 8007e24:	d102      	bne.n	8007e2c <HAL_RCC_OscConfig+0x144>
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d002      	beq.n	8007e32 <HAL_RCC_OscConfig+0x14a>
 8007e2c:	69bb      	ldr	r3, [r7, #24]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d135      	bne.n	8007e9e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e32:	4b78      	ldr	r3, [pc, #480]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	2380      	movs	r3, #128	; 0x80
 8007e38:	00db      	lsls	r3, r3, #3
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	d005      	beq.n	8007e4a <HAL_RCC_OscConfig+0x162>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d101      	bne.n	8007e4a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e25c      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e4a:	4b72      	ldr	r3, [pc, #456]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	4a74      	ldr	r2, [pc, #464]	; (8008020 <HAL_RCC_OscConfig+0x338>)
 8007e50:	4013      	ands	r3, r2
 8007e52:	0019      	movs	r1, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	695b      	ldr	r3, [r3, #20]
 8007e58:	021a      	lsls	r2, r3, #8
 8007e5a:	4b6e      	ldr	r3, [pc, #440]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e5c:	430a      	orrs	r2, r1
 8007e5e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d112      	bne.n	8007e8c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007e66:	4b6b      	ldr	r3, [pc, #428]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a6e      	ldr	r2, [pc, #440]	; (8008024 <HAL_RCC_OscConfig+0x33c>)
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	0019      	movs	r1, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	691a      	ldr	r2, [r3, #16]
 8007e74:	4b67      	ldr	r3, [pc, #412]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e76:	430a      	orrs	r2, r1
 8007e78:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8007e7a:	4b66      	ldr	r3, [pc, #408]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	0adb      	lsrs	r3, r3, #11
 8007e80:	2207      	movs	r2, #7
 8007e82:	4013      	ands	r3, r2
 8007e84:	4a68      	ldr	r2, [pc, #416]	; (8008028 <HAL_RCC_OscConfig+0x340>)
 8007e86:	40da      	lsrs	r2, r3
 8007e88:	4b68      	ldr	r3, [pc, #416]	; (800802c <HAL_RCC_OscConfig+0x344>)
 8007e8a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007e8c:	4b68      	ldr	r3, [pc, #416]	; (8008030 <HAL_RCC_OscConfig+0x348>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	0018      	movs	r0, r3
 8007e92:	f7fd fa3d 	bl	8005310 <HAL_InitTick>
 8007e96:	1e03      	subs	r3, r0, #0
 8007e98:	d051      	beq.n	8007f3e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e232      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	68db      	ldr	r3, [r3, #12]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d030      	beq.n	8007f08 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007ea6:	4b5b      	ldr	r3, [pc, #364]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a5e      	ldr	r2, [pc, #376]	; (8008024 <HAL_RCC_OscConfig+0x33c>)
 8007eac:	4013      	ands	r3, r2
 8007eae:	0019      	movs	r1, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	691a      	ldr	r2, [r3, #16]
 8007eb4:	4b57      	ldr	r3, [pc, #348]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007eb6:	430a      	orrs	r2, r1
 8007eb8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8007eba:	4b56      	ldr	r3, [pc, #344]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	4b55      	ldr	r3, [pc, #340]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007ec0:	2180      	movs	r1, #128	; 0x80
 8007ec2:	0049      	lsls	r1, r1, #1
 8007ec4:	430a      	orrs	r2, r1
 8007ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ec8:	f7fd fa7e 	bl	80053c8 <HAL_GetTick>
 8007ecc:	0003      	movs	r3, r0
 8007ece:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ed0:	e008      	b.n	8007ee4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ed2:	f7fd fa79 	bl	80053c8 <HAL_GetTick>
 8007ed6:	0002      	movs	r2, r0
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d901      	bls.n	8007ee4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007ee0:	2303      	movs	r3, #3
 8007ee2:	e20f      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ee4:	4b4b      	ldr	r3, [pc, #300]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	2380      	movs	r3, #128	; 0x80
 8007eea:	00db      	lsls	r3, r3, #3
 8007eec:	4013      	ands	r3, r2
 8007eee:	d0f0      	beq.n	8007ed2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ef0:	4b48      	ldr	r3, [pc, #288]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	4a4a      	ldr	r2, [pc, #296]	; (8008020 <HAL_RCC_OscConfig+0x338>)
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	0019      	movs	r1, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	021a      	lsls	r2, r3, #8
 8007f00:	4b44      	ldr	r3, [pc, #272]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f02:	430a      	orrs	r2, r1
 8007f04:	605a      	str	r2, [r3, #4]
 8007f06:	e01b      	b.n	8007f40 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007f08:	4b42      	ldr	r3, [pc, #264]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	4b41      	ldr	r3, [pc, #260]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f0e:	4949      	ldr	r1, [pc, #292]	; (8008034 <HAL_RCC_OscConfig+0x34c>)
 8007f10:	400a      	ands	r2, r1
 8007f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f14:	f7fd fa58 	bl	80053c8 <HAL_GetTick>
 8007f18:	0003      	movs	r3, r0
 8007f1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f1c:	e008      	b.n	8007f30 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f1e:	f7fd fa53 	bl	80053c8 <HAL_GetTick>
 8007f22:	0002      	movs	r2, r0
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	2b02      	cmp	r3, #2
 8007f2a:	d901      	bls.n	8007f30 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e1e9      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f30:	4b38      	ldr	r3, [pc, #224]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	2380      	movs	r3, #128	; 0x80
 8007f36:	00db      	lsls	r3, r3, #3
 8007f38:	4013      	ands	r3, r2
 8007f3a:	d1f0      	bne.n	8007f1e <HAL_RCC_OscConfig+0x236>
 8007f3c:	e000      	b.n	8007f40 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f3e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2208      	movs	r2, #8
 8007f46:	4013      	ands	r3, r2
 8007f48:	d047      	beq.n	8007fda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007f4a:	4b32      	ldr	r3, [pc, #200]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	2238      	movs	r2, #56	; 0x38
 8007f50:	4013      	ands	r3, r2
 8007f52:	2b18      	cmp	r3, #24
 8007f54:	d10a      	bne.n	8007f6c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007f56:	4b2f      	ldr	r3, [pc, #188]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f5a:	2202      	movs	r2, #2
 8007f5c:	4013      	ands	r3, r2
 8007f5e:	d03c      	beq.n	8007fda <HAL_RCC_OscConfig+0x2f2>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	699b      	ldr	r3, [r3, #24]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d138      	bne.n	8007fda <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e1cb      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d019      	beq.n	8007fa8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8007f74:	4b27      	ldr	r3, [pc, #156]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f76:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007f78:	4b26      	ldr	r3, [pc, #152]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f7a:	2101      	movs	r1, #1
 8007f7c:	430a      	orrs	r2, r1
 8007f7e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f80:	f7fd fa22 	bl	80053c8 <HAL_GetTick>
 8007f84:	0003      	movs	r3, r0
 8007f86:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f88:	e008      	b.n	8007f9c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f8a:	f7fd fa1d 	bl	80053c8 <HAL_GetTick>
 8007f8e:	0002      	movs	r2, r0
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	1ad3      	subs	r3, r2, r3
 8007f94:	2b02      	cmp	r3, #2
 8007f96:	d901      	bls.n	8007f9c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	e1b3      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007f9c:	4b1d      	ldr	r3, [pc, #116]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fa0:	2202      	movs	r2, #2
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	d0f1      	beq.n	8007f8a <HAL_RCC_OscConfig+0x2a2>
 8007fa6:	e018      	b.n	8007fda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8007fa8:	4b1a      	ldr	r3, [pc, #104]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007faa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007fac:	4b19      	ldr	r3, [pc, #100]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007fae:	2101      	movs	r1, #1
 8007fb0:	438a      	bics	r2, r1
 8007fb2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb4:	f7fd fa08 	bl	80053c8 <HAL_GetTick>
 8007fb8:	0003      	movs	r3, r0
 8007fba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fbc:	e008      	b.n	8007fd0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fbe:	f7fd fa03 	bl	80053c8 <HAL_GetTick>
 8007fc2:	0002      	movs	r2, r0
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d901      	bls.n	8007fd0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e199      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007fd0:	4b10      	ldr	r3, [pc, #64]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007fd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fd4:	2202      	movs	r2, #2
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	d1f1      	bne.n	8007fbe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2204      	movs	r2, #4
 8007fe0:	4013      	ands	r3, r2
 8007fe2:	d100      	bne.n	8007fe6 <HAL_RCC_OscConfig+0x2fe>
 8007fe4:	e0c6      	b.n	8008174 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007fe6:	231f      	movs	r3, #31
 8007fe8:	18fb      	adds	r3, r7, r3
 8007fea:	2200      	movs	r2, #0
 8007fec:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007fee:	4b09      	ldr	r3, [pc, #36]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	2238      	movs	r2, #56	; 0x38
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	2b20      	cmp	r3, #32
 8007ff8:	d11e      	bne.n	8008038 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8007ffa:	4b06      	ldr	r3, [pc, #24]	; (8008014 <HAL_RCC_OscConfig+0x32c>)
 8007ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ffe:	2202      	movs	r2, #2
 8008000:	4013      	ands	r3, r2
 8008002:	d100      	bne.n	8008006 <HAL_RCC_OscConfig+0x31e>
 8008004:	e0b6      	b.n	8008174 <HAL_RCC_OscConfig+0x48c>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d000      	beq.n	8008010 <HAL_RCC_OscConfig+0x328>
 800800e:	e0b1      	b.n	8008174 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e177      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
 8008014:	40021000 	.word	0x40021000
 8008018:	fffeffff 	.word	0xfffeffff
 800801c:	fffbffff 	.word	0xfffbffff
 8008020:	ffff80ff 	.word	0xffff80ff
 8008024:	ffffc7ff 	.word	0xffffc7ff
 8008028:	00f42400 	.word	0x00f42400
 800802c:	20003134 	.word	0x20003134
 8008030:	20003138 	.word	0x20003138
 8008034:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008038:	4bb4      	ldr	r3, [pc, #720]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800803a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800803c:	2380      	movs	r3, #128	; 0x80
 800803e:	055b      	lsls	r3, r3, #21
 8008040:	4013      	ands	r3, r2
 8008042:	d101      	bne.n	8008048 <HAL_RCC_OscConfig+0x360>
 8008044:	2301      	movs	r3, #1
 8008046:	e000      	b.n	800804a <HAL_RCC_OscConfig+0x362>
 8008048:	2300      	movs	r3, #0
 800804a:	2b00      	cmp	r3, #0
 800804c:	d011      	beq.n	8008072 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800804e:	4baf      	ldr	r3, [pc, #700]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008050:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008052:	4bae      	ldr	r3, [pc, #696]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008054:	2180      	movs	r1, #128	; 0x80
 8008056:	0549      	lsls	r1, r1, #21
 8008058:	430a      	orrs	r2, r1
 800805a:	63da      	str	r2, [r3, #60]	; 0x3c
 800805c:	4bab      	ldr	r3, [pc, #684]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800805e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008060:	2380      	movs	r3, #128	; 0x80
 8008062:	055b      	lsls	r3, r3, #21
 8008064:	4013      	ands	r3, r2
 8008066:	60fb      	str	r3, [r7, #12]
 8008068:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800806a:	231f      	movs	r3, #31
 800806c:	18fb      	adds	r3, r7, r3
 800806e:	2201      	movs	r2, #1
 8008070:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008072:	4ba7      	ldr	r3, [pc, #668]	; (8008310 <HAL_RCC_OscConfig+0x628>)
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	2380      	movs	r3, #128	; 0x80
 8008078:	005b      	lsls	r3, r3, #1
 800807a:	4013      	ands	r3, r2
 800807c:	d11a      	bne.n	80080b4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800807e:	4ba4      	ldr	r3, [pc, #656]	; (8008310 <HAL_RCC_OscConfig+0x628>)
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	4ba3      	ldr	r3, [pc, #652]	; (8008310 <HAL_RCC_OscConfig+0x628>)
 8008084:	2180      	movs	r1, #128	; 0x80
 8008086:	0049      	lsls	r1, r1, #1
 8008088:	430a      	orrs	r2, r1
 800808a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800808c:	f7fd f99c 	bl	80053c8 <HAL_GetTick>
 8008090:	0003      	movs	r3, r0
 8008092:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008094:	e008      	b.n	80080a8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008096:	f7fd f997 	bl	80053c8 <HAL_GetTick>
 800809a:	0002      	movs	r2, r0
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d901      	bls.n	80080a8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e12d      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080a8:	4b99      	ldr	r3, [pc, #612]	; (8008310 <HAL_RCC_OscConfig+0x628>)
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	2380      	movs	r3, #128	; 0x80
 80080ae:	005b      	lsls	r3, r3, #1
 80080b0:	4013      	ands	r3, r2
 80080b2:	d0f0      	beq.n	8008096 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d106      	bne.n	80080ca <HAL_RCC_OscConfig+0x3e2>
 80080bc:	4b93      	ldr	r3, [pc, #588]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080c0:	4b92      	ldr	r3, [pc, #584]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080c2:	2101      	movs	r1, #1
 80080c4:	430a      	orrs	r2, r1
 80080c6:	65da      	str	r2, [r3, #92]	; 0x5c
 80080c8:	e01c      	b.n	8008104 <HAL_RCC_OscConfig+0x41c>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	2b05      	cmp	r3, #5
 80080d0:	d10c      	bne.n	80080ec <HAL_RCC_OscConfig+0x404>
 80080d2:	4b8e      	ldr	r3, [pc, #568]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080d6:	4b8d      	ldr	r3, [pc, #564]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080d8:	2104      	movs	r1, #4
 80080da:	430a      	orrs	r2, r1
 80080dc:	65da      	str	r2, [r3, #92]	; 0x5c
 80080de:	4b8b      	ldr	r3, [pc, #556]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080e2:	4b8a      	ldr	r3, [pc, #552]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080e4:	2101      	movs	r1, #1
 80080e6:	430a      	orrs	r2, r1
 80080e8:	65da      	str	r2, [r3, #92]	; 0x5c
 80080ea:	e00b      	b.n	8008104 <HAL_RCC_OscConfig+0x41c>
 80080ec:	4b87      	ldr	r3, [pc, #540]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080f0:	4b86      	ldr	r3, [pc, #536]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080f2:	2101      	movs	r1, #1
 80080f4:	438a      	bics	r2, r1
 80080f6:	65da      	str	r2, [r3, #92]	; 0x5c
 80080f8:	4b84      	ldr	r3, [pc, #528]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080fc:	4b83      	ldr	r3, [pc, #524]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80080fe:	2104      	movs	r1, #4
 8008100:	438a      	bics	r2, r1
 8008102:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d014      	beq.n	8008136 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800810c:	f7fd f95c 	bl	80053c8 <HAL_GetTick>
 8008110:	0003      	movs	r3, r0
 8008112:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008114:	e009      	b.n	800812a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008116:	f7fd f957 	bl	80053c8 <HAL_GetTick>
 800811a:	0002      	movs	r2, r0
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	4a7c      	ldr	r2, [pc, #496]	; (8008314 <HAL_RCC_OscConfig+0x62c>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d901      	bls.n	800812a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8008126:	2303      	movs	r3, #3
 8008128:	e0ec      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800812a:	4b78      	ldr	r3, [pc, #480]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800812c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800812e:	2202      	movs	r2, #2
 8008130:	4013      	ands	r3, r2
 8008132:	d0f0      	beq.n	8008116 <HAL_RCC_OscConfig+0x42e>
 8008134:	e013      	b.n	800815e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008136:	f7fd f947 	bl	80053c8 <HAL_GetTick>
 800813a:	0003      	movs	r3, r0
 800813c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800813e:	e009      	b.n	8008154 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008140:	f7fd f942 	bl	80053c8 <HAL_GetTick>
 8008144:	0002      	movs	r2, r0
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	4a72      	ldr	r2, [pc, #456]	; (8008314 <HAL_RCC_OscConfig+0x62c>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d901      	bls.n	8008154 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8008150:	2303      	movs	r3, #3
 8008152:	e0d7      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008154:	4b6d      	ldr	r3, [pc, #436]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008158:	2202      	movs	r2, #2
 800815a:	4013      	ands	r3, r2
 800815c:	d1f0      	bne.n	8008140 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800815e:	231f      	movs	r3, #31
 8008160:	18fb      	adds	r3, r7, r3
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	2b01      	cmp	r3, #1
 8008166:	d105      	bne.n	8008174 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008168:	4b68      	ldr	r3, [pc, #416]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800816a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800816c:	4b67      	ldr	r3, [pc, #412]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800816e:	496a      	ldr	r1, [pc, #424]	; (8008318 <HAL_RCC_OscConfig+0x630>)
 8008170:	400a      	ands	r2, r1
 8008172:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	69db      	ldr	r3, [r3, #28]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d100      	bne.n	800817e <HAL_RCC_OscConfig+0x496>
 800817c:	e0c1      	b.n	8008302 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800817e:	4b63      	ldr	r3, [pc, #396]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	2238      	movs	r2, #56	; 0x38
 8008184:	4013      	ands	r3, r2
 8008186:	2b10      	cmp	r3, #16
 8008188:	d100      	bne.n	800818c <HAL_RCC_OscConfig+0x4a4>
 800818a:	e081      	b.n	8008290 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	69db      	ldr	r3, [r3, #28]
 8008190:	2b02      	cmp	r3, #2
 8008192:	d156      	bne.n	8008242 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008194:	4b5d      	ldr	r3, [pc, #372]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	4b5c      	ldr	r3, [pc, #368]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800819a:	4960      	ldr	r1, [pc, #384]	; (800831c <HAL_RCC_OscConfig+0x634>)
 800819c:	400a      	ands	r2, r1
 800819e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a0:	f7fd f912 	bl	80053c8 <HAL_GetTick>
 80081a4:	0003      	movs	r3, r0
 80081a6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081a8:	e008      	b.n	80081bc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081aa:	f7fd f90d 	bl	80053c8 <HAL_GetTick>
 80081ae:	0002      	movs	r2, r0
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	1ad3      	subs	r3, r2, r3
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	d901      	bls.n	80081bc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e0a3      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081bc:	4b53      	ldr	r3, [pc, #332]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	2380      	movs	r3, #128	; 0x80
 80081c2:	049b      	lsls	r3, r3, #18
 80081c4:	4013      	ands	r3, r2
 80081c6:	d1f0      	bne.n	80081aa <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80081c8:	4b50      	ldr	r3, [pc, #320]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80081ca:	68db      	ldr	r3, [r3, #12]
 80081cc:	4a54      	ldr	r2, [pc, #336]	; (8008320 <HAL_RCC_OscConfig+0x638>)
 80081ce:	4013      	ands	r3, r2
 80081d0:	0019      	movs	r1, r3
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6a1a      	ldr	r2, [r3, #32]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081da:	431a      	orrs	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e0:	021b      	lsls	r3, r3, #8
 80081e2:	431a      	orrs	r2, r3
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e8:	431a      	orrs	r2, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ee:	431a      	orrs	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081f4:	431a      	orrs	r2, r3
 80081f6:	4b45      	ldr	r3, [pc, #276]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80081f8:	430a      	orrs	r2, r1
 80081fa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80081fc:	4b43      	ldr	r3, [pc, #268]	; (800830c <HAL_RCC_OscConfig+0x624>)
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	4b42      	ldr	r3, [pc, #264]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008202:	2180      	movs	r1, #128	; 0x80
 8008204:	0449      	lsls	r1, r1, #17
 8008206:	430a      	orrs	r2, r1
 8008208:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800820a:	4b40      	ldr	r3, [pc, #256]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800820c:	68da      	ldr	r2, [r3, #12]
 800820e:	4b3f      	ldr	r3, [pc, #252]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008210:	2180      	movs	r1, #128	; 0x80
 8008212:	0549      	lsls	r1, r1, #21
 8008214:	430a      	orrs	r2, r1
 8008216:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008218:	f7fd f8d6 	bl	80053c8 <HAL_GetTick>
 800821c:	0003      	movs	r3, r0
 800821e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008220:	e008      	b.n	8008234 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008222:	f7fd f8d1 	bl	80053c8 <HAL_GetTick>
 8008226:	0002      	movs	r2, r0
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	1ad3      	subs	r3, r2, r3
 800822c:	2b02      	cmp	r3, #2
 800822e:	d901      	bls.n	8008234 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8008230:	2303      	movs	r3, #3
 8008232:	e067      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008234:	4b35      	ldr	r3, [pc, #212]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	2380      	movs	r3, #128	; 0x80
 800823a:	049b      	lsls	r3, r3, #18
 800823c:	4013      	ands	r3, r2
 800823e:	d0f0      	beq.n	8008222 <HAL_RCC_OscConfig+0x53a>
 8008240:	e05f      	b.n	8008302 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008242:	4b32      	ldr	r3, [pc, #200]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	4b31      	ldr	r3, [pc, #196]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008248:	4934      	ldr	r1, [pc, #208]	; (800831c <HAL_RCC_OscConfig+0x634>)
 800824a:	400a      	ands	r2, r1
 800824c:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800824e:	4b2f      	ldr	r3, [pc, #188]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008250:	68da      	ldr	r2, [r3, #12]
 8008252:	4b2e      	ldr	r3, [pc, #184]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008254:	2103      	movs	r1, #3
 8008256:	438a      	bics	r2, r1
 8008258:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800825a:	4b2c      	ldr	r3, [pc, #176]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800825c:	68da      	ldr	r2, [r3, #12]
 800825e:	4b2b      	ldr	r3, [pc, #172]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008260:	4930      	ldr	r1, [pc, #192]	; (8008324 <HAL_RCC_OscConfig+0x63c>)
 8008262:	400a      	ands	r2, r1
 8008264:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008266:	f7fd f8af 	bl	80053c8 <HAL_GetTick>
 800826a:	0003      	movs	r3, r0
 800826c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800826e:	e008      	b.n	8008282 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008270:	f7fd f8aa 	bl	80053c8 <HAL_GetTick>
 8008274:	0002      	movs	r2, r0
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	1ad3      	subs	r3, r2, r3
 800827a:	2b02      	cmp	r3, #2
 800827c:	d901      	bls.n	8008282 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800827e:	2303      	movs	r3, #3
 8008280:	e040      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008282:	4b22      	ldr	r3, [pc, #136]	; (800830c <HAL_RCC_OscConfig+0x624>)
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	2380      	movs	r3, #128	; 0x80
 8008288:	049b      	lsls	r3, r3, #18
 800828a:	4013      	ands	r3, r2
 800828c:	d1f0      	bne.n	8008270 <HAL_RCC_OscConfig+0x588>
 800828e:	e038      	b.n	8008302 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	69db      	ldr	r3, [r3, #28]
 8008294:	2b01      	cmp	r3, #1
 8008296:	d101      	bne.n	800829c <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e033      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800829c:	4b1b      	ldr	r3, [pc, #108]	; (800830c <HAL_RCC_OscConfig+0x624>)
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	2203      	movs	r2, #3
 80082a6:	401a      	ands	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a1b      	ldr	r3, [r3, #32]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d126      	bne.n	80082fe <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	2270      	movs	r2, #112	; 0x70
 80082b4:	401a      	ands	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d11f      	bne.n	80082fe <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80082be:	697a      	ldr	r2, [r7, #20]
 80082c0:	23fe      	movs	r3, #254	; 0xfe
 80082c2:	01db      	lsls	r3, r3, #7
 80082c4:	401a      	ands	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ca:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d116      	bne.n	80082fe <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	23f8      	movs	r3, #248	; 0xf8
 80082d4:	039b      	lsls	r3, r3, #14
 80082d6:	401a      	ands	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80082dc:	429a      	cmp	r2, r3
 80082de:	d10e      	bne.n	80082fe <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	23e0      	movs	r3, #224	; 0xe0
 80082e4:	051b      	lsls	r3, r3, #20
 80082e6:	401a      	ands	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d106      	bne.n	80082fe <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	0f5b      	lsrs	r3, r3, #29
 80082f4:	075a      	lsls	r2, r3, #29
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d001      	beq.n	8008302 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e000      	b.n	8008304 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	0018      	movs	r0, r3
 8008306:	46bd      	mov	sp, r7
 8008308:	b008      	add	sp, #32
 800830a:	bd80      	pop	{r7, pc}
 800830c:	40021000 	.word	0x40021000
 8008310:	40007000 	.word	0x40007000
 8008314:	00001388 	.word	0x00001388
 8008318:	efffffff 	.word	0xefffffff
 800831c:	feffffff 	.word	0xfeffffff
 8008320:	11c1808c 	.word	0x11c1808c
 8008324:	eefeffff 	.word	0xeefeffff

08008328 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d101      	bne.n	800833c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	e0e9      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800833c:	4b76      	ldr	r3, [pc, #472]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2207      	movs	r2, #7
 8008342:	4013      	ands	r3, r2
 8008344:	683a      	ldr	r2, [r7, #0]
 8008346:	429a      	cmp	r2, r3
 8008348:	d91e      	bls.n	8008388 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800834a:	4b73      	ldr	r3, [pc, #460]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2207      	movs	r2, #7
 8008350:	4393      	bics	r3, r2
 8008352:	0019      	movs	r1, r3
 8008354:	4b70      	ldr	r3, [pc, #448]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 8008356:	683a      	ldr	r2, [r7, #0]
 8008358:	430a      	orrs	r2, r1
 800835a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800835c:	f7fd f834 	bl	80053c8 <HAL_GetTick>
 8008360:	0003      	movs	r3, r0
 8008362:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008364:	e009      	b.n	800837a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008366:	f7fd f82f 	bl	80053c8 <HAL_GetTick>
 800836a:	0002      	movs	r2, r0
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	1ad3      	subs	r3, r2, r3
 8008370:	4a6a      	ldr	r2, [pc, #424]	; (800851c <HAL_RCC_ClockConfig+0x1f4>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d901      	bls.n	800837a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008376:	2303      	movs	r3, #3
 8008378:	e0ca      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800837a:	4b67      	ldr	r3, [pc, #412]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2207      	movs	r2, #7
 8008380:	4013      	ands	r3, r2
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	429a      	cmp	r2, r3
 8008386:	d1ee      	bne.n	8008366 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2202      	movs	r2, #2
 800838e:	4013      	ands	r3, r2
 8008390:	d015      	beq.n	80083be <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2204      	movs	r2, #4
 8008398:	4013      	ands	r3, r2
 800839a:	d006      	beq.n	80083aa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800839c:	4b60      	ldr	r3, [pc, #384]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 800839e:	689a      	ldr	r2, [r3, #8]
 80083a0:	4b5f      	ldr	r3, [pc, #380]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80083a2:	21e0      	movs	r1, #224	; 0xe0
 80083a4:	01c9      	lsls	r1, r1, #7
 80083a6:	430a      	orrs	r2, r1
 80083a8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80083aa:	4b5d      	ldr	r3, [pc, #372]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	4a5d      	ldr	r2, [pc, #372]	; (8008524 <HAL_RCC_ClockConfig+0x1fc>)
 80083b0:	4013      	ands	r3, r2
 80083b2:	0019      	movs	r1, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	689a      	ldr	r2, [r3, #8]
 80083b8:	4b59      	ldr	r3, [pc, #356]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80083ba:	430a      	orrs	r2, r1
 80083bc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	2201      	movs	r2, #1
 80083c4:	4013      	ands	r3, r2
 80083c6:	d057      	beq.n	8008478 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d107      	bne.n	80083e0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80083d0:	4b53      	ldr	r3, [pc, #332]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	2380      	movs	r3, #128	; 0x80
 80083d6:	029b      	lsls	r3, r3, #10
 80083d8:	4013      	ands	r3, r2
 80083da:	d12b      	bne.n	8008434 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	e097      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d107      	bne.n	80083f8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80083e8:	4b4d      	ldr	r3, [pc, #308]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	2380      	movs	r3, #128	; 0x80
 80083ee:	049b      	lsls	r3, r3, #18
 80083f0:	4013      	ands	r3, r2
 80083f2:	d11f      	bne.n	8008434 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e08b      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d107      	bne.n	8008410 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008400:	4b47      	ldr	r3, [pc, #284]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	2380      	movs	r3, #128	; 0x80
 8008406:	00db      	lsls	r3, r3, #3
 8008408:	4013      	ands	r3, r2
 800840a:	d113      	bne.n	8008434 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e07f      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	2b03      	cmp	r3, #3
 8008416:	d106      	bne.n	8008426 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008418:	4b41      	ldr	r3, [pc, #260]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 800841a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800841c:	2202      	movs	r2, #2
 800841e:	4013      	ands	r3, r2
 8008420:	d108      	bne.n	8008434 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	e074      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008426:	4b3e      	ldr	r3, [pc, #248]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 8008428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800842a:	2202      	movs	r2, #2
 800842c:	4013      	ands	r3, r2
 800842e:	d101      	bne.n	8008434 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	e06d      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008434:	4b3a      	ldr	r3, [pc, #232]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	2207      	movs	r2, #7
 800843a:	4393      	bics	r3, r2
 800843c:	0019      	movs	r1, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	4b37      	ldr	r3, [pc, #220]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 8008444:	430a      	orrs	r2, r1
 8008446:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008448:	f7fc ffbe 	bl	80053c8 <HAL_GetTick>
 800844c:	0003      	movs	r3, r0
 800844e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008450:	e009      	b.n	8008466 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008452:	f7fc ffb9 	bl	80053c8 <HAL_GetTick>
 8008456:	0002      	movs	r2, r0
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	1ad3      	subs	r3, r2, r3
 800845c:	4a2f      	ldr	r2, [pc, #188]	; (800851c <HAL_RCC_ClockConfig+0x1f4>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d901      	bls.n	8008466 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	e054      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008466:	4b2e      	ldr	r3, [pc, #184]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	2238      	movs	r2, #56	; 0x38
 800846c:	401a      	ands	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	00db      	lsls	r3, r3, #3
 8008474:	429a      	cmp	r2, r3
 8008476:	d1ec      	bne.n	8008452 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008478:	4b27      	ldr	r3, [pc, #156]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2207      	movs	r2, #7
 800847e:	4013      	ands	r3, r2
 8008480:	683a      	ldr	r2, [r7, #0]
 8008482:	429a      	cmp	r2, r3
 8008484:	d21e      	bcs.n	80084c4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008486:	4b24      	ldr	r3, [pc, #144]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2207      	movs	r2, #7
 800848c:	4393      	bics	r3, r2
 800848e:	0019      	movs	r1, r3
 8008490:	4b21      	ldr	r3, [pc, #132]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 8008492:	683a      	ldr	r2, [r7, #0]
 8008494:	430a      	orrs	r2, r1
 8008496:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008498:	f7fc ff96 	bl	80053c8 <HAL_GetTick>
 800849c:	0003      	movs	r3, r0
 800849e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80084a0:	e009      	b.n	80084b6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084a2:	f7fc ff91 	bl	80053c8 <HAL_GetTick>
 80084a6:	0002      	movs	r2, r0
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	4a1b      	ldr	r2, [pc, #108]	; (800851c <HAL_RCC_ClockConfig+0x1f4>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d901      	bls.n	80084b6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e02c      	b.n	8008510 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80084b6:	4b18      	ldr	r3, [pc, #96]	; (8008518 <HAL_RCC_ClockConfig+0x1f0>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	2207      	movs	r2, #7
 80084bc:	4013      	ands	r3, r2
 80084be:	683a      	ldr	r2, [r7, #0]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d1ee      	bne.n	80084a2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2204      	movs	r2, #4
 80084ca:	4013      	ands	r3, r2
 80084cc:	d009      	beq.n	80084e2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80084ce:	4b14      	ldr	r3, [pc, #80]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	4a15      	ldr	r2, [pc, #84]	; (8008528 <HAL_RCC_ClockConfig+0x200>)
 80084d4:	4013      	ands	r3, r2
 80084d6:	0019      	movs	r1, r3
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	68da      	ldr	r2, [r3, #12]
 80084dc:	4b10      	ldr	r3, [pc, #64]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80084de:	430a      	orrs	r2, r1
 80084e0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80084e2:	f000 f829 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 80084e6:	0001      	movs	r1, r0
 80084e8:	4b0d      	ldr	r3, [pc, #52]	; (8008520 <HAL_RCC_ClockConfig+0x1f8>)
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	0a1b      	lsrs	r3, r3, #8
 80084ee:	220f      	movs	r2, #15
 80084f0:	401a      	ands	r2, r3
 80084f2:	4b0e      	ldr	r3, [pc, #56]	; (800852c <HAL_RCC_ClockConfig+0x204>)
 80084f4:	0092      	lsls	r2, r2, #2
 80084f6:	58d3      	ldr	r3, [r2, r3]
 80084f8:	221f      	movs	r2, #31
 80084fa:	4013      	ands	r3, r2
 80084fc:	000a      	movs	r2, r1
 80084fe:	40da      	lsrs	r2, r3
 8008500:	4b0b      	ldr	r3, [pc, #44]	; (8008530 <HAL_RCC_ClockConfig+0x208>)
 8008502:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008504:	4b0b      	ldr	r3, [pc, #44]	; (8008534 <HAL_RCC_ClockConfig+0x20c>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	0018      	movs	r0, r3
 800850a:	f7fc ff01 	bl	8005310 <HAL_InitTick>
 800850e:	0003      	movs	r3, r0
}
 8008510:	0018      	movs	r0, r3
 8008512:	46bd      	mov	sp, r7
 8008514:	b004      	add	sp, #16
 8008516:	bd80      	pop	{r7, pc}
 8008518:	40022000 	.word	0x40022000
 800851c:	00001388 	.word	0x00001388
 8008520:	40021000 	.word	0x40021000
 8008524:	fffff0ff 	.word	0xfffff0ff
 8008528:	ffff8fff 	.word	0xffff8fff
 800852c:	0800e24c 	.word	0x0800e24c
 8008530:	20003134 	.word	0x20003134
 8008534:	20003138 	.word	0x20003138

08008538 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b086      	sub	sp, #24
 800853c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800853e:	4b3c      	ldr	r3, [pc, #240]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	2238      	movs	r2, #56	; 0x38
 8008544:	4013      	ands	r3, r2
 8008546:	d10f      	bne.n	8008568 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008548:	4b39      	ldr	r3, [pc, #228]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	0adb      	lsrs	r3, r3, #11
 800854e:	2207      	movs	r2, #7
 8008550:	4013      	ands	r3, r2
 8008552:	2201      	movs	r2, #1
 8008554:	409a      	lsls	r2, r3
 8008556:	0013      	movs	r3, r2
 8008558:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800855a:	6839      	ldr	r1, [r7, #0]
 800855c:	4835      	ldr	r0, [pc, #212]	; (8008634 <HAL_RCC_GetSysClockFreq+0xfc>)
 800855e:	f7f7 fdd1 	bl	8000104 <__udivsi3>
 8008562:	0003      	movs	r3, r0
 8008564:	613b      	str	r3, [r7, #16]
 8008566:	e05d      	b.n	8008624 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008568:	4b31      	ldr	r3, [pc, #196]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	2238      	movs	r2, #56	; 0x38
 800856e:	4013      	ands	r3, r2
 8008570:	2b08      	cmp	r3, #8
 8008572:	d102      	bne.n	800857a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008574:	4b30      	ldr	r3, [pc, #192]	; (8008638 <HAL_RCC_GetSysClockFreq+0x100>)
 8008576:	613b      	str	r3, [r7, #16]
 8008578:	e054      	b.n	8008624 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800857a:	4b2d      	ldr	r3, [pc, #180]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	2238      	movs	r2, #56	; 0x38
 8008580:	4013      	ands	r3, r2
 8008582:	2b10      	cmp	r3, #16
 8008584:	d138      	bne.n	80085f8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008586:	4b2a      	ldr	r3, [pc, #168]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	2203      	movs	r2, #3
 800858c:	4013      	ands	r3, r2
 800858e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008590:	4b27      	ldr	r3, [pc, #156]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	091b      	lsrs	r3, r3, #4
 8008596:	2207      	movs	r2, #7
 8008598:	4013      	ands	r3, r2
 800859a:	3301      	adds	r3, #1
 800859c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2b03      	cmp	r3, #3
 80085a2:	d10d      	bne.n	80085c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085a4:	68b9      	ldr	r1, [r7, #8]
 80085a6:	4824      	ldr	r0, [pc, #144]	; (8008638 <HAL_RCC_GetSysClockFreq+0x100>)
 80085a8:	f7f7 fdac 	bl	8000104 <__udivsi3>
 80085ac:	0003      	movs	r3, r0
 80085ae:	0019      	movs	r1, r3
 80085b0:	4b1f      	ldr	r3, [pc, #124]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	0a1b      	lsrs	r3, r3, #8
 80085b6:	227f      	movs	r2, #127	; 0x7f
 80085b8:	4013      	ands	r3, r2
 80085ba:	434b      	muls	r3, r1
 80085bc:	617b      	str	r3, [r7, #20]
        break;
 80085be:	e00d      	b.n	80085dc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80085c0:	68b9      	ldr	r1, [r7, #8]
 80085c2:	481c      	ldr	r0, [pc, #112]	; (8008634 <HAL_RCC_GetSysClockFreq+0xfc>)
 80085c4:	f7f7 fd9e 	bl	8000104 <__udivsi3>
 80085c8:	0003      	movs	r3, r0
 80085ca:	0019      	movs	r1, r3
 80085cc:	4b18      	ldr	r3, [pc, #96]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	0a1b      	lsrs	r3, r3, #8
 80085d2:	227f      	movs	r2, #127	; 0x7f
 80085d4:	4013      	ands	r3, r2
 80085d6:	434b      	muls	r3, r1
 80085d8:	617b      	str	r3, [r7, #20]
        break;
 80085da:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80085dc:	4b14      	ldr	r3, [pc, #80]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	0f5b      	lsrs	r3, r3, #29
 80085e2:	2207      	movs	r2, #7
 80085e4:	4013      	ands	r3, r2
 80085e6:	3301      	adds	r3, #1
 80085e8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80085ea:	6879      	ldr	r1, [r7, #4]
 80085ec:	6978      	ldr	r0, [r7, #20]
 80085ee:	f7f7 fd89 	bl	8000104 <__udivsi3>
 80085f2:	0003      	movs	r3, r0
 80085f4:	613b      	str	r3, [r7, #16]
 80085f6:	e015      	b.n	8008624 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80085f8:	4b0d      	ldr	r3, [pc, #52]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	2238      	movs	r2, #56	; 0x38
 80085fe:	4013      	ands	r3, r2
 8008600:	2b20      	cmp	r3, #32
 8008602:	d103      	bne.n	800860c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008604:	2380      	movs	r3, #128	; 0x80
 8008606:	021b      	lsls	r3, r3, #8
 8008608:	613b      	str	r3, [r7, #16]
 800860a:	e00b      	b.n	8008624 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800860c:	4b08      	ldr	r3, [pc, #32]	; (8008630 <HAL_RCC_GetSysClockFreq+0xf8>)
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	2238      	movs	r2, #56	; 0x38
 8008612:	4013      	ands	r3, r2
 8008614:	2b18      	cmp	r3, #24
 8008616:	d103      	bne.n	8008620 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8008618:	23fa      	movs	r3, #250	; 0xfa
 800861a:	01db      	lsls	r3, r3, #7
 800861c:	613b      	str	r3, [r7, #16]
 800861e:	e001      	b.n	8008624 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8008620:	2300      	movs	r3, #0
 8008622:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008624:	693b      	ldr	r3, [r7, #16]
}
 8008626:	0018      	movs	r0, r3
 8008628:	46bd      	mov	sp, r7
 800862a:	b006      	add	sp, #24
 800862c:	bd80      	pop	{r7, pc}
 800862e:	46c0      	nop			; (mov r8, r8)
 8008630:	40021000 	.word	0x40021000
 8008634:	00f42400 	.word	0x00f42400
 8008638:	007a1200 	.word	0x007a1200

0800863c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008640:	4b02      	ldr	r3, [pc, #8]	; (800864c <HAL_RCC_GetHCLKFreq+0x10>)
 8008642:	681b      	ldr	r3, [r3, #0]
}
 8008644:	0018      	movs	r0, r3
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	46c0      	nop			; (mov r8, r8)
 800864c:	20003134 	.word	0x20003134

08008650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008650:	b5b0      	push	{r4, r5, r7, lr}
 8008652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8008654:	f7ff fff2 	bl	800863c <HAL_RCC_GetHCLKFreq>
 8008658:	0004      	movs	r4, r0
 800865a:	f7ff fb39 	bl	8007cd0 <LL_RCC_GetAPB1Prescaler>
 800865e:	0003      	movs	r3, r0
 8008660:	0b1a      	lsrs	r2, r3, #12
 8008662:	4b05      	ldr	r3, [pc, #20]	; (8008678 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008664:	0092      	lsls	r2, r2, #2
 8008666:	58d3      	ldr	r3, [r2, r3]
 8008668:	221f      	movs	r2, #31
 800866a:	4013      	ands	r3, r2
 800866c:	40dc      	lsrs	r4, r3
 800866e:	0023      	movs	r3, r4
}
 8008670:	0018      	movs	r0, r3
 8008672:	46bd      	mov	sp, r7
 8008674:	bdb0      	pop	{r4, r5, r7, pc}
 8008676:	46c0      	nop			; (mov r8, r8)
 8008678:	0800e28c 	.word	0x0800e28c

0800867c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b086      	sub	sp, #24
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8008684:	2313      	movs	r3, #19
 8008686:	18fb      	adds	r3, r7, r3
 8008688:	2200      	movs	r2, #0
 800868a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800868c:	2312      	movs	r3, #18
 800868e:	18fb      	adds	r3, r7, r3
 8008690:	2200      	movs	r2, #0
 8008692:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	2380      	movs	r3, #128	; 0x80
 800869a:	029b      	lsls	r3, r3, #10
 800869c:	4013      	ands	r3, r2
 800869e:	d100      	bne.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80086a0:	e0a3      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80086a2:	2011      	movs	r0, #17
 80086a4:	183b      	adds	r3, r7, r0
 80086a6:	2200      	movs	r2, #0
 80086a8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086aa:	4bc3      	ldr	r3, [pc, #780]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086ae:	2380      	movs	r3, #128	; 0x80
 80086b0:	055b      	lsls	r3, r3, #21
 80086b2:	4013      	ands	r3, r2
 80086b4:	d110      	bne.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086b6:	4bc0      	ldr	r3, [pc, #768]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086ba:	4bbf      	ldr	r3, [pc, #764]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086bc:	2180      	movs	r1, #128	; 0x80
 80086be:	0549      	lsls	r1, r1, #21
 80086c0:	430a      	orrs	r2, r1
 80086c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80086c4:	4bbc      	ldr	r3, [pc, #752]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80086c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086c8:	2380      	movs	r3, #128	; 0x80
 80086ca:	055b      	lsls	r3, r3, #21
 80086cc:	4013      	ands	r3, r2
 80086ce:	60bb      	str	r3, [r7, #8]
 80086d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086d2:	183b      	adds	r3, r7, r0
 80086d4:	2201      	movs	r2, #1
 80086d6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086d8:	4bb8      	ldr	r3, [pc, #736]	; (80089bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	4bb7      	ldr	r3, [pc, #732]	; (80089bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086de:	2180      	movs	r1, #128	; 0x80
 80086e0:	0049      	lsls	r1, r1, #1
 80086e2:	430a      	orrs	r2, r1
 80086e4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086e6:	f7fc fe6f 	bl	80053c8 <HAL_GetTick>
 80086ea:	0003      	movs	r3, r0
 80086ec:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086ee:	e00b      	b.n	8008708 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086f0:	f7fc fe6a 	bl	80053c8 <HAL_GetTick>
 80086f4:	0002      	movs	r2, r0
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	d904      	bls.n	8008708 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80086fe:	2313      	movs	r3, #19
 8008700:	18fb      	adds	r3, r7, r3
 8008702:	2203      	movs	r2, #3
 8008704:	701a      	strb	r2, [r3, #0]
        break;
 8008706:	e005      	b.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008708:	4bac      	ldr	r3, [pc, #688]	; (80089bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	2380      	movs	r3, #128	; 0x80
 800870e:	005b      	lsls	r3, r3, #1
 8008710:	4013      	ands	r3, r2
 8008712:	d0ed      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8008714:	2313      	movs	r3, #19
 8008716:	18fb      	adds	r3, r7, r3
 8008718:	781b      	ldrb	r3, [r3, #0]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d154      	bne.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800871e:	4ba6      	ldr	r3, [pc, #664]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008720:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008722:	23c0      	movs	r3, #192	; 0xc0
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	4013      	ands	r3, r2
 8008728:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d019      	beq.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	429a      	cmp	r2, r3
 8008738:	d014      	beq.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800873a:	4b9f      	ldr	r3, [pc, #636]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800873c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800873e:	4aa0      	ldr	r2, [pc, #640]	; (80089c0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8008740:	4013      	ands	r3, r2
 8008742:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008744:	4b9c      	ldr	r3, [pc, #624]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008746:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008748:	4b9b      	ldr	r3, [pc, #620]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800874a:	2180      	movs	r1, #128	; 0x80
 800874c:	0249      	lsls	r1, r1, #9
 800874e:	430a      	orrs	r2, r1
 8008750:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008752:	4b99      	ldr	r3, [pc, #612]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008754:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008756:	4b98      	ldr	r3, [pc, #608]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008758:	499a      	ldr	r1, [pc, #616]	; (80089c4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800875a:	400a      	ands	r2, r1
 800875c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800875e:	4b96      	ldr	r3, [pc, #600]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008760:	697a      	ldr	r2, [r7, #20]
 8008762:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	2201      	movs	r2, #1
 8008768:	4013      	ands	r3, r2
 800876a:	d016      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800876c:	f7fc fe2c 	bl	80053c8 <HAL_GetTick>
 8008770:	0003      	movs	r3, r0
 8008772:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008774:	e00c      	b.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008776:	f7fc fe27 	bl	80053c8 <HAL_GetTick>
 800877a:	0002      	movs	r2, r0
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	4a91      	ldr	r2, [pc, #580]	; (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d904      	bls.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8008786:	2313      	movs	r3, #19
 8008788:	18fb      	adds	r3, r7, r3
 800878a:	2203      	movs	r2, #3
 800878c:	701a      	strb	r2, [r3, #0]
            break;
 800878e:	e004      	b.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008790:	4b89      	ldr	r3, [pc, #548]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008794:	2202      	movs	r2, #2
 8008796:	4013      	ands	r3, r2
 8008798:	d0ed      	beq.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800879a:	2313      	movs	r3, #19
 800879c:	18fb      	adds	r3, r7, r3
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d10a      	bne.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087a4:	4b84      	ldr	r3, [pc, #528]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087a8:	4a85      	ldr	r2, [pc, #532]	; (80089c0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80087aa:	4013      	ands	r3, r2
 80087ac:	0019      	movs	r1, r3
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087b2:	4b81      	ldr	r3, [pc, #516]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087b4:	430a      	orrs	r2, r1
 80087b6:	65da      	str	r2, [r3, #92]	; 0x5c
 80087b8:	e00c      	b.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80087ba:	2312      	movs	r3, #18
 80087bc:	18fb      	adds	r3, r7, r3
 80087be:	2213      	movs	r2, #19
 80087c0:	18ba      	adds	r2, r7, r2
 80087c2:	7812      	ldrb	r2, [r2, #0]
 80087c4:	701a      	strb	r2, [r3, #0]
 80087c6:	e005      	b.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087c8:	2312      	movs	r3, #18
 80087ca:	18fb      	adds	r3, r7, r3
 80087cc:	2213      	movs	r2, #19
 80087ce:	18ba      	adds	r2, r7, r2
 80087d0:	7812      	ldrb	r2, [r2, #0]
 80087d2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80087d4:	2311      	movs	r3, #17
 80087d6:	18fb      	adds	r3, r7, r3
 80087d8:	781b      	ldrb	r3, [r3, #0]
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d105      	bne.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087de:	4b76      	ldr	r3, [pc, #472]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80087e2:	4b75      	ldr	r3, [pc, #468]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087e4:	4979      	ldr	r1, [pc, #484]	; (80089cc <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80087e6:	400a      	ands	r2, r1
 80087e8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2201      	movs	r2, #1
 80087f0:	4013      	ands	r3, r2
 80087f2:	d009      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80087f4:	4b70      	ldr	r3, [pc, #448]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087f8:	2203      	movs	r2, #3
 80087fa:	4393      	bics	r3, r2
 80087fc:	0019      	movs	r1, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	685a      	ldr	r2, [r3, #4]
 8008802:	4b6d      	ldr	r3, [pc, #436]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008804:	430a      	orrs	r2, r1
 8008806:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2202      	movs	r2, #2
 800880e:	4013      	ands	r3, r2
 8008810:	d009      	beq.n	8008826 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008812:	4b69      	ldr	r3, [pc, #420]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008816:	220c      	movs	r2, #12
 8008818:	4393      	bics	r3, r2
 800881a:	0019      	movs	r1, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	689a      	ldr	r2, [r3, #8]
 8008820:	4b65      	ldr	r3, [pc, #404]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008822:	430a      	orrs	r2, r1
 8008824:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2210      	movs	r2, #16
 800882c:	4013      	ands	r3, r2
 800882e:	d009      	beq.n	8008844 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008830:	4b61      	ldr	r3, [pc, #388]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008834:	4a66      	ldr	r2, [pc, #408]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8008836:	4013      	ands	r3, r2
 8008838:	0019      	movs	r1, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	68da      	ldr	r2, [r3, #12]
 800883e:	4b5e      	ldr	r3, [pc, #376]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008840:	430a      	orrs	r2, r1
 8008842:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	2380      	movs	r3, #128	; 0x80
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4013      	ands	r3, r2
 800884e:	d009      	beq.n	8008864 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008850:	4b59      	ldr	r3, [pc, #356]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008854:	4a5f      	ldr	r2, [pc, #380]	; (80089d4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008856:	4013      	ands	r3, r2
 8008858:	0019      	movs	r1, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	699a      	ldr	r2, [r3, #24]
 800885e:	4b56      	ldr	r3, [pc, #344]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008860:	430a      	orrs	r2, r1
 8008862:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	2380      	movs	r3, #128	; 0x80
 800886a:	00db      	lsls	r3, r3, #3
 800886c:	4013      	ands	r3, r2
 800886e:	d009      	beq.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008870:	4b51      	ldr	r3, [pc, #324]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008874:	4a58      	ldr	r2, [pc, #352]	; (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008876:	4013      	ands	r3, r2
 8008878:	0019      	movs	r1, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	69da      	ldr	r2, [r3, #28]
 800887e:	4b4e      	ldr	r3, [pc, #312]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008880:	430a      	orrs	r2, r1
 8008882:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2220      	movs	r2, #32
 800888a:	4013      	ands	r3, r2
 800888c:	d009      	beq.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800888e:	4b4a      	ldr	r3, [pc, #296]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008892:	4a52      	ldr	r2, [pc, #328]	; (80089dc <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8008894:	4013      	ands	r3, r2
 8008896:	0019      	movs	r1, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	691a      	ldr	r2, [r3, #16]
 800889c:	4b46      	ldr	r3, [pc, #280]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800889e:	430a      	orrs	r2, r1
 80088a0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	2380      	movs	r3, #128	; 0x80
 80088a8:	01db      	lsls	r3, r3, #7
 80088aa:	4013      	ands	r3, r2
 80088ac:	d015      	beq.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80088ae:	4b42      	ldr	r3, [pc, #264]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	0899      	lsrs	r1, r3, #2
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a1a      	ldr	r2, [r3, #32]
 80088ba:	4b3f      	ldr	r3, [pc, #252]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088bc:	430a      	orrs	r2, r1
 80088be:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6a1a      	ldr	r2, [r3, #32]
 80088c4:	2380      	movs	r3, #128	; 0x80
 80088c6:	05db      	lsls	r3, r3, #23
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d106      	bne.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80088cc:	4b3a      	ldr	r3, [pc, #232]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088ce:	68da      	ldr	r2, [r3, #12]
 80088d0:	4b39      	ldr	r3, [pc, #228]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088d2:	2180      	movs	r1, #128	; 0x80
 80088d4:	0249      	lsls	r1, r1, #9
 80088d6:	430a      	orrs	r2, r1
 80088d8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	2380      	movs	r3, #128	; 0x80
 80088e0:	031b      	lsls	r3, r3, #12
 80088e2:	4013      	ands	r3, r2
 80088e4:	d009      	beq.n	80088fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80088e6:	4b34      	ldr	r3, [pc, #208]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088ea:	2240      	movs	r2, #64	; 0x40
 80088ec:	4393      	bics	r3, r2
 80088ee:	0019      	movs	r1, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088f4:	4b30      	ldr	r3, [pc, #192]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088f6:	430a      	orrs	r2, r1
 80088f8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	2380      	movs	r3, #128	; 0x80
 8008900:	039b      	lsls	r3, r3, #14
 8008902:	4013      	ands	r3, r2
 8008904:	d016      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008906:	4b2c      	ldr	r3, [pc, #176]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890a:	4a35      	ldr	r2, [pc, #212]	; (80089e0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800890c:	4013      	ands	r3, r2
 800890e:	0019      	movs	r1, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008914:	4b28      	ldr	r3, [pc, #160]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008916:	430a      	orrs	r2, r1
 8008918:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800891e:	2380      	movs	r3, #128	; 0x80
 8008920:	03db      	lsls	r3, r3, #15
 8008922:	429a      	cmp	r2, r3
 8008924:	d106      	bne.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008926:	4b24      	ldr	r3, [pc, #144]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008928:	68da      	ldr	r2, [r3, #12]
 800892a:	4b23      	ldr	r3, [pc, #140]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800892c:	2180      	movs	r1, #128	; 0x80
 800892e:	0449      	lsls	r1, r1, #17
 8008930:	430a      	orrs	r2, r1
 8008932:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	2380      	movs	r3, #128	; 0x80
 800893a:	03db      	lsls	r3, r3, #15
 800893c:	4013      	ands	r3, r2
 800893e:	d016      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008940:	4b1d      	ldr	r3, [pc, #116]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008944:	4a27      	ldr	r2, [pc, #156]	; (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8008946:	4013      	ands	r3, r2
 8008948:	0019      	movs	r1, r3
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800894e:	4b1a      	ldr	r3, [pc, #104]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008950:	430a      	orrs	r2, r1
 8008952:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008958:	2380      	movs	r3, #128	; 0x80
 800895a:	045b      	lsls	r3, r3, #17
 800895c:	429a      	cmp	r2, r3
 800895e:	d106      	bne.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008960:	4b15      	ldr	r3, [pc, #84]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008962:	68da      	ldr	r2, [r3, #12]
 8008964:	4b14      	ldr	r3, [pc, #80]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008966:	2180      	movs	r1, #128	; 0x80
 8008968:	0449      	lsls	r1, r1, #17
 800896a:	430a      	orrs	r2, r1
 800896c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	2380      	movs	r3, #128	; 0x80
 8008974:	011b      	lsls	r3, r3, #4
 8008976:	4013      	ands	r3, r2
 8008978:	d016      	beq.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800897a:	4b0f      	ldr	r3, [pc, #60]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800897c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800897e:	4a1a      	ldr	r2, [pc, #104]	; (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8008980:	4013      	ands	r3, r2
 8008982:	0019      	movs	r1, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	695a      	ldr	r2, [r3, #20]
 8008988:	4b0b      	ldr	r3, [pc, #44]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800898a:	430a      	orrs	r2, r1
 800898c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	695a      	ldr	r2, [r3, #20]
 8008992:	2380      	movs	r3, #128	; 0x80
 8008994:	01db      	lsls	r3, r3, #7
 8008996:	429a      	cmp	r2, r3
 8008998:	d106      	bne.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800899a:	4b07      	ldr	r3, [pc, #28]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800899c:	68da      	ldr	r2, [r3, #12]
 800899e:	4b06      	ldr	r3, [pc, #24]	; (80089b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089a0:	2180      	movs	r1, #128	; 0x80
 80089a2:	0249      	lsls	r1, r1, #9
 80089a4:	430a      	orrs	r2, r1
 80089a6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80089a8:	2312      	movs	r3, #18
 80089aa:	18fb      	adds	r3, r7, r3
 80089ac:	781b      	ldrb	r3, [r3, #0]
}
 80089ae:	0018      	movs	r0, r3
 80089b0:	46bd      	mov	sp, r7
 80089b2:	b006      	add	sp, #24
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	46c0      	nop			; (mov r8, r8)
 80089b8:	40021000 	.word	0x40021000
 80089bc:	40007000 	.word	0x40007000
 80089c0:	fffffcff 	.word	0xfffffcff
 80089c4:	fffeffff 	.word	0xfffeffff
 80089c8:	00001388 	.word	0x00001388
 80089cc:	efffffff 	.word	0xefffffff
 80089d0:	fffff3ff 	.word	0xfffff3ff
 80089d4:	fff3ffff 	.word	0xfff3ffff
 80089d8:	ffcfffff 	.word	0xffcfffff
 80089dc:	ffffcfff 	.word	0xffffcfff
 80089e0:	ffbfffff 	.word	0xffbfffff
 80089e4:	feffffff 	.word	0xfeffffff
 80089e8:	ffff3fff 	.word	0xffff3fff

080089ec <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b086      	sub	sp, #24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80089f4:	2300      	movs	r3, #0
 80089f6:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	2380      	movs	r3, #128	; 0x80
 80089fc:	029b      	lsls	r3, r3, #10
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d136      	bne.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008a02:	4bcd      	ldr	r3, [pc, #820]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a04:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a06:	23c0      	movs	r3, #192	; 0xc0
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8008a0e:	4bca      	ldr	r3, [pc, #808]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a12:	2202      	movs	r2, #2
 8008a14:	4013      	ands	r3, r2
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d108      	bne.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	2380      	movs	r3, #128	; 0x80
 8008a1e:	005b      	lsls	r3, r3, #1
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d103      	bne.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8008a24:	2380      	movs	r3, #128	; 0x80
 8008a26:	021b      	lsls	r3, r3, #8
 8008a28:	617b      	str	r3, [r7, #20]
 8008a2a:	e31c      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8008a2c:	4bc2      	ldr	r3, [pc, #776]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a30:	2202      	movs	r2, #2
 8008a32:	4013      	ands	r3, r2
 8008a34:	2b02      	cmp	r3, #2
 8008a36:	d108      	bne.n	8008a4a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	2380      	movs	r3, #128	; 0x80
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d103      	bne.n	8008a4a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8008a42:	23fa      	movs	r3, #250	; 0xfa
 8008a44:	01db      	lsls	r3, r3, #7
 8008a46:	617b      	str	r3, [r7, #20]
 8008a48:	e30d      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8008a4a:	4bbb      	ldr	r3, [pc, #748]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	2380      	movs	r3, #128	; 0x80
 8008a50:	029b      	lsls	r3, r3, #10
 8008a52:	401a      	ands	r2, r3
 8008a54:	2380      	movs	r3, #128	; 0x80
 8008a56:	029b      	lsls	r3, r3, #10
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d000      	beq.n	8008a5e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8008a5c:	e303      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	23c0      	movs	r3, #192	; 0xc0
 8008a62:	009b      	lsls	r3, r3, #2
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d000      	beq.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8008a68:	e2fd      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 8008a6a:	4bb4      	ldr	r3, [pc, #720]	; (8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8008a6c:	617b      	str	r3, [r7, #20]
 8008a6e:	e2fa      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8008a70:	4bb1      	ldr	r3, [pc, #708]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	2203      	movs	r2, #3
 8008a76:	4013      	ands	r3, r2
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d102      	bne.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8008a7c:	4bb0      	ldr	r3, [pc, #704]	; (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008a7e:	613b      	str	r3, [r7, #16]
 8008a80:	e00a      	b.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8008a82:	4bad      	ldr	r3, [pc, #692]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a84:	68db      	ldr	r3, [r3, #12]
 8008a86:	2203      	movs	r2, #3
 8008a88:	4013      	ands	r3, r2
 8008a8a:	2b03      	cmp	r3, #3
 8008a8c:	d102      	bne.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8008a8e:	4bad      	ldr	r3, [pc, #692]	; (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8008a90:	613b      	str	r3, [r7, #16]
 8008a92:	e001      	b.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8008a94:	2300      	movs	r3, #0
 8008a96:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008a98:	4ba7      	ldr	r3, [pc, #668]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	091b      	lsrs	r3, r3, #4
 8008a9e:	2207      	movs	r2, #7
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	0019      	movs	r1, r3
 8008aa6:	6938      	ldr	r0, [r7, #16]
 8008aa8:	f7f7 fb2c 	bl	8000104 <__udivsi3>
 8008aac:	0003      	movs	r3, r0
 8008aae:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	2380      	movs	r3, #128	; 0x80
 8008ab4:	03db      	lsls	r3, r3, #15
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d100      	bne.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8008aba:	e28e      	b.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	2380      	movs	r3, #128	; 0x80
 8008ac0:	03db      	lsls	r3, r3, #15
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d900      	bls.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008ac6:	e2b7      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	2380      	movs	r3, #128	; 0x80
 8008acc:	039b      	lsls	r3, r3, #14
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d100      	bne.n	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8008ad2:	e253      	b.n	8008f7c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	2380      	movs	r3, #128	; 0x80
 8008ad8:	039b      	lsls	r3, r3, #14
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d900      	bls.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008ade:	e2ab      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	2380      	movs	r3, #128	; 0x80
 8008ae4:	031b      	lsls	r3, r3, #12
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d100      	bne.n	8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008aea:	e0b2      	b.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8008aec:	687a      	ldr	r2, [r7, #4]
 8008aee:	2380      	movs	r3, #128	; 0x80
 8008af0:	031b      	lsls	r3, r3, #12
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d900      	bls.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8008af6:	e29f      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	2380      	movs	r3, #128	; 0x80
 8008afc:	01db      	lsls	r3, r3, #7
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d100      	bne.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8008b02:	e103      	b.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	2380      	movs	r3, #128	; 0x80
 8008b08:	01db      	lsls	r3, r3, #7
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d900      	bls.n	8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008b0e:	e293      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	2380      	movs	r3, #128	; 0x80
 8008b14:	011b      	lsls	r3, r3, #4
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d100      	bne.n	8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8008b1a:	e165      	b.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	2380      	movs	r3, #128	; 0x80
 8008b20:	011b      	lsls	r3, r3, #4
 8008b22:	429a      	cmp	r2, r3
 8008b24:	d900      	bls.n	8008b28 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8008b26:	e287      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	2380      	movs	r3, #128	; 0x80
 8008b2c:	00db      	lsls	r3, r3, #3
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d100      	bne.n	8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8008b32:	e1e3      	b.n	8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	2380      	movs	r3, #128	; 0x80
 8008b38:	00db      	lsls	r3, r3, #3
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d900      	bls.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8008b3e:	e27b      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	2380      	movs	r3, #128	; 0x80
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d100      	bne.n	8008b4c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8008b4a:	e197      	b.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	2380      	movs	r3, #128	; 0x80
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d900      	bls.n	8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8008b56:	e26f      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2b20      	cmp	r3, #32
 8008b5c:	d100      	bne.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8008b5e:	e118      	b.n	8008d92 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2b20      	cmp	r3, #32
 8008b64:	d900      	bls.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8008b66:	e267      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2b10      	cmp	r3, #16
 8008b6c:	d100      	bne.n	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8008b6e:	e093      	b.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2b10      	cmp	r3, #16
 8008b74:	d900      	bls.n	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008b76:	e25f      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d003      	beq.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	d033      	beq.n	8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8008b84:	e258      	b.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008b86:	4b6c      	ldr	r3, [pc, #432]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b8a:	2203      	movs	r2, #3
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d104      	bne.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b96:	f7ff fd5b 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8008b9a:	0003      	movs	r3, r0
 8008b9c:	617b      	str	r3, [r7, #20]
        break;
 8008b9e:	e24d      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d104      	bne.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 8008ba6:	f7ff fcc7 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 8008baa:	0003      	movs	r3, r0
 8008bac:	617b      	str	r3, [r7, #20]
        break;
 8008bae:	e245      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008bb0:	4b61      	ldr	r3, [pc, #388]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	2380      	movs	r3, #128	; 0x80
 8008bb6:	00db      	lsls	r3, r3, #3
 8008bb8:	401a      	ands	r2, r3
 8008bba:	2380      	movs	r3, #128	; 0x80
 8008bbc:	00db      	lsls	r3, r3, #3
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d105      	bne.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d102      	bne.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8008bc8:	4b5d      	ldr	r3, [pc, #372]	; (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008bca:	617b      	str	r3, [r7, #20]
        break;
 8008bcc:	e236      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008bce:	4b5a      	ldr	r3, [pc, #360]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	4013      	ands	r3, r2
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	d000      	beq.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 8008bda:	e22f      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2b03      	cmp	r3, #3
 8008be0:	d000      	beq.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8008be2:	e22b      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8008be4:	2380      	movs	r3, #128	; 0x80
 8008be6:	021b      	lsls	r3, r3, #8
 8008be8:	617b      	str	r3, [r7, #20]
        break;
 8008bea:	e227      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008bec:	4b52      	ldr	r3, [pc, #328]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bf0:	220c      	movs	r2, #12
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d104      	bne.n	8008c06 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008bfc:	f7ff fd28 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8008c00:	0003      	movs	r3, r0
 8008c02:	617b      	str	r3, [r7, #20]
        break;
 8008c04:	e21c      	b.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2b04      	cmp	r3, #4
 8008c0a:	d104      	bne.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008c0c:	f7ff fc94 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 8008c10:	0003      	movs	r3, r0
 8008c12:	617b      	str	r3, [r7, #20]
        break;
 8008c14:	e214      	b.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008c16:	4b48      	ldr	r3, [pc, #288]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	2380      	movs	r3, #128	; 0x80
 8008c1c:	00db      	lsls	r3, r3, #3
 8008c1e:	401a      	ands	r2, r3
 8008c20:	2380      	movs	r3, #128	; 0x80
 8008c22:	00db      	lsls	r3, r3, #3
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d105      	bne.n	8008c34 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2b08      	cmp	r3, #8
 8008c2c:	d102      	bne.n	8008c34 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 8008c2e:	4b44      	ldr	r3, [pc, #272]	; (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008c30:	617b      	str	r3, [r7, #20]
        break;
 8008c32:	e205      	b.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008c34:	4b40      	ldr	r3, [pc, #256]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c38:	2202      	movs	r2, #2
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d000      	beq.n	8008c42 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008c40:	e1fe      	b.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2b0c      	cmp	r3, #12
 8008c46:	d000      	beq.n	8008c4a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008c48:	e1fa      	b.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8008c4a:	2380      	movs	r3, #128	; 0x80
 8008c4c:	021b      	lsls	r3, r3, #8
 8008c4e:	617b      	str	r3, [r7, #20]
        break;
 8008c50:	e1f6      	b.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008c52:	4b39      	ldr	r3, [pc, #228]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c56:	2240      	movs	r2, #64	; 0x40
 8008c58:	4013      	ands	r3, r2
 8008c5a:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8008c5c:	4b36      	ldr	r3, [pc, #216]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	2380      	movs	r3, #128	; 0x80
 8008c62:	00db      	lsls	r3, r3, #3
 8008c64:	401a      	ands	r2, r3
 8008c66:	2380      	movs	r3, #128	; 0x80
 8008c68:	00db      	lsls	r3, r3, #3
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d105      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d102      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 8008c74:	4b34      	ldr	r3, [pc, #208]	; (8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8008c76:	617b      	str	r3, [r7, #20]
        break;
 8008c78:	e1e4      	b.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008c7a:	4b2f      	ldr	r3, [pc, #188]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c7e:	2202      	movs	r2, #2
 8008c80:	4013      	ands	r3, r2
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d000      	beq.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8008c86:	e1dd      	b.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2b40      	cmp	r3, #64	; 0x40
 8008c8c:	d000      	beq.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8008c8e:	e1d9      	b.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8008c90:	2380      	movs	r3, #128	; 0x80
 8008c92:	021b      	lsls	r3, r3, #8
 8008c94:	617b      	str	r3, [r7, #20]
        break;
 8008c96:	e1d5      	b.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008c98:	4b27      	ldr	r3, [pc, #156]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c9a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c9c:	23c0      	movs	r3, #192	; 0xc0
 8008c9e:	011b      	lsls	r3, r3, #4
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d104      	bne.n	8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008caa:	f7ff fcd1 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8008cae:	0003      	movs	r3, r0
 8008cb0:	617b      	str	r3, [r7, #20]
        break;
 8008cb2:	e1c9      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008cb4:	68fa      	ldr	r2, [r7, #12]
 8008cb6:	2380      	movs	r3, #128	; 0x80
 8008cb8:	00db      	lsls	r3, r3, #3
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d104      	bne.n	8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8008cbe:	f7ff fc3b 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 8008cc2:	0003      	movs	r3, r0
 8008cc4:	617b      	str	r3, [r7, #20]
        break;
 8008cc6:	e1bf      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008cc8:	4b1b      	ldr	r3, [pc, #108]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	2380      	movs	r3, #128	; 0x80
 8008cce:	00db      	lsls	r3, r3, #3
 8008cd0:	401a      	ands	r2, r3
 8008cd2:	2380      	movs	r3, #128	; 0x80
 8008cd4:	00db      	lsls	r3, r3, #3
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d107      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8008cda:	68fa      	ldr	r2, [r7, #12]
 8008cdc:	2380      	movs	r3, #128	; 0x80
 8008cde:	011b      	lsls	r3, r3, #4
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d102      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8008ce4:	4b16      	ldr	r3, [pc, #88]	; (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008ce6:	617b      	str	r3, [r7, #20]
        break;
 8008ce8:	e1ae      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008cea:	4b13      	ldr	r3, [pc, #76]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cee:	2202      	movs	r2, #2
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d000      	beq.n	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8008cf6:	e1a7      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	23c0      	movs	r3, #192	; 0xc0
 8008cfc:	011b      	lsls	r3, r3, #4
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d000      	beq.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008d02:	e1a1      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8008d04:	2380      	movs	r3, #128	; 0x80
 8008d06:	021b      	lsls	r3, r3, #8
 8008d08:	617b      	str	r3, [r7, #20]
        break;
 8008d0a:	e19d      	b.n	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008d0c:	4b0a      	ldr	r3, [pc, #40]	; (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d10:	0f9b      	lsrs	r3, r3, #30
 8008d12:	079b      	lsls	r3, r3, #30
 8008d14:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d104      	bne.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d1c:	f7ff fc0c 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 8008d20:	0003      	movs	r3, r0
 8008d22:	617b      	str	r3, [r7, #20]
        break;
 8008d24:	e192      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	2380      	movs	r3, #128	; 0x80
 8008d2a:	061b      	lsls	r3, r3, #24
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d10d      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 8008d30:	4b03      	ldr	r3, [pc, #12]	; (8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008d32:	617b      	str	r3, [r7, #20]
        break;
 8008d34:	e18a      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008d36:	46c0      	nop			; (mov r8, r8)
 8008d38:	40021000 	.word	0x40021000
 8008d3c:	0003d090 	.word	0x0003d090
 8008d40:	00f42400 	.word	0x00f42400
 8008d44:	007a1200 	.word	0x007a1200
 8008d48:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	2380      	movs	r3, #128	; 0x80
 8008d50:	05db      	lsls	r3, r3, #23
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d000      	beq.n	8008d58 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 8008d56:	e179      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008d58:	4bc5      	ldr	r3, [pc, #788]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d5a:	68da      	ldr	r2, [r3, #12]
 8008d5c:	2380      	movs	r3, #128	; 0x80
 8008d5e:	025b      	lsls	r3, r3, #9
 8008d60:	4013      	ands	r3, r2
 8008d62:	d100      	bne.n	8008d66 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8008d64:	e172      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008d66:	4bc2      	ldr	r3, [pc, #776]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	0a1b      	lsrs	r3, r3, #8
 8008d6c:	227f      	movs	r2, #127	; 0x7f
 8008d6e:	4013      	ands	r3, r2
 8008d70:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	68ba      	ldr	r2, [r7, #8]
 8008d76:	435a      	muls	r2, r3
 8008d78:	4bbd      	ldr	r3, [pc, #756]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	0c5b      	lsrs	r3, r3, #17
 8008d7e:	211f      	movs	r1, #31
 8008d80:	400b      	ands	r3, r1
 8008d82:	3301      	adds	r3, #1
 8008d84:	0019      	movs	r1, r3
 8008d86:	0010      	movs	r0, r2
 8008d88:	f7f7 f9bc 	bl	8000104 <__udivsi3>
 8008d8c:	0003      	movs	r3, r0
 8008d8e:	617b      	str	r3, [r7, #20]
        break;
 8008d90:	e15c      	b.n	800904c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008d92:	4bb7      	ldr	r3, [pc, #732]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008d94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d96:	23c0      	movs	r3, #192	; 0xc0
 8008d98:	019b      	lsls	r3, r3, #6
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d104      	bne.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008da4:	f7ff fc54 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8008da8:	0003      	movs	r3, r0
 8008daa:	617b      	str	r3, [r7, #20]
        break;
 8008dac:	e150      	b.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008dae:	68fa      	ldr	r2, [r7, #12]
 8008db0:	2380      	movs	r3, #128	; 0x80
 8008db2:	015b      	lsls	r3, r3, #5
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d104      	bne.n	8008dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8008db8:	f7ff fbbe 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 8008dbc:	0003      	movs	r3, r0
 8008dbe:	617b      	str	r3, [r7, #20]
        break;
 8008dc0:	e146      	b.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008dc2:	4bab      	ldr	r3, [pc, #684]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	2380      	movs	r3, #128	; 0x80
 8008dc8:	00db      	lsls	r3, r3, #3
 8008dca:	401a      	ands	r2, r3
 8008dcc:	2380      	movs	r3, #128	; 0x80
 8008dce:	00db      	lsls	r3, r3, #3
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d000      	beq.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 8008dd4:	e13c      	b.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8008dd6:	68fa      	ldr	r2, [r7, #12]
 8008dd8:	2380      	movs	r3, #128	; 0x80
 8008dda:	019b      	lsls	r3, r3, #6
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d000      	beq.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8008de0:	e136      	b.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 8008de2:	4ba4      	ldr	r3, [pc, #656]	; (8009074 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008de4:	617b      	str	r3, [r7, #20]
        break;
 8008de6:	e133      	b.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8008de8:	4ba1      	ldr	r3, [pc, #644]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008dea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008dec:	23c0      	movs	r3, #192	; 0xc0
 8008dee:	021b      	lsls	r3, r3, #8
 8008df0:	4013      	ands	r3, r2
 8008df2:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	2380      	movs	r3, #128	; 0x80
 8008df8:	01db      	lsls	r3, r3, #7
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d11c      	bne.n	8008e38 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008dfe:	4b9c      	ldr	r3, [pc, #624]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e00:	68da      	ldr	r2, [r3, #12]
 8008e02:	2380      	movs	r3, #128	; 0x80
 8008e04:	025b      	lsls	r3, r3, #9
 8008e06:	4013      	ands	r3, r2
 8008e08:	d100      	bne.n	8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8008e0a:	e123      	b.n	8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008e0c:	4b98      	ldr	r3, [pc, #608]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	0a1b      	lsrs	r3, r3, #8
 8008e12:	227f      	movs	r2, #127	; 0x7f
 8008e14:	4013      	ands	r3, r2
 8008e16:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	68ba      	ldr	r2, [r7, #8]
 8008e1c:	435a      	muls	r2, r3
 8008e1e:	4b94      	ldr	r3, [pc, #592]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	0c5b      	lsrs	r3, r3, #17
 8008e24:	211f      	movs	r1, #31
 8008e26:	400b      	ands	r3, r1
 8008e28:	3301      	adds	r3, #1
 8008e2a:	0019      	movs	r1, r3
 8008e2c:	0010      	movs	r0, r2
 8008e2e:	f7f7 f969 	bl	8000104 <__udivsi3>
 8008e32:	0003      	movs	r3, r0
 8008e34:	617b      	str	r3, [r7, #20]
        break;
 8008e36:	e10d      	b.n	8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d104      	bne.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008e3e:	f7ff fb7b 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 8008e42:	0003      	movs	r3, r0
 8008e44:	617b      	str	r3, [r7, #20]
        break;
 8008e46:	e105      	b.n	8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8008e48:	4b89      	ldr	r3, [pc, #548]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	2380      	movs	r3, #128	; 0x80
 8008e4e:	00db      	lsls	r3, r3, #3
 8008e50:	401a      	ands	r2, r3
 8008e52:	2380      	movs	r3, #128	; 0x80
 8008e54:	00db      	lsls	r3, r3, #3
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d107      	bne.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	2380      	movs	r3, #128	; 0x80
 8008e5e:	021b      	lsls	r3, r3, #8
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d102      	bne.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 8008e64:	4b83      	ldr	r3, [pc, #524]	; (8009074 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008e66:	617b      	str	r3, [r7, #20]
        break;
 8008e68:	e0f4      	b.n	8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8008e6a:	68fa      	ldr	r2, [r7, #12]
 8008e6c:	23c0      	movs	r3, #192	; 0xc0
 8008e6e:	021b      	lsls	r3, r3, #8
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d000      	beq.n	8008e76 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008e74:	e0ee      	b.n	8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8008e76:	4b80      	ldr	r3, [pc, #512]	; (8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8008e78:	617b      	str	r3, [r7, #20]
        break;
 8008e7a:	e0eb      	b.n	8009054 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008e7c:	4b7c      	ldr	r3, [pc, #496]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e7e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e80:	23c0      	movs	r3, #192	; 0xc0
 8008e82:	031b      	lsls	r3, r3, #12
 8008e84:	4013      	ands	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d104      	bne.n	8008e98 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e8e:	f7ff fbdf 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8008e92:	0003      	movs	r3, r0
 8008e94:	617b      	str	r3, [r7, #20]
        break;
 8008e96:	e0df      	b.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008e98:	4b75      	ldr	r3, [pc, #468]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	d108      	bne.n	8008eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 8008ea4:	68fa      	ldr	r2, [r7, #12]
 8008ea6:	2380      	movs	r3, #128	; 0x80
 8008ea8:	02db      	lsls	r3, r3, #11
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d103      	bne.n	8008eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 8008eae:	23fa      	movs	r3, #250	; 0xfa
 8008eb0:	01db      	lsls	r3, r3, #7
 8008eb2:	617b      	str	r3, [r7, #20]
 8008eb4:	e021      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008eb6:	4b6e      	ldr	r3, [pc, #440]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	2380      	movs	r3, #128	; 0x80
 8008ebc:	00db      	lsls	r3, r3, #3
 8008ebe:	401a      	ands	r2, r3
 8008ec0:	2380      	movs	r3, #128	; 0x80
 8008ec2:	00db      	lsls	r3, r3, #3
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d107      	bne.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	2380      	movs	r3, #128	; 0x80
 8008ecc:	031b      	lsls	r3, r3, #12
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d102      	bne.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 8008ed2:	4b68      	ldr	r3, [pc, #416]	; (8009074 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008ed4:	617b      	str	r3, [r7, #20]
 8008ed6:	e010      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008ed8:	4b65      	ldr	r3, [pc, #404]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008edc:	2202      	movs	r2, #2
 8008ede:	4013      	ands	r3, r2
 8008ee0:	2b02      	cmp	r3, #2
 8008ee2:	d000      	beq.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008ee4:	e0b8      	b.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8008ee6:	68fa      	ldr	r2, [r7, #12]
 8008ee8:	23c0      	movs	r3, #192	; 0xc0
 8008eea:	031b      	lsls	r3, r3, #12
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d000      	beq.n	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008ef0:	e0b2      	b.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 8008ef2:	2380      	movs	r3, #128	; 0x80
 8008ef4:	021b      	lsls	r3, r3, #8
 8008ef6:	617b      	str	r3, [r7, #20]
        break;
 8008ef8:	e0ae      	b.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8008efa:	e0ad      	b.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008efc:	4b5c      	ldr	r3, [pc, #368]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008efe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f00:	23c0      	movs	r3, #192	; 0xc0
 8008f02:	039b      	lsls	r3, r3, #14
 8008f04:	4013      	ands	r3, r2
 8008f06:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d104      	bne.n	8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f0e:	f7ff fb9f 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8008f12:	0003      	movs	r3, r0
 8008f14:	617b      	str	r3, [r7, #20]
        break;
 8008f16:	e0a1      	b.n	800905c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8008f18:	4b55      	ldr	r3, [pc, #340]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f1c:	2202      	movs	r2, #2
 8008f1e:	4013      	ands	r3, r2
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d108      	bne.n	8008f36 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	2380      	movs	r3, #128	; 0x80
 8008f28:	035b      	lsls	r3, r3, #13
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d103      	bne.n	8008f36 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 8008f2e:	23fa      	movs	r3, #250	; 0xfa
 8008f30:	01db      	lsls	r3, r3, #7
 8008f32:	617b      	str	r3, [r7, #20]
 8008f34:	e021      	b.n	8008f7a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008f36:	4b4e      	ldr	r3, [pc, #312]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	2380      	movs	r3, #128	; 0x80
 8008f3c:	00db      	lsls	r3, r3, #3
 8008f3e:	401a      	ands	r2, r3
 8008f40:	2380      	movs	r3, #128	; 0x80
 8008f42:	00db      	lsls	r3, r3, #3
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d107      	bne.n	8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 8008f48:	68fa      	ldr	r2, [r7, #12]
 8008f4a:	2380      	movs	r3, #128	; 0x80
 8008f4c:	039b      	lsls	r3, r3, #14
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d102      	bne.n	8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 8008f52:	4b48      	ldr	r3, [pc, #288]	; (8009074 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008f54:	617b      	str	r3, [r7, #20]
 8008f56:	e010      	b.n	8008f7a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008f58:	4b45      	ldr	r3, [pc, #276]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f5c:	2202      	movs	r2, #2
 8008f5e:	4013      	ands	r3, r2
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d000      	beq.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008f64:	e07a      	b.n	800905c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	23c0      	movs	r3, #192	; 0xc0
 8008f6a:	039b      	lsls	r3, r3, #14
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d000      	beq.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8008f70:	e074      	b.n	800905c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 8008f72:	2380      	movs	r3, #128	; 0x80
 8008f74:	021b      	lsls	r3, r3, #8
 8008f76:	617b      	str	r3, [r7, #20]
        break;
 8008f78:	e070      	b.n	800905c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8008f7a:	e06f      	b.n	800905c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8008f7c:	4b3c      	ldr	r3, [pc, #240]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f7e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f80:	2380      	movs	r3, #128	; 0x80
 8008f82:	03db      	lsls	r3, r3, #15
 8008f84:	4013      	ands	r3, r2
 8008f86:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	2380      	movs	r3, #128	; 0x80
 8008f8c:	03db      	lsls	r3, r3, #15
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d11b      	bne.n	8008fca <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8008f92:	4b37      	ldr	r3, [pc, #220]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f94:	68da      	ldr	r2, [r3, #12]
 8008f96:	2380      	movs	r3, #128	; 0x80
 8008f98:	045b      	lsls	r3, r3, #17
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	d060      	beq.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008f9e:	4b34      	ldr	r3, [pc, #208]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	0a1b      	lsrs	r3, r3, #8
 8008fa4:	227f      	movs	r2, #127	; 0x7f
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	435a      	muls	r2, r3
 8008fb0:	4b2f      	ldr	r3, [pc, #188]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	0e5b      	lsrs	r3, r3, #25
 8008fb6:	2107      	movs	r1, #7
 8008fb8:	400b      	ands	r3, r1
 8008fba:	3301      	adds	r3, #1
 8008fbc:	0019      	movs	r1, r3
 8008fbe:	0010      	movs	r0, r2
 8008fc0:	f7f7 f8a0 	bl	8000104 <__udivsi3>
 8008fc4:	0003      	movs	r3, r0
 8008fc6:	617b      	str	r3, [r7, #20]
        break;
 8008fc8:	e04a      	b.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d147      	bne.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008fd0:	f7ff fb3e 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8008fd4:	0003      	movs	r3, r0
 8008fd6:	617b      	str	r3, [r7, #20]
        break;
 8008fd8:	e042      	b.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 8008fda:	4b25      	ldr	r3, [pc, #148]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008fde:	2380      	movs	r3, #128	; 0x80
 8008fe0:	045b      	lsls	r3, r3, #17
 8008fe2:	4013      	ands	r3, r2
 8008fe4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	2380      	movs	r3, #128	; 0x80
 8008fea:	045b      	lsls	r3, r3, #17
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d11b      	bne.n	8009028 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8008ff0:	4b1f      	ldr	r3, [pc, #124]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ff2:	68da      	ldr	r2, [r3, #12]
 8008ff4:	2380      	movs	r3, #128	; 0x80
 8008ff6:	045b      	lsls	r3, r3, #17
 8008ff8:	4013      	ands	r3, r2
 8008ffa:	d033      	beq.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008ffc:	4b1c      	ldr	r3, [pc, #112]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	0a1b      	lsrs	r3, r3, #8
 8009002:	227f      	movs	r2, #127	; 0x7f
 8009004:	4013      	ands	r3, r2
 8009006:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	68ba      	ldr	r2, [r7, #8]
 800900c:	435a      	muls	r2, r3
 800900e:	4b18      	ldr	r3, [pc, #96]	; (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009010:	68db      	ldr	r3, [r3, #12]
 8009012:	0e5b      	lsrs	r3, r3, #25
 8009014:	2107      	movs	r1, #7
 8009016:	400b      	ands	r3, r1
 8009018:	3301      	adds	r3, #1
 800901a:	0019      	movs	r1, r3
 800901c:	0010      	movs	r0, r2
 800901e:	f7f7 f871 	bl	8000104 <__udivsi3>
 8009022:	0003      	movs	r3, r0
 8009024:	617b      	str	r3, [r7, #20]
        break;
 8009026:	e01d      	b.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d11a      	bne.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 800902e:	f7ff fb0f 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 8009032:	0003      	movs	r3, r0
 8009034:	617b      	str	r3, [r7, #20]
        break;
 8009036:	e015      	b.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 8009038:	46c0      	nop			; (mov r8, r8)
 800903a:	e014      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800903c:	46c0      	nop			; (mov r8, r8)
 800903e:	e012      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009040:	46c0      	nop			; (mov r8, r8)
 8009042:	e010      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009044:	46c0      	nop			; (mov r8, r8)
 8009046:	e00e      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009048:	46c0      	nop			; (mov r8, r8)
 800904a:	e00c      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800904c:	46c0      	nop			; (mov r8, r8)
 800904e:	e00a      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009050:	46c0      	nop			; (mov r8, r8)
 8009052:	e008      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009054:	46c0      	nop			; (mov r8, r8)
 8009056:	e006      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009058:	46c0      	nop			; (mov r8, r8)
 800905a:	e004      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800905c:	46c0      	nop			; (mov r8, r8)
 800905e:	e002      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009060:	46c0      	nop			; (mov r8, r8)
 8009062:	e000      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009064:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 8009066:	697b      	ldr	r3, [r7, #20]
}
 8009068:	0018      	movs	r0, r3
 800906a:	46bd      	mov	sp, r7
 800906c:	b006      	add	sp, #24
 800906e:	bd80      	pop	{r7, pc}
 8009070:	40021000 	.word	0x40021000
 8009074:	00f42400 	.word	0x00f42400
 8009078:	0000bb80 	.word	0x0000bb80

0800907c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d101      	bne.n	800908e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e0a8      	b.n	80091e0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009092:	2b00      	cmp	r3, #0
 8009094:	d109      	bne.n	80090aa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	685a      	ldr	r2, [r3, #4]
 800909a:	2382      	movs	r3, #130	; 0x82
 800909c:	005b      	lsls	r3, r3, #1
 800909e:	429a      	cmp	r2, r3
 80090a0:	d009      	beq.n	80090b6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	61da      	str	r2, [r3, #28]
 80090a8:	e005      	b.n	80090b6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2200      	movs	r2, #0
 80090ae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	225d      	movs	r2, #93	; 0x5d
 80090c0:	5c9b      	ldrb	r3, [r3, r2]
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d107      	bne.n	80090d8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	225c      	movs	r2, #92	; 0x5c
 80090cc:	2100      	movs	r1, #0
 80090ce:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	0018      	movs	r0, r3
 80090d4:	f7fb fdda 	bl	8004c8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	225d      	movs	r2, #93	; 0x5d
 80090dc:	2102      	movs	r1, #2
 80090de:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2140      	movs	r1, #64	; 0x40
 80090ec:	438a      	bics	r2, r1
 80090ee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	68da      	ldr	r2, [r3, #12]
 80090f4:	23e0      	movs	r3, #224	; 0xe0
 80090f6:	00db      	lsls	r3, r3, #3
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d902      	bls.n	8009102 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80090fc:	2300      	movs	r3, #0
 80090fe:	60fb      	str	r3, [r7, #12]
 8009100:	e002      	b.n	8009108 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009102:	2380      	movs	r3, #128	; 0x80
 8009104:	015b      	lsls	r3, r3, #5
 8009106:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	68da      	ldr	r2, [r3, #12]
 800910c:	23f0      	movs	r3, #240	; 0xf0
 800910e:	011b      	lsls	r3, r3, #4
 8009110:	429a      	cmp	r2, r3
 8009112:	d008      	beq.n	8009126 <HAL_SPI_Init+0xaa>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	68da      	ldr	r2, [r3, #12]
 8009118:	23e0      	movs	r3, #224	; 0xe0
 800911a:	00db      	lsls	r3, r3, #3
 800911c:	429a      	cmp	r2, r3
 800911e:	d002      	beq.n	8009126 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	685a      	ldr	r2, [r3, #4]
 800912a:	2382      	movs	r3, #130	; 0x82
 800912c:	005b      	lsls	r3, r3, #1
 800912e:	401a      	ands	r2, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6899      	ldr	r1, [r3, #8]
 8009134:	2384      	movs	r3, #132	; 0x84
 8009136:	021b      	lsls	r3, r3, #8
 8009138:	400b      	ands	r3, r1
 800913a:	431a      	orrs	r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	2102      	movs	r1, #2
 8009142:	400b      	ands	r3, r1
 8009144:	431a      	orrs	r2, r3
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	695b      	ldr	r3, [r3, #20]
 800914a:	2101      	movs	r1, #1
 800914c:	400b      	ands	r3, r1
 800914e:	431a      	orrs	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6999      	ldr	r1, [r3, #24]
 8009154:	2380      	movs	r3, #128	; 0x80
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	400b      	ands	r3, r1
 800915a:	431a      	orrs	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	69db      	ldr	r3, [r3, #28]
 8009160:	2138      	movs	r1, #56	; 0x38
 8009162:	400b      	ands	r3, r1
 8009164:	431a      	orrs	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a1b      	ldr	r3, [r3, #32]
 800916a:	2180      	movs	r1, #128	; 0x80
 800916c:	400b      	ands	r3, r1
 800916e:	431a      	orrs	r2, r3
 8009170:	0011      	movs	r1, r2
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009176:	2380      	movs	r3, #128	; 0x80
 8009178:	019b      	lsls	r3, r3, #6
 800917a:	401a      	ands	r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	430a      	orrs	r2, r1
 8009182:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	699b      	ldr	r3, [r3, #24]
 8009188:	0c1b      	lsrs	r3, r3, #16
 800918a:	2204      	movs	r2, #4
 800918c:	401a      	ands	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009192:	2110      	movs	r1, #16
 8009194:	400b      	ands	r3, r1
 8009196:	431a      	orrs	r2, r3
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800919c:	2108      	movs	r1, #8
 800919e:	400b      	ands	r3, r1
 80091a0:	431a      	orrs	r2, r3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	68d9      	ldr	r1, [r3, #12]
 80091a6:	23f0      	movs	r3, #240	; 0xf0
 80091a8:	011b      	lsls	r3, r3, #4
 80091aa:	400b      	ands	r3, r1
 80091ac:	431a      	orrs	r2, r3
 80091ae:	0011      	movs	r1, r2
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	2380      	movs	r3, #128	; 0x80
 80091b4:	015b      	lsls	r3, r3, #5
 80091b6:	401a      	ands	r2, r3
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	430a      	orrs	r2, r1
 80091be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	69da      	ldr	r2, [r3, #28]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4907      	ldr	r1, [pc, #28]	; (80091e8 <HAL_SPI_Init+0x16c>)
 80091cc:	400a      	ands	r2, r1
 80091ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	225d      	movs	r2, #93	; 0x5d
 80091da:	2101      	movs	r1, #1
 80091dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	0018      	movs	r0, r3
 80091e2:	46bd      	mov	sp, r7
 80091e4:	b004      	add	sp, #16
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	fffff7ff 	.word	0xfffff7ff

080091ec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b088      	sub	sp, #32
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	60f8      	str	r0, [r7, #12]
 80091f4:	60b9      	str	r1, [r7, #8]
 80091f6:	603b      	str	r3, [r7, #0]
 80091f8:	1dbb      	adds	r3, r7, #6
 80091fa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80091fc:	231f      	movs	r3, #31
 80091fe:	18fb      	adds	r3, r7, r3
 8009200:	2200      	movs	r2, #0
 8009202:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	225c      	movs	r2, #92	; 0x5c
 8009208:	5c9b      	ldrb	r3, [r3, r2]
 800920a:	2b01      	cmp	r3, #1
 800920c:	d101      	bne.n	8009212 <HAL_SPI_Transmit+0x26>
 800920e:	2302      	movs	r3, #2
 8009210:	e140      	b.n	8009494 <HAL_SPI_Transmit+0x2a8>
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	225c      	movs	r2, #92	; 0x5c
 8009216:	2101      	movs	r1, #1
 8009218:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800921a:	f7fc f8d5 	bl	80053c8 <HAL_GetTick>
 800921e:	0003      	movs	r3, r0
 8009220:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009222:	2316      	movs	r3, #22
 8009224:	18fb      	adds	r3, r7, r3
 8009226:	1dba      	adds	r2, r7, #6
 8009228:	8812      	ldrh	r2, [r2, #0]
 800922a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	225d      	movs	r2, #93	; 0x5d
 8009230:	5c9b      	ldrb	r3, [r3, r2]
 8009232:	b2db      	uxtb	r3, r3
 8009234:	2b01      	cmp	r3, #1
 8009236:	d004      	beq.n	8009242 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8009238:	231f      	movs	r3, #31
 800923a:	18fb      	adds	r3, r7, r3
 800923c:	2202      	movs	r2, #2
 800923e:	701a      	strb	r2, [r3, #0]
    goto error;
 8009240:	e11d      	b.n	800947e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d003      	beq.n	8009250 <HAL_SPI_Transmit+0x64>
 8009248:	1dbb      	adds	r3, r7, #6
 800924a:	881b      	ldrh	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d104      	bne.n	800925a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8009250:	231f      	movs	r3, #31
 8009252:	18fb      	adds	r3, r7, r3
 8009254:	2201      	movs	r2, #1
 8009256:	701a      	strb	r2, [r3, #0]
    goto error;
 8009258:	e111      	b.n	800947e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	225d      	movs	r2, #93	; 0x5d
 800925e:	2103      	movs	r1, #3
 8009260:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2200      	movs	r2, #0
 8009266:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	1dba      	adds	r2, r7, #6
 8009272:	8812      	ldrh	r2, [r2, #0]
 8009274:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	1dba      	adds	r2, r7, #6
 800927a:	8812      	ldrh	r2, [r2, #0]
 800927c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2244      	movs	r2, #68	; 0x44
 8009288:	2100      	movs	r1, #0
 800928a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2246      	movs	r2, #70	; 0x46
 8009290:	2100      	movs	r1, #0
 8009292:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2200      	movs	r2, #0
 8009298:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	689a      	ldr	r2, [r3, #8]
 80092a4:	2380      	movs	r3, #128	; 0x80
 80092a6:	021b      	lsls	r3, r3, #8
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d110      	bne.n	80092ce <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2140      	movs	r1, #64	; 0x40
 80092b8:	438a      	bics	r2, r1
 80092ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	2180      	movs	r1, #128	; 0x80
 80092c8:	01c9      	lsls	r1, r1, #7
 80092ca:	430a      	orrs	r2, r1
 80092cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2240      	movs	r2, #64	; 0x40
 80092d6:	4013      	ands	r3, r2
 80092d8:	2b40      	cmp	r3, #64	; 0x40
 80092da:	d007      	beq.n	80092ec <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2140      	movs	r1, #64	; 0x40
 80092e8:	430a      	orrs	r2, r1
 80092ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	68da      	ldr	r2, [r3, #12]
 80092f0:	23e0      	movs	r3, #224	; 0xe0
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d94e      	bls.n	8009396 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d004      	beq.n	800930a <HAL_SPI_Transmit+0x11e>
 8009300:	2316      	movs	r3, #22
 8009302:	18fb      	adds	r3, r7, r3
 8009304:	881b      	ldrh	r3, [r3, #0]
 8009306:	2b01      	cmp	r3, #1
 8009308:	d13f      	bne.n	800938a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800930e:	881a      	ldrh	r2, [r3, #0]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800931a:	1c9a      	adds	r2, r3, #2
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009324:	b29b      	uxth	r3, r3
 8009326:	3b01      	subs	r3, #1
 8009328:	b29a      	uxth	r2, r3
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800932e:	e02c      	b.n	800938a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	2202      	movs	r2, #2
 8009338:	4013      	ands	r3, r2
 800933a:	2b02      	cmp	r3, #2
 800933c:	d112      	bne.n	8009364 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009342:	881a      	ldrh	r2, [r3, #0]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800934e:	1c9a      	adds	r2, r3, #2
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009358:	b29b      	uxth	r3, r3
 800935a:	3b01      	subs	r3, #1
 800935c:	b29a      	uxth	r2, r3
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009362:	e012      	b.n	800938a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009364:	f7fc f830 	bl	80053c8 <HAL_GetTick>
 8009368:	0002      	movs	r2, r0
 800936a:	69bb      	ldr	r3, [r7, #24]
 800936c:	1ad3      	subs	r3, r2, r3
 800936e:	683a      	ldr	r2, [r7, #0]
 8009370:	429a      	cmp	r2, r3
 8009372:	d802      	bhi.n	800937a <HAL_SPI_Transmit+0x18e>
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	3301      	adds	r3, #1
 8009378:	d102      	bne.n	8009380 <HAL_SPI_Transmit+0x194>
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d104      	bne.n	800938a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8009380:	231f      	movs	r3, #31
 8009382:	18fb      	adds	r3, r7, r3
 8009384:	2203      	movs	r2, #3
 8009386:	701a      	strb	r2, [r3, #0]
          goto error;
 8009388:	e079      	b.n	800947e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800938e:	b29b      	uxth	r3, r3
 8009390:	2b00      	cmp	r3, #0
 8009392:	d1cd      	bne.n	8009330 <HAL_SPI_Transmit+0x144>
 8009394:	e04f      	b.n	8009436 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d004      	beq.n	80093a8 <HAL_SPI_Transmit+0x1bc>
 800939e:	2316      	movs	r3, #22
 80093a0:	18fb      	adds	r3, r7, r3
 80093a2:	881b      	ldrh	r3, [r3, #0]
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d141      	bne.n	800942c <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	330c      	adds	r3, #12
 80093b2:	7812      	ldrb	r2, [r2, #0]
 80093b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ba:	1c5a      	adds	r2, r3, #1
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	3b01      	subs	r3, #1
 80093c8:	b29a      	uxth	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80093ce:	e02d      	b.n	800942c <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	2202      	movs	r2, #2
 80093d8:	4013      	ands	r3, r2
 80093da:	2b02      	cmp	r3, #2
 80093dc:	d113      	bne.n	8009406 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	330c      	adds	r3, #12
 80093e8:	7812      	ldrb	r2, [r2, #0]
 80093ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f0:	1c5a      	adds	r2, r3, #1
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	3b01      	subs	r3, #1
 80093fe:	b29a      	uxth	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009404:	e012      	b.n	800942c <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009406:	f7fb ffdf 	bl	80053c8 <HAL_GetTick>
 800940a:	0002      	movs	r2, r0
 800940c:	69bb      	ldr	r3, [r7, #24]
 800940e:	1ad3      	subs	r3, r2, r3
 8009410:	683a      	ldr	r2, [r7, #0]
 8009412:	429a      	cmp	r2, r3
 8009414:	d802      	bhi.n	800941c <HAL_SPI_Transmit+0x230>
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	3301      	adds	r3, #1
 800941a:	d102      	bne.n	8009422 <HAL_SPI_Transmit+0x236>
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d104      	bne.n	800942c <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8009422:	231f      	movs	r3, #31
 8009424:	18fb      	adds	r3, r7, r3
 8009426:	2203      	movs	r2, #3
 8009428:	701a      	strb	r2, [r3, #0]
          goto error;
 800942a:	e028      	b.n	800947e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009430:	b29b      	uxth	r3, r3
 8009432:	2b00      	cmp	r3, #0
 8009434:	d1cc      	bne.n	80093d0 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009436:	69ba      	ldr	r2, [r7, #24]
 8009438:	6839      	ldr	r1, [r7, #0]
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	0018      	movs	r0, r3
 800943e:	f001 f9cb 	bl	800a7d8 <SPI_EndRxTxTransaction>
 8009442:	1e03      	subs	r3, r0, #0
 8009444:	d002      	beq.n	800944c <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2220      	movs	r2, #32
 800944a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d10a      	bne.n	800946a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009454:	2300      	movs	r3, #0
 8009456:	613b      	str	r3, [r7, #16]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	68db      	ldr	r3, [r3, #12]
 800945e:	613b      	str	r3, [r7, #16]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	613b      	str	r3, [r7, #16]
 8009468:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800946e:	2b00      	cmp	r3, #0
 8009470:	d004      	beq.n	800947c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8009472:	231f      	movs	r3, #31
 8009474:	18fb      	adds	r3, r7, r3
 8009476:	2201      	movs	r2, #1
 8009478:	701a      	strb	r2, [r3, #0]
 800947a:	e000      	b.n	800947e <HAL_SPI_Transmit+0x292>
  }

error:
 800947c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	225d      	movs	r2, #93	; 0x5d
 8009482:	2101      	movs	r1, #1
 8009484:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	225c      	movs	r2, #92	; 0x5c
 800948a:	2100      	movs	r1, #0
 800948c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800948e:	231f      	movs	r3, #31
 8009490:	18fb      	adds	r3, r7, r3
 8009492:	781b      	ldrb	r3, [r3, #0]
}
 8009494:	0018      	movs	r0, r3
 8009496:	46bd      	mov	sp, r7
 8009498:	b008      	add	sp, #32
 800949a:	bd80      	pop	{r7, pc}

0800949c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800949c:	b590      	push	{r4, r7, lr}
 800949e:	b089      	sub	sp, #36	; 0x24
 80094a0:	af02      	add	r7, sp, #8
 80094a2:	60f8      	str	r0, [r7, #12]
 80094a4:	60b9      	str	r1, [r7, #8]
 80094a6:	603b      	str	r3, [r7, #0]
 80094a8:	1dbb      	adds	r3, r7, #6
 80094aa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80094ac:	2317      	movs	r3, #23
 80094ae:	18fb      	adds	r3, r7, r3
 80094b0:	2200      	movs	r2, #0
 80094b2:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	685a      	ldr	r2, [r3, #4]
 80094b8:	2382      	movs	r3, #130	; 0x82
 80094ba:	005b      	lsls	r3, r3, #1
 80094bc:	429a      	cmp	r2, r3
 80094be:	d113      	bne.n	80094e8 <HAL_SPI_Receive+0x4c>
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d10f      	bne.n	80094e8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	225d      	movs	r2, #93	; 0x5d
 80094cc:	2104      	movs	r1, #4
 80094ce:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80094d0:	1dbb      	adds	r3, r7, #6
 80094d2:	881c      	ldrh	r4, [r3, #0]
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	68b9      	ldr	r1, [r7, #8]
 80094d8:	68f8      	ldr	r0, [r7, #12]
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	9300      	str	r3, [sp, #0]
 80094de:	0023      	movs	r3, r4
 80094e0:	f000 f928 	bl	8009734 <HAL_SPI_TransmitReceive>
 80094e4:	0003      	movs	r3, r0
 80094e6:	e11c      	b.n	8009722 <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	225c      	movs	r2, #92	; 0x5c
 80094ec:	5c9b      	ldrb	r3, [r3, r2]
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d101      	bne.n	80094f6 <HAL_SPI_Receive+0x5a>
 80094f2:	2302      	movs	r3, #2
 80094f4:	e115      	b.n	8009722 <HAL_SPI_Receive+0x286>
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	225c      	movs	r2, #92	; 0x5c
 80094fa:	2101      	movs	r1, #1
 80094fc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094fe:	f7fb ff63 	bl	80053c8 <HAL_GetTick>
 8009502:	0003      	movs	r3, r0
 8009504:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	225d      	movs	r2, #93	; 0x5d
 800950a:	5c9b      	ldrb	r3, [r3, r2]
 800950c:	b2db      	uxtb	r3, r3
 800950e:	2b01      	cmp	r3, #1
 8009510:	d004      	beq.n	800951c <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8009512:	2317      	movs	r3, #23
 8009514:	18fb      	adds	r3, r7, r3
 8009516:	2202      	movs	r2, #2
 8009518:	701a      	strb	r2, [r3, #0]
    goto error;
 800951a:	e0f7      	b.n	800970c <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d003      	beq.n	800952a <HAL_SPI_Receive+0x8e>
 8009522:	1dbb      	adds	r3, r7, #6
 8009524:	881b      	ldrh	r3, [r3, #0]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d104      	bne.n	8009534 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800952a:	2317      	movs	r3, #23
 800952c:	18fb      	adds	r3, r7, r3
 800952e:	2201      	movs	r2, #1
 8009530:	701a      	strb	r2, [r3, #0]
    goto error;
 8009532:	e0eb      	b.n	800970c <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	225d      	movs	r2, #93	; 0x5d
 8009538:	2104      	movs	r1, #4
 800953a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	1dba      	adds	r2, r7, #6
 800954c:	2144      	movs	r1, #68	; 0x44
 800954e:	8812      	ldrh	r2, [r2, #0]
 8009550:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	1dba      	adds	r2, r7, #6
 8009556:	2146      	movs	r1, #70	; 0x46
 8009558:	8812      	ldrh	r2, [r2, #0]
 800955a:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2200      	movs	r2, #0
 8009560:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2200      	movs	r2, #0
 8009566:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2200      	movs	r2, #0
 800956c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2200      	movs	r2, #0
 8009578:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	68da      	ldr	r2, [r3, #12]
 800957e:	23e0      	movs	r3, #224	; 0xe0
 8009580:	00db      	lsls	r3, r3, #3
 8009582:	429a      	cmp	r2, r3
 8009584:	d908      	bls.n	8009598 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	685a      	ldr	r2, [r3, #4]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4966      	ldr	r1, [pc, #408]	; (800972c <HAL_SPI_Receive+0x290>)
 8009592:	400a      	ands	r2, r1
 8009594:	605a      	str	r2, [r3, #4]
 8009596:	e008      	b.n	80095aa <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	685a      	ldr	r2, [r3, #4]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2180      	movs	r1, #128	; 0x80
 80095a4:	0149      	lsls	r1, r1, #5
 80095a6:	430a      	orrs	r2, r1
 80095a8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	689a      	ldr	r2, [r3, #8]
 80095ae:	2380      	movs	r3, #128	; 0x80
 80095b0:	021b      	lsls	r3, r3, #8
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d10f      	bne.n	80095d6 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2140      	movs	r1, #64	; 0x40
 80095c2:	438a      	bics	r2, r1
 80095c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4957      	ldr	r1, [pc, #348]	; (8009730 <HAL_SPI_Receive+0x294>)
 80095d2:	400a      	ands	r2, r1
 80095d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	2240      	movs	r2, #64	; 0x40
 80095de:	4013      	ands	r3, r2
 80095e0:	2b40      	cmp	r3, #64	; 0x40
 80095e2:	d007      	beq.n	80095f4 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2140      	movs	r1, #64	; 0x40
 80095f0:	430a      	orrs	r2, r1
 80095f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	68da      	ldr	r2, [r3, #12]
 80095f8:	23e0      	movs	r3, #224	; 0xe0
 80095fa:	00db      	lsls	r3, r3, #3
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d900      	bls.n	8009602 <HAL_SPI_Receive+0x166>
 8009600:	e069      	b.n	80096d6 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009602:	e031      	b.n	8009668 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	2201      	movs	r2, #1
 800960c:	4013      	ands	r3, r2
 800960e:	2b01      	cmp	r3, #1
 8009610:	d117      	bne.n	8009642 <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	330c      	adds	r3, #12
 8009618:	001a      	movs	r2, r3
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800961e:	7812      	ldrb	r2, [r2, #0]
 8009620:	b2d2      	uxtb	r2, r2
 8009622:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009628:	1c5a      	adds	r2, r3, #1
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2246      	movs	r2, #70	; 0x46
 8009632:	5a9b      	ldrh	r3, [r3, r2]
 8009634:	b29b      	uxth	r3, r3
 8009636:	3b01      	subs	r3, #1
 8009638:	b299      	uxth	r1, r3
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2246      	movs	r2, #70	; 0x46
 800963e:	5299      	strh	r1, [r3, r2]
 8009640:	e012      	b.n	8009668 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009642:	f7fb fec1 	bl	80053c8 <HAL_GetTick>
 8009646:	0002      	movs	r2, r0
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	1ad3      	subs	r3, r2, r3
 800964c:	683a      	ldr	r2, [r7, #0]
 800964e:	429a      	cmp	r2, r3
 8009650:	d802      	bhi.n	8009658 <HAL_SPI_Receive+0x1bc>
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	3301      	adds	r3, #1
 8009656:	d102      	bne.n	800965e <HAL_SPI_Receive+0x1c2>
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d104      	bne.n	8009668 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 800965e:	2317      	movs	r3, #23
 8009660:	18fb      	adds	r3, r7, r3
 8009662:	2203      	movs	r2, #3
 8009664:	701a      	strb	r2, [r3, #0]
          goto error;
 8009666:	e051      	b.n	800970c <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2246      	movs	r2, #70	; 0x46
 800966c:	5a9b      	ldrh	r3, [r3, r2]
 800966e:	b29b      	uxth	r3, r3
 8009670:	2b00      	cmp	r3, #0
 8009672:	d1c7      	bne.n	8009604 <HAL_SPI_Receive+0x168>
 8009674:	e035      	b.n	80096e2 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	689b      	ldr	r3, [r3, #8]
 800967c:	2201      	movs	r2, #1
 800967e:	4013      	ands	r3, r2
 8009680:	2b01      	cmp	r3, #1
 8009682:	d115      	bne.n	80096b0 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	68da      	ldr	r2, [r3, #12]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800968e:	b292      	uxth	r2, r2
 8009690:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009696:	1c9a      	adds	r2, r3, #2
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2246      	movs	r2, #70	; 0x46
 80096a0:	5a9b      	ldrh	r3, [r3, r2]
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	3b01      	subs	r3, #1
 80096a6:	b299      	uxth	r1, r3
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2246      	movs	r2, #70	; 0x46
 80096ac:	5299      	strh	r1, [r3, r2]
 80096ae:	e012      	b.n	80096d6 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80096b0:	f7fb fe8a 	bl	80053c8 <HAL_GetTick>
 80096b4:	0002      	movs	r2, r0
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	1ad3      	subs	r3, r2, r3
 80096ba:	683a      	ldr	r2, [r7, #0]
 80096bc:	429a      	cmp	r2, r3
 80096be:	d802      	bhi.n	80096c6 <HAL_SPI_Receive+0x22a>
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	3301      	adds	r3, #1
 80096c4:	d102      	bne.n	80096cc <HAL_SPI_Receive+0x230>
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d104      	bne.n	80096d6 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 80096cc:	2317      	movs	r3, #23
 80096ce:	18fb      	adds	r3, r7, r3
 80096d0:	2203      	movs	r2, #3
 80096d2:	701a      	strb	r2, [r3, #0]
          goto error;
 80096d4:	e01a      	b.n	800970c <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2246      	movs	r2, #70	; 0x46
 80096da:	5a9b      	ldrh	r3, [r3, r2]
 80096dc:	b29b      	uxth	r3, r3
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d1c9      	bne.n	8009676 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096e2:	693a      	ldr	r2, [r7, #16]
 80096e4:	6839      	ldr	r1, [r7, #0]
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	0018      	movs	r0, r3
 80096ea:	f001 f817 	bl	800a71c <SPI_EndRxTransaction>
 80096ee:	1e03      	subs	r3, r0, #0
 80096f0:	d002      	beq.n	80096f8 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2220      	movs	r2, #32
 80096f6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d004      	beq.n	800970a <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8009700:	2317      	movs	r3, #23
 8009702:	18fb      	adds	r3, r7, r3
 8009704:	2201      	movs	r2, #1
 8009706:	701a      	strb	r2, [r3, #0]
 8009708:	e000      	b.n	800970c <HAL_SPI_Receive+0x270>
  }

error :
 800970a:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	225d      	movs	r2, #93	; 0x5d
 8009710:	2101      	movs	r1, #1
 8009712:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	225c      	movs	r2, #92	; 0x5c
 8009718:	2100      	movs	r1, #0
 800971a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800971c:	2317      	movs	r3, #23
 800971e:	18fb      	adds	r3, r7, r3
 8009720:	781b      	ldrb	r3, [r3, #0]
}
 8009722:	0018      	movs	r0, r3
 8009724:	46bd      	mov	sp, r7
 8009726:	b007      	add	sp, #28
 8009728:	bd90      	pop	{r4, r7, pc}
 800972a:	46c0      	nop			; (mov r8, r8)
 800972c:	ffffefff 	.word	0xffffefff
 8009730:	ffffbfff 	.word	0xffffbfff

08009734 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b08a      	sub	sp, #40	; 0x28
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]
 8009740:	001a      	movs	r2, r3
 8009742:	1cbb      	adds	r3, r7, #2
 8009744:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009746:	2301      	movs	r3, #1
 8009748:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800974a:	2323      	movs	r3, #35	; 0x23
 800974c:	18fb      	adds	r3, r7, r3
 800974e:	2200      	movs	r2, #0
 8009750:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	225c      	movs	r2, #92	; 0x5c
 8009756:	5c9b      	ldrb	r3, [r3, r2]
 8009758:	2b01      	cmp	r3, #1
 800975a:	d101      	bne.n	8009760 <HAL_SPI_TransmitReceive+0x2c>
 800975c:	2302      	movs	r3, #2
 800975e:	e1b5      	b.n	8009acc <HAL_SPI_TransmitReceive+0x398>
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	225c      	movs	r2, #92	; 0x5c
 8009764:	2101      	movs	r1, #1
 8009766:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009768:	f7fb fe2e 	bl	80053c8 <HAL_GetTick>
 800976c:	0003      	movs	r3, r0
 800976e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009770:	201b      	movs	r0, #27
 8009772:	183b      	adds	r3, r7, r0
 8009774:	68fa      	ldr	r2, [r7, #12]
 8009776:	215d      	movs	r1, #93	; 0x5d
 8009778:	5c52      	ldrb	r2, [r2, r1]
 800977a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009782:	2312      	movs	r3, #18
 8009784:	18fb      	adds	r3, r7, r3
 8009786:	1cba      	adds	r2, r7, #2
 8009788:	8812      	ldrh	r2, [r2, #0]
 800978a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800978c:	183b      	adds	r3, r7, r0
 800978e:	781b      	ldrb	r3, [r3, #0]
 8009790:	2b01      	cmp	r3, #1
 8009792:	d011      	beq.n	80097b8 <HAL_SPI_TransmitReceive+0x84>
 8009794:	697a      	ldr	r2, [r7, #20]
 8009796:	2382      	movs	r3, #130	; 0x82
 8009798:	005b      	lsls	r3, r3, #1
 800979a:	429a      	cmp	r2, r3
 800979c:	d107      	bne.n	80097ae <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d103      	bne.n	80097ae <HAL_SPI_TransmitReceive+0x7a>
 80097a6:	183b      	adds	r3, r7, r0
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	2b04      	cmp	r3, #4
 80097ac:	d004      	beq.n	80097b8 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80097ae:	2323      	movs	r3, #35	; 0x23
 80097b0:	18fb      	adds	r3, r7, r3
 80097b2:	2202      	movs	r2, #2
 80097b4:	701a      	strb	r2, [r3, #0]
    goto error;
 80097b6:	e17e      	b.n	8009ab6 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d006      	beq.n	80097cc <HAL_SPI_TransmitReceive+0x98>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d003      	beq.n	80097cc <HAL_SPI_TransmitReceive+0x98>
 80097c4:	1cbb      	adds	r3, r7, #2
 80097c6:	881b      	ldrh	r3, [r3, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d104      	bne.n	80097d6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80097cc:	2323      	movs	r3, #35	; 0x23
 80097ce:	18fb      	adds	r3, r7, r3
 80097d0:	2201      	movs	r2, #1
 80097d2:	701a      	strb	r2, [r3, #0]
    goto error;
 80097d4:	e16f      	b.n	8009ab6 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	225d      	movs	r2, #93	; 0x5d
 80097da:	5c9b      	ldrb	r3, [r3, r2]
 80097dc:	b2db      	uxtb	r3, r3
 80097de:	2b04      	cmp	r3, #4
 80097e0:	d003      	beq.n	80097ea <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	225d      	movs	r2, #93	; 0x5d
 80097e6:	2105      	movs	r1, #5
 80097e8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2200      	movs	r2, #0
 80097ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	1cba      	adds	r2, r7, #2
 80097fa:	2146      	movs	r1, #70	; 0x46
 80097fc:	8812      	ldrh	r2, [r2, #0]
 80097fe:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	1cba      	adds	r2, r7, #2
 8009804:	2144      	movs	r1, #68	; 0x44
 8009806:	8812      	ldrh	r2, [r2, #0]
 8009808:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	68ba      	ldr	r2, [r7, #8]
 800980e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	1cba      	adds	r2, r7, #2
 8009814:	8812      	ldrh	r2, [r2, #0]
 8009816:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	1cba      	adds	r2, r7, #2
 800981c:	8812      	ldrh	r2, [r2, #0]
 800981e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2200      	movs	r2, #0
 8009824:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2200      	movs	r2, #0
 800982a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	68da      	ldr	r2, [r3, #12]
 8009830:	23e0      	movs	r3, #224	; 0xe0
 8009832:	00db      	lsls	r3, r3, #3
 8009834:	429a      	cmp	r2, r3
 8009836:	d908      	bls.n	800984a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	49a4      	ldr	r1, [pc, #656]	; (8009ad4 <HAL_SPI_TransmitReceive+0x3a0>)
 8009844:	400a      	ands	r2, r1
 8009846:	605a      	str	r2, [r3, #4]
 8009848:	e008      	b.n	800985c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	685a      	ldr	r2, [r3, #4]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2180      	movs	r1, #128	; 0x80
 8009856:	0149      	lsls	r1, r1, #5
 8009858:	430a      	orrs	r2, r1
 800985a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	2240      	movs	r2, #64	; 0x40
 8009864:	4013      	ands	r3, r2
 8009866:	2b40      	cmp	r3, #64	; 0x40
 8009868:	d007      	beq.n	800987a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2140      	movs	r1, #64	; 0x40
 8009876:	430a      	orrs	r2, r1
 8009878:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	68da      	ldr	r2, [r3, #12]
 800987e:	23e0      	movs	r3, #224	; 0xe0
 8009880:	00db      	lsls	r3, r3, #3
 8009882:	429a      	cmp	r2, r3
 8009884:	d800      	bhi.n	8009888 <HAL_SPI_TransmitReceive+0x154>
 8009886:	e07f      	b.n	8009988 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d005      	beq.n	800989c <HAL_SPI_TransmitReceive+0x168>
 8009890:	2312      	movs	r3, #18
 8009892:	18fb      	adds	r3, r7, r3
 8009894:	881b      	ldrh	r3, [r3, #0]
 8009896:	2b01      	cmp	r3, #1
 8009898:	d000      	beq.n	800989c <HAL_SPI_TransmitReceive+0x168>
 800989a:	e069      	b.n	8009970 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098a0:	881a      	ldrh	r2, [r3, #0]
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098ac:	1c9a      	adds	r2, r3, #2
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	3b01      	subs	r3, #1
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80098c0:	e056      	b.n	8009970 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	2202      	movs	r2, #2
 80098ca:	4013      	ands	r3, r2
 80098cc:	2b02      	cmp	r3, #2
 80098ce:	d11b      	bne.n	8009908 <HAL_SPI_TransmitReceive+0x1d4>
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d016      	beq.n	8009908 <HAL_SPI_TransmitReceive+0x1d4>
 80098da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d113      	bne.n	8009908 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098e4:	881a      	ldrh	r2, [r3, #0]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098f0:	1c9a      	adds	r2, r3, #2
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	3b01      	subs	r3, #1
 80098fe:	b29a      	uxth	r2, r3
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009904:	2300      	movs	r3, #0
 8009906:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	2201      	movs	r2, #1
 8009910:	4013      	ands	r3, r2
 8009912:	2b01      	cmp	r3, #1
 8009914:	d11c      	bne.n	8009950 <HAL_SPI_TransmitReceive+0x21c>
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2246      	movs	r2, #70	; 0x46
 800991a:	5a9b      	ldrh	r3, [r3, r2]
 800991c:	b29b      	uxth	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	d016      	beq.n	8009950 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	68da      	ldr	r2, [r3, #12]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800992c:	b292      	uxth	r2, r2
 800992e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009934:	1c9a      	adds	r2, r3, #2
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2246      	movs	r2, #70	; 0x46
 800993e:	5a9b      	ldrh	r3, [r3, r2]
 8009940:	b29b      	uxth	r3, r3
 8009942:	3b01      	subs	r3, #1
 8009944:	b299      	uxth	r1, r3
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2246      	movs	r2, #70	; 0x46
 800994a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800994c:	2301      	movs	r3, #1
 800994e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009950:	f7fb fd3a 	bl	80053c8 <HAL_GetTick>
 8009954:	0002      	movs	r2, r0
 8009956:	69fb      	ldr	r3, [r7, #28]
 8009958:	1ad3      	subs	r3, r2, r3
 800995a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800995c:	429a      	cmp	r2, r3
 800995e:	d807      	bhi.n	8009970 <HAL_SPI_TransmitReceive+0x23c>
 8009960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009962:	3301      	adds	r3, #1
 8009964:	d004      	beq.n	8009970 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8009966:	2323      	movs	r3, #35	; 0x23
 8009968:	18fb      	adds	r3, r7, r3
 800996a:	2203      	movs	r2, #3
 800996c:	701a      	strb	r2, [r3, #0]
        goto error;
 800996e:	e0a2      	b.n	8009ab6 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009974:	b29b      	uxth	r3, r3
 8009976:	2b00      	cmp	r3, #0
 8009978:	d1a3      	bne.n	80098c2 <HAL_SPI_TransmitReceive+0x18e>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2246      	movs	r2, #70	; 0x46
 800997e:	5a9b      	ldrh	r3, [r3, r2]
 8009980:	b29b      	uxth	r3, r3
 8009982:	2b00      	cmp	r3, #0
 8009984:	d19d      	bne.n	80098c2 <HAL_SPI_TransmitReceive+0x18e>
 8009986:	e085      	b.n	8009a94 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d005      	beq.n	800999c <HAL_SPI_TransmitReceive+0x268>
 8009990:	2312      	movs	r3, #18
 8009992:	18fb      	adds	r3, r7, r3
 8009994:	881b      	ldrh	r3, [r3, #0]
 8009996:	2b01      	cmp	r3, #1
 8009998:	d000      	beq.n	800999c <HAL_SPI_TransmitReceive+0x268>
 800999a:	e070      	b.n	8009a7e <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	330c      	adds	r3, #12
 80099a6:	7812      	ldrb	r2, [r2, #0]
 80099a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ae:	1c5a      	adds	r2, r3, #1
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	3b01      	subs	r3, #1
 80099bc:	b29a      	uxth	r2, r3
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80099c2:	e05c      	b.n	8009a7e <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	2202      	movs	r2, #2
 80099cc:	4013      	ands	r3, r2
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d11c      	bne.n	8009a0c <HAL_SPI_TransmitReceive+0x2d8>
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80099d6:	b29b      	uxth	r3, r3
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d017      	beq.n	8009a0c <HAL_SPI_TransmitReceive+0x2d8>
 80099dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099de:	2b01      	cmp	r3, #1
 80099e0:	d114      	bne.n	8009a0c <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	330c      	adds	r3, #12
 80099ec:	7812      	ldrb	r2, [r2, #0]
 80099ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099f4:	1c5a      	adds	r2, r3, #1
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80099fe:	b29b      	uxth	r3, r3
 8009a00:	3b01      	subs	r3, #1
 8009a02:	b29a      	uxth	r2, r3
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	689b      	ldr	r3, [r3, #8]
 8009a12:	2201      	movs	r2, #1
 8009a14:	4013      	ands	r3, r2
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d11e      	bne.n	8009a58 <HAL_SPI_TransmitReceive+0x324>
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2246      	movs	r2, #70	; 0x46
 8009a1e:	5a9b      	ldrh	r3, [r3, r2]
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d018      	beq.n	8009a58 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	330c      	adds	r3, #12
 8009a2c:	001a      	movs	r2, r3
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a32:	7812      	ldrb	r2, [r2, #0]
 8009a34:	b2d2      	uxtb	r2, r2
 8009a36:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2246      	movs	r2, #70	; 0x46
 8009a46:	5a9b      	ldrh	r3, [r3, r2]
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	3b01      	subs	r3, #1
 8009a4c:	b299      	uxth	r1, r3
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2246      	movs	r2, #70	; 0x46
 8009a52:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a54:	2301      	movs	r3, #1
 8009a56:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009a58:	f7fb fcb6 	bl	80053c8 <HAL_GetTick>
 8009a5c:	0002      	movs	r2, r0
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	1ad3      	subs	r3, r2, r3
 8009a62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a64:	429a      	cmp	r2, r3
 8009a66:	d802      	bhi.n	8009a6e <HAL_SPI_TransmitReceive+0x33a>
 8009a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a6a:	3301      	adds	r3, #1
 8009a6c:	d102      	bne.n	8009a74 <HAL_SPI_TransmitReceive+0x340>
 8009a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d104      	bne.n	8009a7e <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8009a74:	2323      	movs	r3, #35	; 0x23
 8009a76:	18fb      	adds	r3, r7, r3
 8009a78:	2203      	movs	r2, #3
 8009a7a:	701a      	strb	r2, [r3, #0]
        goto error;
 8009a7c:	e01b      	b.n	8009ab6 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d19d      	bne.n	80099c4 <HAL_SPI_TransmitReceive+0x290>
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2246      	movs	r2, #70	; 0x46
 8009a8c:	5a9b      	ldrh	r3, [r3, r2]
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d197      	bne.n	80099c4 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a94:	69fa      	ldr	r2, [r7, #28]
 8009a96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	0018      	movs	r0, r3
 8009a9c:	f000 fe9c 	bl	800a7d8 <SPI_EndRxTxTransaction>
 8009aa0:	1e03      	subs	r3, r0, #0
 8009aa2:	d007      	beq.n	8009ab4 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8009aa4:	2323      	movs	r3, #35	; 0x23
 8009aa6:	18fb      	adds	r3, r7, r3
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2220      	movs	r2, #32
 8009ab0:	661a      	str	r2, [r3, #96]	; 0x60
 8009ab2:	e000      	b.n	8009ab6 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8009ab4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	225d      	movs	r2, #93	; 0x5d
 8009aba:	2101      	movs	r1, #1
 8009abc:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	225c      	movs	r2, #92	; 0x5c
 8009ac2:	2100      	movs	r1, #0
 8009ac4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009ac6:	2323      	movs	r3, #35	; 0x23
 8009ac8:	18fb      	adds	r3, r7, r3
 8009aca:	781b      	ldrb	r3, [r3, #0]
}
 8009acc:	0018      	movs	r0, r3
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	b00a      	add	sp, #40	; 0x28
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	ffffefff 	.word	0xffffefff

08009ad8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009ad8:	b590      	push	{r4, r7, lr}
 8009ada:	b087      	sub	sp, #28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	1dbb      	adds	r3, r7, #6
 8009ae4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009ae6:	2317      	movs	r3, #23
 8009ae8:	18fb      	adds	r3, r7, r3
 8009aea:	2200      	movs	r2, #0
 8009aec:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d112      	bne.n	8009b1c <HAL_SPI_Receive_DMA+0x44>
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	685a      	ldr	r2, [r3, #4]
 8009afa:	2382      	movs	r3, #130	; 0x82
 8009afc:	005b      	lsls	r3, r3, #1
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d10c      	bne.n	8009b1c <HAL_SPI_Receive_DMA+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	225d      	movs	r2, #93	; 0x5d
 8009b06:	2104      	movs	r1, #4
 8009b08:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8009b0a:	1dbb      	adds	r3, r7, #6
 8009b0c:	881b      	ldrh	r3, [r3, #0]
 8009b0e:	68ba      	ldr	r2, [r7, #8]
 8009b10:	68b9      	ldr	r1, [r7, #8]
 8009b12:	68f8      	ldr	r0, [r7, #12]
 8009b14:	f000 f91e 	bl	8009d54 <HAL_SPI_TransmitReceive_DMA>
 8009b18:	0003      	movs	r3, r0
 8009b1a:	e10b      	b.n	8009d34 <HAL_SPI_Receive_DMA+0x25c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	225c      	movs	r2, #92	; 0x5c
 8009b20:	5c9b      	ldrb	r3, [r3, r2]
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d101      	bne.n	8009b2a <HAL_SPI_Receive_DMA+0x52>
 8009b26:	2302      	movs	r3, #2
 8009b28:	e104      	b.n	8009d34 <HAL_SPI_Receive_DMA+0x25c>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	225c      	movs	r2, #92	; 0x5c
 8009b2e:	2101      	movs	r1, #1
 8009b30:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	225d      	movs	r2, #93	; 0x5d
 8009b36:	5c9b      	ldrb	r3, [r3, r2]
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b01      	cmp	r3, #1
 8009b3c:	d004      	beq.n	8009b48 <HAL_SPI_Receive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8009b3e:	2317      	movs	r3, #23
 8009b40:	18fb      	adds	r3, r7, r3
 8009b42:	2202      	movs	r2, #2
 8009b44:	701a      	strb	r2, [r3, #0]
    goto error;
 8009b46:	e0ee      	b.n	8009d26 <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d003      	beq.n	8009b56 <HAL_SPI_Receive_DMA+0x7e>
 8009b4e:	1dbb      	adds	r3, r7, #6
 8009b50:	881b      	ldrh	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d104      	bne.n	8009b60 <HAL_SPI_Receive_DMA+0x88>
  {
    errorcode = HAL_ERROR;
 8009b56:	2317      	movs	r3, #23
 8009b58:	18fb      	adds	r3, r7, r3
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	701a      	strb	r2, [r3, #0]
    goto error;
 8009b5e:	e0e2      	b.n	8009d26 <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	225d      	movs	r2, #93	; 0x5d
 8009b64:	2104      	movs	r1, #4
 8009b66:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	68ba      	ldr	r2, [r7, #8]
 8009b72:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	1dba      	adds	r2, r7, #6
 8009b78:	2144      	movs	r1, #68	; 0x44
 8009b7a:	8812      	ldrh	r2, [r2, #0]
 8009b7c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	1dba      	adds	r2, r7, #6
 8009b82:	2146      	movs	r1, #70	; 0x46
 8009b84:	8812      	ldrh	r2, [r2, #0]
 8009b86:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2200      	movs	r2, #0
 8009b92:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2200      	movs	r2, #0
 8009b98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	689a      	ldr	r2, [r3, #8]
 8009ba4:	2380      	movs	r3, #128	; 0x80
 8009ba6:	021b      	lsls	r3, r3, #8
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	d10f      	bne.n	8009bcc <HAL_SPI_Receive_DMA+0xf4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	681a      	ldr	r2, [r3, #0]
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	2140      	movs	r1, #64	; 0x40
 8009bb8:	438a      	bics	r2, r1
 8009bba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	495d      	ldr	r1, [pc, #372]	; (8009d3c <HAL_SPI_Receive_DMA+0x264>)
 8009bc8:	400a      	ands	r2, r1
 8009bca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	685a      	ldr	r2, [r3, #4]
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	495a      	ldr	r1, [pc, #360]	; (8009d40 <HAL_SPI_Receive_DMA+0x268>)
 8009bd8:	400a      	ands	r2, r1
 8009bda:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	68da      	ldr	r2, [r3, #12]
 8009be0:	23e0      	movs	r3, #224	; 0xe0
 8009be2:	00db      	lsls	r3, r3, #3
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d908      	bls.n	8009bfa <HAL_SPI_Receive_DMA+0x122>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	685a      	ldr	r2, [r3, #4]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4954      	ldr	r1, [pc, #336]	; (8009d44 <HAL_SPI_Receive_DMA+0x26c>)
 8009bf4:	400a      	ands	r2, r1
 8009bf6:	605a      	str	r2, [r3, #4]
 8009bf8:	e045      	b.n	8009c86 <HAL_SPI_Receive_DMA+0x1ae>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	685a      	ldr	r2, [r3, #4]
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	2180      	movs	r1, #128	; 0x80
 8009c06:	0149      	lsls	r1, r1, #5
 8009c08:	430a      	orrs	r2, r1
 8009c0a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c10:	699a      	ldr	r2, [r3, #24]
 8009c12:	2380      	movs	r3, #128	; 0x80
 8009c14:	00db      	lsls	r3, r3, #3
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d135      	bne.n	8009c86 <HAL_SPI_Receive_DMA+0x1ae>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	685a      	ldr	r2, [r3, #4]
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	4947      	ldr	r1, [pc, #284]	; (8009d44 <HAL_SPI_Receive_DMA+0x26c>)
 8009c26:	400a      	ands	r2, r1
 8009c28:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	2246      	movs	r2, #70	; 0x46
 8009c2e:	5a9b      	ldrh	r3, [r3, r2]
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	001a      	movs	r2, r3
 8009c34:	2301      	movs	r3, #1
 8009c36:	4013      	ands	r3, r2
 8009c38:	d111      	bne.n	8009c5e <HAL_SPI_Receive_DMA+0x186>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	685a      	ldr	r2, [r3, #4]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	493e      	ldr	r1, [pc, #248]	; (8009d40 <HAL_SPI_Receive_DMA+0x268>)
 8009c46:	400a      	ands	r2, r1
 8009c48:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2246      	movs	r2, #70	; 0x46
 8009c4e:	5a9b      	ldrh	r3, [r3, r2]
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	085b      	lsrs	r3, r3, #1
 8009c54:	b299      	uxth	r1, r3
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	2246      	movs	r2, #70	; 0x46
 8009c5a:	5299      	strh	r1, [r3, r2]
 8009c5c:	e013      	b.n	8009c86 <HAL_SPI_Receive_DMA+0x1ae>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	685a      	ldr	r2, [r3, #4]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2180      	movs	r1, #128	; 0x80
 8009c6a:	0189      	lsls	r1, r1, #6
 8009c6c:	430a      	orrs	r2, r1
 8009c6e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2246      	movs	r2, #70	; 0x46
 8009c74:	5a9b      	ldrh	r3, [r3, r2]
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	085b      	lsrs	r3, r3, #1
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	b299      	uxth	r1, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2246      	movs	r2, #70	; 0x46
 8009c84:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c8a:	4a2f      	ldr	r2, [pc, #188]	; (8009d48 <HAL_SPI_Receive_DMA+0x270>)
 8009c8c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c92:	4a2e      	ldr	r2, [pc, #184]	; (8009d4c <HAL_SPI_Receive_DMA+0x274>)
 8009c94:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c9a:	4a2d      	ldr	r2, [pc, #180]	; (8009d50 <HAL_SPI_Receive_DMA+0x278>)
 8009c9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	330c      	adds	r3, #12
 8009cb0:	0019      	movs	r1, r3
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cb6:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2246      	movs	r2, #70	; 0x46
 8009cbc:	5a9b      	ldrh	r3, [r3, r2]
 8009cbe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009cc0:	0022      	movs	r2, r4
 8009cc2:	f7fb ff8d 	bl	8005be0 <HAL_DMA_Start_IT>
 8009cc6:	1e03      	subs	r3, r0, #0
 8009cc8:	d00e      	beq.n	8009ce8 <HAL_SPI_Receive_DMA+0x210>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009cce:	2210      	movs	r2, #16
 8009cd0:	431a      	orrs	r2, r3
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009cd6:	2317      	movs	r3, #23
 8009cd8:	18fb      	adds	r3, r7, r3
 8009cda:	2201      	movs	r2, #1
 8009cdc:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	225d      	movs	r2, #93	; 0x5d
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	5499      	strb	r1, [r3, r2]
    goto error;
 8009ce6:	e01e      	b.n	8009d26 <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2240      	movs	r2, #64	; 0x40
 8009cf0:	4013      	ands	r3, r2
 8009cf2:	2b40      	cmp	r3, #64	; 0x40
 8009cf4:	d007      	beq.n	8009d06 <HAL_SPI_Receive_DMA+0x22e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2140      	movs	r1, #64	; 0x40
 8009d02:	430a      	orrs	r2, r1
 8009d04:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	685a      	ldr	r2, [r3, #4]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	2120      	movs	r1, #32
 8009d12:	430a      	orrs	r2, r1
 8009d14:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	685a      	ldr	r2, [r3, #4]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	2101      	movs	r1, #1
 8009d22:	430a      	orrs	r2, r1
 8009d24:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	225c      	movs	r2, #92	; 0x5c
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009d2e:	2317      	movs	r3, #23
 8009d30:	18fb      	adds	r3, r7, r3
 8009d32:	781b      	ldrb	r3, [r3, #0]
}
 8009d34:	0018      	movs	r0, r3
 8009d36:	46bd      	mov	sp, r7
 8009d38:	b007      	add	sp, #28
 8009d3a:	bd90      	pop	{r4, r7, pc}
 8009d3c:	ffffbfff 	.word	0xffffbfff
 8009d40:	ffffdfff 	.word	0xffffdfff
 8009d44:	ffffefff 	.word	0xffffefff
 8009d48:	0800a42b 	.word	0x0800a42b
 8009d4c:	0800a2e5 	.word	0x0800a2e5
 8009d50:	0800a467 	.word	0x0800a467

08009d54 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8009d54:	b590      	push	{r4, r7, lr}
 8009d56:	b087      	sub	sp, #28
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	60f8      	str	r0, [r7, #12]
 8009d5c:	60b9      	str	r1, [r7, #8]
 8009d5e:	607a      	str	r2, [r7, #4]
 8009d60:	001a      	movs	r2, r3
 8009d62:	1cbb      	adds	r3, r7, #2
 8009d64:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009d66:	2317      	movs	r3, #23
 8009d68:	18fb      	adds	r3, r7, r3
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	225c      	movs	r2, #92	; 0x5c
 8009d72:	5c9b      	ldrb	r3, [r3, r2]
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	d101      	bne.n	8009d7c <HAL_SPI_TransmitReceive_DMA+0x28>
 8009d78:	2302      	movs	r3, #2
 8009d7a:	e186      	b.n	800a08a <HAL_SPI_TransmitReceive_DMA+0x336>
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	225c      	movs	r2, #92	; 0x5c
 8009d80:	2101      	movs	r1, #1
 8009d82:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009d84:	2016      	movs	r0, #22
 8009d86:	183b      	adds	r3, r7, r0
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	215d      	movs	r1, #93	; 0x5d
 8009d8c:	5c52      	ldrb	r2, [r2, r1]
 8009d8e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8009d96:	0001      	movs	r1, r0
 8009d98:	187b      	adds	r3, r7, r1
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d011      	beq.n	8009dc4 <HAL_SPI_TransmitReceive_DMA+0x70>
 8009da0:	693a      	ldr	r2, [r7, #16]
 8009da2:	2382      	movs	r3, #130	; 0x82
 8009da4:	005b      	lsls	r3, r3, #1
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d107      	bne.n	8009dba <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d103      	bne.n	8009dba <HAL_SPI_TransmitReceive_DMA+0x66>
 8009db2:	187b      	adds	r3, r7, r1
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	2b04      	cmp	r3, #4
 8009db8:	d004      	beq.n	8009dc4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8009dba:	2317      	movs	r3, #23
 8009dbc:	18fb      	adds	r3, r7, r3
 8009dbe:	2202      	movs	r2, #2
 8009dc0:	701a      	strb	r2, [r3, #0]
    goto error;
 8009dc2:	e15b      	b.n	800a07c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d006      	beq.n	8009dd8 <HAL_SPI_TransmitReceive_DMA+0x84>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d003      	beq.n	8009dd8 <HAL_SPI_TransmitReceive_DMA+0x84>
 8009dd0:	1cbb      	adds	r3, r7, #2
 8009dd2:	881b      	ldrh	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d104      	bne.n	8009de2 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8009dd8:	2317      	movs	r3, #23
 8009dda:	18fb      	adds	r3, r7, r3
 8009ddc:	2201      	movs	r2, #1
 8009dde:	701a      	strb	r2, [r3, #0]
    goto error;
 8009de0:	e14c      	b.n	800a07c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	225d      	movs	r2, #93	; 0x5d
 8009de6:	5c9b      	ldrb	r3, [r3, r2]
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	2b04      	cmp	r3, #4
 8009dec:	d003      	beq.n	8009df6 <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	225d      	movs	r2, #93	; 0x5d
 8009df2:	2105      	movs	r1, #5
 8009df4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	68ba      	ldr	r2, [r7, #8]
 8009e00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	1cba      	adds	r2, r7, #2
 8009e06:	8812      	ldrh	r2, [r2, #0]
 8009e08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	1cba      	adds	r2, r7, #2
 8009e0e:	8812      	ldrh	r2, [r2, #0]
 8009e10:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	1cba      	adds	r2, r7, #2
 8009e1c:	2144      	movs	r1, #68	; 0x44
 8009e1e:	8812      	ldrh	r2, [r2, #0]
 8009e20:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	1cba      	adds	r2, r7, #2
 8009e26:	2146      	movs	r1, #70	; 0x46
 8009e28:	8812      	ldrh	r2, [r2, #0]
 8009e2a:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2200      	movs	r2, #0
 8009e36:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	685a      	ldr	r2, [r3, #4]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4994      	ldr	r1, [pc, #592]	; (800a094 <HAL_SPI_TransmitReceive_DMA+0x340>)
 8009e44:	400a      	ands	r2, r1
 8009e46:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	68da      	ldr	r2, [r3, #12]
 8009e4c:	23e0      	movs	r3, #224	; 0xe0
 8009e4e:	00db      	lsls	r3, r3, #3
 8009e50:	429a      	cmp	r2, r3
 8009e52:	d908      	bls.n	8009e66 <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	685a      	ldr	r2, [r3, #4]
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	498e      	ldr	r1, [pc, #568]	; (800a098 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8009e60:	400a      	ands	r2, r1
 8009e62:	605a      	str	r2, [r3, #4]
 8009e64:	e074      	b.n	8009f50 <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	685a      	ldr	r2, [r3, #4]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	2180      	movs	r1, #128	; 0x80
 8009e72:	0149      	lsls	r1, r1, #5
 8009e74:	430a      	orrs	r2, r1
 8009e76:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e7c:	699a      	ldr	r2, [r3, #24]
 8009e7e:	2380      	movs	r3, #128	; 0x80
 8009e80:	00db      	lsls	r3, r3, #3
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d127      	bne.n	8009ed6 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8009e8a:	001a      	movs	r2, r3
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	4013      	ands	r3, r2
 8009e90:	d10f      	bne.n	8009eb2 <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	685a      	ldr	r2, [r3, #4]
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	497f      	ldr	r1, [pc, #508]	; (800a09c <HAL_SPI_TransmitReceive_DMA+0x348>)
 8009e9e:	400a      	ands	r2, r1
 8009ea0:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	085b      	lsrs	r3, r3, #1
 8009eaa:	b29a      	uxth	r2, r3
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009eb0:	e011      	b.n	8009ed6 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	685a      	ldr	r2, [r3, #4]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	2180      	movs	r1, #128	; 0x80
 8009ebe:	01c9      	lsls	r1, r1, #7
 8009ec0:	430a      	orrs	r2, r1
 8009ec2:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	085b      	lsrs	r3, r3, #1
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	3301      	adds	r3, #1
 8009ed0:	b29a      	uxth	r2, r3
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eda:	699a      	ldr	r2, [r3, #24]
 8009edc:	2380      	movs	r3, #128	; 0x80
 8009ede:	00db      	lsls	r3, r3, #3
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d135      	bne.n	8009f50 <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	685a      	ldr	r2, [r3, #4]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	496a      	ldr	r1, [pc, #424]	; (800a098 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8009ef0:	400a      	ands	r2, r1
 8009ef2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2246      	movs	r2, #70	; 0x46
 8009ef8:	5a9b      	ldrh	r3, [r3, r2]
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	001a      	movs	r2, r3
 8009efe:	2301      	movs	r3, #1
 8009f00:	4013      	ands	r3, r2
 8009f02:	d111      	bne.n	8009f28 <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	685a      	ldr	r2, [r3, #4]
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	4964      	ldr	r1, [pc, #400]	; (800a0a0 <HAL_SPI_TransmitReceive_DMA+0x34c>)
 8009f10:	400a      	ands	r2, r1
 8009f12:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2246      	movs	r2, #70	; 0x46
 8009f18:	5a9b      	ldrh	r3, [r3, r2]
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	085b      	lsrs	r3, r3, #1
 8009f1e:	b299      	uxth	r1, r3
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2246      	movs	r2, #70	; 0x46
 8009f24:	5299      	strh	r1, [r3, r2]
 8009f26:	e013      	b.n	8009f50 <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	685a      	ldr	r2, [r3, #4]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	2180      	movs	r1, #128	; 0x80
 8009f34:	0189      	lsls	r1, r1, #6
 8009f36:	430a      	orrs	r2, r1
 8009f38:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2246      	movs	r2, #70	; 0x46
 8009f3e:	5a9b      	ldrh	r3, [r3, r2]
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	085b      	lsrs	r3, r3, #1
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	3301      	adds	r3, #1
 8009f48:	b299      	uxth	r1, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2246      	movs	r2, #70	; 0x46
 8009f4e:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	225d      	movs	r2, #93	; 0x5d
 8009f54:	5c9b      	ldrb	r3, [r3, r2]
 8009f56:	b2db      	uxtb	r3, r3
 8009f58:	2b04      	cmp	r3, #4
 8009f5a:	d108      	bne.n	8009f6e <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f60:	4a50      	ldr	r2, [pc, #320]	; (800a0a4 <HAL_SPI_TransmitReceive_DMA+0x350>)
 8009f62:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f68:	4a4f      	ldr	r2, [pc, #316]	; (800a0a8 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8009f6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8009f6c:	e007      	b.n	8009f7e <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f72:	4a4e      	ldr	r2, [pc, #312]	; (800a0ac <HAL_SPI_TransmitReceive_DMA+0x358>)
 8009f74:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f7a:	4a4d      	ldr	r2, [pc, #308]	; (800a0b0 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8009f7c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f82:	4a4c      	ldr	r2, [pc, #304]	; (800a0b4 <HAL_SPI_TransmitReceive_DMA+0x360>)
 8009f84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	330c      	adds	r3, #12
 8009f98:	0019      	movs	r1, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f9e:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2246      	movs	r2, #70	; 0x46
 8009fa4:	5a9b      	ldrh	r3, [r3, r2]
 8009fa6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009fa8:	0022      	movs	r2, r4
 8009faa:	f7fb fe19 	bl	8005be0 <HAL_DMA_Start_IT>
 8009fae:	1e03      	subs	r3, r0, #0
 8009fb0:	d00e      	beq.n	8009fd0 <HAL_SPI_TransmitReceive_DMA+0x27c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fb6:	2210      	movs	r2, #16
 8009fb8:	431a      	orrs	r2, r3
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009fbe:	2317      	movs	r3, #23
 8009fc0:	18fb      	adds	r3, r7, r3
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	225d      	movs	r2, #93	; 0x5d
 8009fca:	2101      	movs	r1, #1
 8009fcc:	5499      	strb	r1, [r3, r2]
    goto error;
 8009fce:	e055      	b.n	800a07c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2101      	movs	r1, #1
 8009fdc:	430a      	orrs	r2, r1
 8009fde:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fec:	2200      	movs	r2, #0
 8009fee:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a008:	0019      	movs	r1, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	330c      	adds	r3, #12
 800a010:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a016:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a018:	f7fb fde2 	bl	8005be0 <HAL_DMA_Start_IT>
 800a01c:	1e03      	subs	r3, r0, #0
 800a01e:	d00e      	beq.n	800a03e <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a024:	2210      	movs	r2, #16
 800a026:	431a      	orrs	r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800a02c:	2317      	movs	r3, #23
 800a02e:	18fb      	adds	r3, r7, r3
 800a030:	2201      	movs	r2, #1
 800a032:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	225d      	movs	r2, #93	; 0x5d
 800a038:	2101      	movs	r1, #1
 800a03a:	5499      	strb	r1, [r3, r2]
    goto error;
 800a03c:	e01e      	b.n	800a07c <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2240      	movs	r2, #64	; 0x40
 800a046:	4013      	ands	r3, r2
 800a048:	2b40      	cmp	r3, #64	; 0x40
 800a04a:	d007      	beq.n	800a05c <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	681a      	ldr	r2, [r3, #0]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	2140      	movs	r1, #64	; 0x40
 800a058:	430a      	orrs	r2, r1
 800a05a:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	685a      	ldr	r2, [r3, #4]
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2120      	movs	r1, #32
 800a068:	430a      	orrs	r2, r1
 800a06a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	685a      	ldr	r2, [r3, #4]
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2102      	movs	r1, #2
 800a078:	430a      	orrs	r2, r1
 800a07a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	225c      	movs	r2, #92	; 0x5c
 800a080:	2100      	movs	r1, #0
 800a082:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800a084:	2317      	movs	r3, #23
 800a086:	18fb      	adds	r3, r7, r3
 800a088:	781b      	ldrb	r3, [r3, #0]
}
 800a08a:	0018      	movs	r0, r3
 800a08c:	46bd      	mov	sp, r7
 800a08e:	b007      	add	sp, #28
 800a090:	bd90      	pop	{r4, r7, pc}
 800a092:	46c0      	nop			; (mov r8, r8)
 800a094:	ffff9fff 	.word	0xffff9fff
 800a098:	ffffefff 	.word	0xffffefff
 800a09c:	ffffbfff 	.word	0xffffbfff
 800a0a0:	ffffdfff 	.word	0xffffdfff
 800a0a4:	0800a42b 	.word	0x0800a42b
 800a0a8:	0800a2e5 	.word	0x0800a2e5
 800a0ac:	0800a449 	.word	0x0800a449
 800a0b0:	0800a395 	.word	0x0800a395
 800a0b4:	0800a467 	.word	0x0800a467

0800a0b8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b088      	sub	sp, #32
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a0d0:	69bb      	ldr	r3, [r7, #24]
 800a0d2:	099b      	lsrs	r3, r3, #6
 800a0d4:	001a      	movs	r2, r3
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	4013      	ands	r3, r2
 800a0da:	d10f      	bne.n	800a0fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a0dc:	69bb      	ldr	r3, [r7, #24]
 800a0de:	2201      	movs	r2, #1
 800a0e0:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a0e2:	d00b      	beq.n	800a0fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a0e4:	69fb      	ldr	r3, [r7, #28]
 800a0e6:	099b      	lsrs	r3, r3, #6
 800a0e8:	001a      	movs	r2, r3
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	4013      	ands	r3, r2
 800a0ee:	d005      	beq.n	800a0fc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0f4:	687a      	ldr	r2, [r7, #4]
 800a0f6:	0010      	movs	r0, r2
 800a0f8:	4798      	blx	r3
    return;
 800a0fa:	e0d5      	b.n	800a2a8 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	085b      	lsrs	r3, r3, #1
 800a100:	001a      	movs	r2, r3
 800a102:	2301      	movs	r3, #1
 800a104:	4013      	ands	r3, r2
 800a106:	d00b      	beq.n	800a120 <HAL_SPI_IRQHandler+0x68>
 800a108:	69fb      	ldr	r3, [r7, #28]
 800a10a:	09db      	lsrs	r3, r3, #7
 800a10c:	001a      	movs	r2, r3
 800a10e:	2301      	movs	r3, #1
 800a110:	4013      	ands	r3, r2
 800a112:	d005      	beq.n	800a120 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a118:	687a      	ldr	r2, [r7, #4]
 800a11a:	0010      	movs	r0, r2
 800a11c:	4798      	blx	r3
    return;
 800a11e:	e0c3      	b.n	800a2a8 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	095b      	lsrs	r3, r3, #5
 800a124:	001a      	movs	r2, r3
 800a126:	2301      	movs	r3, #1
 800a128:	4013      	ands	r3, r2
 800a12a:	d10c      	bne.n	800a146 <HAL_SPI_IRQHandler+0x8e>
 800a12c:	69bb      	ldr	r3, [r7, #24]
 800a12e:	099b      	lsrs	r3, r3, #6
 800a130:	001a      	movs	r2, r3
 800a132:	2301      	movs	r3, #1
 800a134:	4013      	ands	r3, r2
 800a136:	d106      	bne.n	800a146 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a138:	69bb      	ldr	r3, [r7, #24]
 800a13a:	0a1b      	lsrs	r3, r3, #8
 800a13c:	001a      	movs	r2, r3
 800a13e:	2301      	movs	r3, #1
 800a140:	4013      	ands	r3, r2
 800a142:	d100      	bne.n	800a146 <HAL_SPI_IRQHandler+0x8e>
 800a144:	e0b0      	b.n	800a2a8 <HAL_SPI_IRQHandler+0x1f0>
 800a146:	69fb      	ldr	r3, [r7, #28]
 800a148:	095b      	lsrs	r3, r3, #5
 800a14a:	001a      	movs	r2, r3
 800a14c:	2301      	movs	r3, #1
 800a14e:	4013      	ands	r3, r2
 800a150:	d100      	bne.n	800a154 <HAL_SPI_IRQHandler+0x9c>
 800a152:	e0a9      	b.n	800a2a8 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	099b      	lsrs	r3, r3, #6
 800a158:	001a      	movs	r2, r3
 800a15a:	2301      	movs	r3, #1
 800a15c:	4013      	ands	r3, r2
 800a15e:	d023      	beq.n	800a1a8 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	225d      	movs	r2, #93	; 0x5d
 800a164:	5c9b      	ldrb	r3, [r3, r2]
 800a166:	b2db      	uxtb	r3, r3
 800a168:	2b03      	cmp	r3, #3
 800a16a:	d011      	beq.n	800a190 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a170:	2204      	movs	r2, #4
 800a172:	431a      	orrs	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a178:	2300      	movs	r3, #0
 800a17a:	617b      	str	r3, [r7, #20]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68db      	ldr	r3, [r3, #12]
 800a182:	617b      	str	r3, [r7, #20]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	689b      	ldr	r3, [r3, #8]
 800a18a:	617b      	str	r3, [r7, #20]
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	e00b      	b.n	800a1a8 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a190:	2300      	movs	r3, #0
 800a192:	613b      	str	r3, [r7, #16]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	68db      	ldr	r3, [r3, #12]
 800a19a:	613b      	str	r3, [r7, #16]
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	613b      	str	r3, [r7, #16]
 800a1a4:	693b      	ldr	r3, [r7, #16]
        return;
 800a1a6:	e07f      	b.n	800a2a8 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	095b      	lsrs	r3, r3, #5
 800a1ac:	001a      	movs	r2, r3
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	d014      	beq.n	800a1de <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	431a      	orrs	r2, r3
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	60fb      	str	r3, [r7, #12]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	60fb      	str	r3, [r7, #12]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	2140      	movs	r1, #64	; 0x40
 800a1d8:	438a      	bics	r2, r1
 800a1da:	601a      	str	r2, [r3, #0]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a1de:	69bb      	ldr	r3, [r7, #24]
 800a1e0:	0a1b      	lsrs	r3, r3, #8
 800a1e2:	001a      	movs	r2, r3
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	4013      	ands	r3, r2
 800a1e8:	d00c      	beq.n	800a204 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1ee:	2208      	movs	r2, #8
 800a1f0:	431a      	orrs	r2, r3
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	60bb      	str	r3, [r7, #8]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	60bb      	str	r3, [r7, #8]
 800a202:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d04c      	beq.n	800a2a6 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	21e0      	movs	r1, #224	; 0xe0
 800a218:	438a      	bics	r2, r1
 800a21a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	225d      	movs	r2, #93	; 0x5d
 800a220:	2101      	movs	r1, #1
 800a222:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a224:	69fb      	ldr	r3, [r7, #28]
 800a226:	2202      	movs	r2, #2
 800a228:	4013      	ands	r3, r2
 800a22a:	d103      	bne.n	800a234 <HAL_SPI_IRQHandler+0x17c>
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	2201      	movs	r2, #1
 800a230:	4013      	ands	r3, r2
 800a232:	d032      	beq.n	800a29a <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	685a      	ldr	r2, [r3, #4]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2103      	movs	r1, #3
 800a240:	438a      	bics	r2, r1
 800a242:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d010      	beq.n	800a26e <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a250:	4a17      	ldr	r2, [pc, #92]	; (800a2b0 <HAL_SPI_IRQHandler+0x1f8>)
 800a252:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a258:	0018      	movs	r0, r3
 800a25a:	f7fb fd47 	bl	8005cec <HAL_DMA_Abort_IT>
 800a25e:	1e03      	subs	r3, r0, #0
 800a260:	d005      	beq.n	800a26e <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a266:	2240      	movs	r2, #64	; 0x40
 800a268:	431a      	orrs	r2, r3
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a272:	2b00      	cmp	r3, #0
 800a274:	d016      	beq.n	800a2a4 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a27a:	4a0d      	ldr	r2, [pc, #52]	; (800a2b0 <HAL_SPI_IRQHandler+0x1f8>)
 800a27c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a282:	0018      	movs	r0, r3
 800a284:	f7fb fd32 	bl	8005cec <HAL_DMA_Abort_IT>
 800a288:	1e03      	subs	r3, r0, #0
 800a28a:	d00b      	beq.n	800a2a4 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a290:	2240      	movs	r2, #64	; 0x40
 800a292:	431a      	orrs	r2, r3
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800a298:	e004      	b.n	800a2a4 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	0018      	movs	r0, r3
 800a29e:	f000 f819 	bl	800a2d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a2a2:	e000      	b.n	800a2a6 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800a2a4:	46c0      	nop			; (mov r8, r8)
    return;
 800a2a6:	46c0      	nop			; (mov r8, r8)
  }
}
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	b008      	add	sp, #32
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	46c0      	nop			; (mov r8, r8)
 800a2b0:	0800a4a9 	.word	0x0800a4a9

0800a2b4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b082      	sub	sp, #8
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a2bc:	46c0      	nop			; (mov r8, r8)
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	b002      	add	sp, #8
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b082      	sub	sp, #8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a2cc:	46c0      	nop			; (mov r8, r8)
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	b002      	add	sp, #8
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a2dc:	46c0      	nop			; (mov r8, r8)
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	b002      	add	sp, #8
 800a2e2:	bd80      	pop	{r7, pc}

0800a2e4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b084      	sub	sp, #16
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2f0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a2f2:	f7fb f869 	bl	80053c8 <HAL_GetTick>
 800a2f6:	0003      	movs	r3, r0
 800a2f8:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2220      	movs	r2, #32
 800a302:	4013      	ands	r3, r2
 800a304:	2b20      	cmp	r3, #32
 800a306:	d03e      	beq.n	800a386 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	685a      	ldr	r2, [r3, #4]
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2120      	movs	r1, #32
 800a314:	438a      	bics	r2, r1
 800a316:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	689b      	ldr	r3, [r3, #8]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d10e      	bne.n	800a33e <SPI_DMAReceiveCplt+0x5a>
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	2382      	movs	r3, #130	; 0x82
 800a326:	005b      	lsls	r3, r3, #1
 800a328:	429a      	cmp	r2, r3
 800a32a:	d108      	bne.n	800a33e <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	685a      	ldr	r2, [r3, #4]
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2103      	movs	r1, #3
 800a338:	438a      	bics	r2, r1
 800a33a:	605a      	str	r2, [r3, #4]
 800a33c:	e007      	b.n	800a34e <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	685a      	ldr	r2, [r3, #4]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2101      	movs	r1, #1
 800a34a:	438a      	bics	r2, r1
 800a34c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a34e:	68ba      	ldr	r2, [r7, #8]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2164      	movs	r1, #100	; 0x64
 800a354:	0018      	movs	r0, r3
 800a356:	f000 f9e1 	bl	800a71c <SPI_EndRxTransaction>
 800a35a:	1e03      	subs	r3, r0, #0
 800a35c:	d002      	beq.n	800a364 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2220      	movs	r2, #32
 800a362:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2246      	movs	r2, #70	; 0x46
 800a368:	2100      	movs	r1, #0
 800a36a:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	225d      	movs	r2, #93	; 0x5d
 800a370:	2101      	movs	r1, #1
 800a372:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d004      	beq.n	800a386 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	0018      	movs	r0, r3
 800a380:	f7ff ffa8 	bl	800a2d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a384:	e003      	b.n	800a38e <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	0018      	movs	r0, r3
 800a38a:	f7f8 feaf 	bl	80030ec <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a38e:	46bd      	mov	sp, r7
 800a390:	b004      	add	sp, #16
 800a392:	bd80      	pop	{r7, pc}

0800a394 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3a0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a3a2:	f7fb f811 	bl	80053c8 <HAL_GetTick>
 800a3a6:	0003      	movs	r3, r0
 800a3a8:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2220      	movs	r2, #32
 800a3b2:	4013      	ands	r3, r2
 800a3b4:	2b20      	cmp	r3, #32
 800a3b6:	d031      	beq.n	800a41c <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	685a      	ldr	r2, [r3, #4]
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	2120      	movs	r1, #32
 800a3c4:	438a      	bics	r2, r1
 800a3c6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a3c8:	68ba      	ldr	r2, [r7, #8]
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	2164      	movs	r1, #100	; 0x64
 800a3ce:	0018      	movs	r0, r3
 800a3d0:	f000 fa02 	bl	800a7d8 <SPI_EndRxTxTransaction>
 800a3d4:	1e03      	subs	r3, r0, #0
 800a3d6:	d005      	beq.n	800a3e4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3dc:	2220      	movs	r2, #32
 800a3de:	431a      	orrs	r2, r3
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	685a      	ldr	r2, [r3, #4]
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	2103      	movs	r1, #3
 800a3f0:	438a      	bics	r2, r1
 800a3f2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2246      	movs	r2, #70	; 0x46
 800a3fe:	2100      	movs	r1, #0
 800a400:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	225d      	movs	r2, #93	; 0x5d
 800a406:	2101      	movs	r1, #1
 800a408:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d004      	beq.n	800a41c <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	0018      	movs	r0, r3
 800a416:	f7ff ff5d 	bl	800a2d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a41a:	e003      	b.n	800a424 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	0018      	movs	r0, r3
 800a420:	f7ff ff48 	bl	800a2b4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a424:	46bd      	mov	sp, r7
 800a426:	b004      	add	sp, #16
 800a428:	bd80      	pop	{r7, pc}

0800a42a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a42a:	b580      	push	{r7, lr}
 800a42c:	b084      	sub	sp, #16
 800a42e:	af00      	add	r7, sp, #0
 800a430:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a436:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	0018      	movs	r0, r3
 800a43c:	f7f8 fe1e 	bl	800307c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a440:	46c0      	nop			; (mov r8, r8)
 800a442:	46bd      	mov	sp, r7
 800a444:	b004      	add	sp, #16
 800a446:	bd80      	pop	{r7, pc}

0800a448 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b084      	sub	sp, #16
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a454:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	0018      	movs	r0, r3
 800a45a:	f7ff ff33 	bl	800a2c4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a45e:	46c0      	nop			; (mov r8, r8)
 800a460:	46bd      	mov	sp, r7
 800a462:	b004      	add	sp, #16
 800a464:	bd80      	pop	{r7, pc}

0800a466 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b084      	sub	sp, #16
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a472:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	685a      	ldr	r2, [r3, #4]
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	2103      	movs	r1, #3
 800a480:	438a      	bics	r2, r1
 800a482:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a488:	2210      	movs	r2, #16
 800a48a:	431a      	orrs	r2, r3
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	225d      	movs	r2, #93	; 0x5d
 800a494:	2101      	movs	r1, #1
 800a496:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	0018      	movs	r0, r3
 800a49c:	f7ff ff1a 	bl	800a2d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a4a0:	46c0      	nop			; (mov r8, r8)
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	b004      	add	sp, #16
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4b4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2246      	movs	r2, #70	; 0x46
 800a4ba:	2100      	movs	r1, #0
 800a4bc:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	0018      	movs	r0, r3
 800a4c8:	f7ff ff04 	bl	800a2d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a4cc:	46c0      	nop			; (mov r8, r8)
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	b004      	add	sp, #16
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b088      	sub	sp, #32
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	60f8      	str	r0, [r7, #12]
 800a4dc:	60b9      	str	r1, [r7, #8]
 800a4de:	603b      	str	r3, [r7, #0]
 800a4e0:	1dfb      	adds	r3, r7, #7
 800a4e2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a4e4:	f7fa ff70 	bl	80053c8 <HAL_GetTick>
 800a4e8:	0002      	movs	r2, r0
 800a4ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ec:	1a9b      	subs	r3, r3, r2
 800a4ee:	683a      	ldr	r2, [r7, #0]
 800a4f0:	18d3      	adds	r3, r2, r3
 800a4f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a4f4:	f7fa ff68 	bl	80053c8 <HAL_GetTick>
 800a4f8:	0003      	movs	r3, r0
 800a4fa:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a4fc:	4b3a      	ldr	r3, [pc, #232]	; (800a5e8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	015b      	lsls	r3, r3, #5
 800a502:	0d1b      	lsrs	r3, r3, #20
 800a504:	69fa      	ldr	r2, [r7, #28]
 800a506:	4353      	muls	r3, r2
 800a508:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a50a:	e058      	b.n	800a5be <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	3301      	adds	r3, #1
 800a510:	d055      	beq.n	800a5be <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a512:	f7fa ff59 	bl	80053c8 <HAL_GetTick>
 800a516:	0002      	movs	r2, r0
 800a518:	69bb      	ldr	r3, [r7, #24]
 800a51a:	1ad3      	subs	r3, r2, r3
 800a51c:	69fa      	ldr	r2, [r7, #28]
 800a51e:	429a      	cmp	r2, r3
 800a520:	d902      	bls.n	800a528 <SPI_WaitFlagStateUntilTimeout+0x54>
 800a522:	69fb      	ldr	r3, [r7, #28]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d142      	bne.n	800a5ae <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	685a      	ldr	r2, [r3, #4]
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	21e0      	movs	r1, #224	; 0xe0
 800a534:	438a      	bics	r2, r1
 800a536:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	685a      	ldr	r2, [r3, #4]
 800a53c:	2382      	movs	r3, #130	; 0x82
 800a53e:	005b      	lsls	r3, r3, #1
 800a540:	429a      	cmp	r2, r3
 800a542:	d113      	bne.n	800a56c <SPI_WaitFlagStateUntilTimeout+0x98>
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	689a      	ldr	r2, [r3, #8]
 800a548:	2380      	movs	r3, #128	; 0x80
 800a54a:	021b      	lsls	r3, r3, #8
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d005      	beq.n	800a55c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	689a      	ldr	r2, [r3, #8]
 800a554:	2380      	movs	r3, #128	; 0x80
 800a556:	00db      	lsls	r3, r3, #3
 800a558:	429a      	cmp	r2, r3
 800a55a:	d107      	bne.n	800a56c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	681a      	ldr	r2, [r3, #0]
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2140      	movs	r1, #64	; 0x40
 800a568:	438a      	bics	r2, r1
 800a56a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a570:	2380      	movs	r3, #128	; 0x80
 800a572:	019b      	lsls	r3, r3, #6
 800a574:	429a      	cmp	r2, r3
 800a576:	d110      	bne.n	800a59a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	491a      	ldr	r1, [pc, #104]	; (800a5ec <SPI_WaitFlagStateUntilTimeout+0x118>)
 800a584:	400a      	ands	r2, r1
 800a586:	601a      	str	r2, [r3, #0]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	2180      	movs	r1, #128	; 0x80
 800a594:	0189      	lsls	r1, r1, #6
 800a596:	430a      	orrs	r2, r1
 800a598:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	225d      	movs	r2, #93	; 0x5d
 800a59e:	2101      	movs	r1, #1
 800a5a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	225c      	movs	r2, #92	; 0x5c
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	e017      	b.n	800a5de <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d101      	bne.n	800a5b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	689b      	ldr	r3, [r3, #8]
 800a5c4:	68ba      	ldr	r2, [r7, #8]
 800a5c6:	4013      	ands	r3, r2
 800a5c8:	68ba      	ldr	r2, [r7, #8]
 800a5ca:	1ad3      	subs	r3, r2, r3
 800a5cc:	425a      	negs	r2, r3
 800a5ce:	4153      	adcs	r3, r2
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	001a      	movs	r2, r3
 800a5d4:	1dfb      	adds	r3, r7, #7
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d197      	bne.n	800a50c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a5dc:	2300      	movs	r3, #0
}
 800a5de:	0018      	movs	r0, r3
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	b008      	add	sp, #32
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	46c0      	nop			; (mov r8, r8)
 800a5e8:	20003134 	.word	0x20003134
 800a5ec:	ffffdfff 	.word	0xffffdfff

0800a5f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b088      	sub	sp, #32
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	60f8      	str	r0, [r7, #12]
 800a5f8:	60b9      	str	r1, [r7, #8]
 800a5fa:	607a      	str	r2, [r7, #4]
 800a5fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a5fe:	f7fa fee3 	bl	80053c8 <HAL_GetTick>
 800a602:	0002      	movs	r2, r0
 800a604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a606:	1a9b      	subs	r3, r3, r2
 800a608:	683a      	ldr	r2, [r7, #0]
 800a60a:	18d3      	adds	r3, r2, r3
 800a60c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a60e:	f7fa fedb 	bl	80053c8 <HAL_GetTick>
 800a612:	0003      	movs	r3, r0
 800a614:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a616:	4b3f      	ldr	r3, [pc, #252]	; (800a714 <SPI_WaitFifoStateUntilTimeout+0x124>)
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	0013      	movs	r3, r2
 800a61c:	009b      	lsls	r3, r3, #2
 800a61e:	189b      	adds	r3, r3, r2
 800a620:	00da      	lsls	r2, r3, #3
 800a622:	1ad3      	subs	r3, r2, r3
 800a624:	0d1b      	lsrs	r3, r3, #20
 800a626:	69fa      	ldr	r2, [r7, #28]
 800a628:	4353      	muls	r3, r2
 800a62a:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 800a62c:	e064      	b.n	800a6f8 <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a62e:	68ba      	ldr	r2, [r7, #8]
 800a630:	23c0      	movs	r3, #192	; 0xc0
 800a632:	00db      	lsls	r3, r3, #3
 800a634:	429a      	cmp	r2, r3
 800a636:	d106      	bne.n	800a646 <SPI_WaitFifoStateUntilTimeout+0x56>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d103      	bne.n	800a646 <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	330c      	adds	r3, #12
 800a644:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	3301      	adds	r3, #1
 800a64a:	d055      	beq.n	800a6f8 <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a64c:	f7fa febc 	bl	80053c8 <HAL_GetTick>
 800a650:	0002      	movs	r2, r0
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	1ad3      	subs	r3, r2, r3
 800a656:	69fa      	ldr	r2, [r7, #28]
 800a658:	429a      	cmp	r2, r3
 800a65a:	d902      	bls.n	800a662 <SPI_WaitFifoStateUntilTimeout+0x72>
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d142      	bne.n	800a6e8 <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	685a      	ldr	r2, [r3, #4]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	21e0      	movs	r1, #224	; 0xe0
 800a66e:	438a      	bics	r2, r1
 800a670:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	685a      	ldr	r2, [r3, #4]
 800a676:	2382      	movs	r3, #130	; 0x82
 800a678:	005b      	lsls	r3, r3, #1
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d113      	bne.n	800a6a6 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	689a      	ldr	r2, [r3, #8]
 800a682:	2380      	movs	r3, #128	; 0x80
 800a684:	021b      	lsls	r3, r3, #8
 800a686:	429a      	cmp	r2, r3
 800a688:	d005      	beq.n	800a696 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	689a      	ldr	r2, [r3, #8]
 800a68e:	2380      	movs	r3, #128	; 0x80
 800a690:	00db      	lsls	r3, r3, #3
 800a692:	429a      	cmp	r2, r3
 800a694:	d107      	bne.n	800a6a6 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2140      	movs	r1, #64	; 0x40
 800a6a2:	438a      	bics	r2, r1
 800a6a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a6aa:	2380      	movs	r3, #128	; 0x80
 800a6ac:	019b      	lsls	r3, r3, #6
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d110      	bne.n	800a6d4 <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4916      	ldr	r1, [pc, #88]	; (800a718 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a6be:	400a      	ands	r2, r1
 800a6c0:	601a      	str	r2, [r3, #0]
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	681a      	ldr	r2, [r3, #0]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2180      	movs	r1, #128	; 0x80
 800a6ce:	0189      	lsls	r1, r1, #6
 800a6d0:	430a      	orrs	r2, r1
 800a6d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	225d      	movs	r2, #93	; 0x5d
 800a6d8:	2101      	movs	r1, #1
 800a6da:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	225c      	movs	r2, #92	; 0x5c
 800a6e0:	2100      	movs	r1, #0
 800a6e2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a6e4:	2303      	movs	r3, #3
 800a6e6:	e010      	b.n	800a70a <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d101      	bne.n	800a6f2 <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	3b01      	subs	r3, #1
 800a6f6:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	68ba      	ldr	r2, [r7, #8]
 800a700:	4013      	ands	r3, r2
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	429a      	cmp	r2, r3
 800a706:	d192      	bne.n	800a62e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800a708:	2300      	movs	r3, #0
}
 800a70a:	0018      	movs	r0, r3
 800a70c:	46bd      	mov	sp, r7
 800a70e:	b008      	add	sp, #32
 800a710:	bd80      	pop	{r7, pc}
 800a712:	46c0      	nop			; (mov r8, r8)
 800a714:	20003134 	.word	0x20003134
 800a718:	ffffdfff 	.word	0xffffdfff

0800a71c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b086      	sub	sp, #24
 800a720:	af02      	add	r7, sp, #8
 800a722:	60f8      	str	r0, [r7, #12]
 800a724:	60b9      	str	r1, [r7, #8]
 800a726:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	685a      	ldr	r2, [r3, #4]
 800a72c:	2382      	movs	r3, #130	; 0x82
 800a72e:	005b      	lsls	r3, r3, #1
 800a730:	429a      	cmp	r2, r3
 800a732:	d113      	bne.n	800a75c <SPI_EndRxTransaction+0x40>
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	689a      	ldr	r2, [r3, #8]
 800a738:	2380      	movs	r3, #128	; 0x80
 800a73a:	021b      	lsls	r3, r3, #8
 800a73c:	429a      	cmp	r2, r3
 800a73e:	d005      	beq.n	800a74c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	689a      	ldr	r2, [r3, #8]
 800a744:	2380      	movs	r3, #128	; 0x80
 800a746:	00db      	lsls	r3, r3, #3
 800a748:	429a      	cmp	r2, r3
 800a74a:	d107      	bne.n	800a75c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	681a      	ldr	r2, [r3, #0]
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	2140      	movs	r1, #64	; 0x40
 800a758:	438a      	bics	r2, r1
 800a75a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	68f8      	ldr	r0, [r7, #12]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	9300      	str	r3, [sp, #0]
 800a764:	0013      	movs	r3, r2
 800a766:	2200      	movs	r2, #0
 800a768:	2180      	movs	r1, #128	; 0x80
 800a76a:	f7ff feb3 	bl	800a4d4 <SPI_WaitFlagStateUntilTimeout>
 800a76e:	1e03      	subs	r3, r0, #0
 800a770:	d007      	beq.n	800a782 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a776:	2220      	movs	r2, #32
 800a778:	431a      	orrs	r2, r3
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a77e:	2303      	movs	r3, #3
 800a780:	e026      	b.n	800a7d0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	685a      	ldr	r2, [r3, #4]
 800a786:	2382      	movs	r3, #130	; 0x82
 800a788:	005b      	lsls	r3, r3, #1
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d11f      	bne.n	800a7ce <SPI_EndRxTransaction+0xb2>
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	689a      	ldr	r2, [r3, #8]
 800a792:	2380      	movs	r3, #128	; 0x80
 800a794:	021b      	lsls	r3, r3, #8
 800a796:	429a      	cmp	r2, r3
 800a798:	d005      	beq.n	800a7a6 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	689a      	ldr	r2, [r3, #8]
 800a79e:	2380      	movs	r3, #128	; 0x80
 800a7a0:	00db      	lsls	r3, r3, #3
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d113      	bne.n	800a7ce <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a7a6:	68ba      	ldr	r2, [r7, #8]
 800a7a8:	23c0      	movs	r3, #192	; 0xc0
 800a7aa:	00d9      	lsls	r1, r3, #3
 800a7ac:	68f8      	ldr	r0, [r7, #12]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	0013      	movs	r3, r2
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	f7ff ff1b 	bl	800a5f0 <SPI_WaitFifoStateUntilTimeout>
 800a7ba:	1e03      	subs	r3, r0, #0
 800a7bc:	d007      	beq.n	800a7ce <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7c2:	2220      	movs	r2, #32
 800a7c4:	431a      	orrs	r2, r3
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a7ca:	2303      	movs	r3, #3
 800a7cc:	e000      	b.n	800a7d0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800a7ce:	2300      	movs	r3, #0
}
 800a7d0:	0018      	movs	r0, r3
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	b004      	add	sp, #16
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b086      	sub	sp, #24
 800a7dc:	af02      	add	r7, sp, #8
 800a7de:	60f8      	str	r0, [r7, #12]
 800a7e0:	60b9      	str	r1, [r7, #8]
 800a7e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a7e4:	68ba      	ldr	r2, [r7, #8]
 800a7e6:	23c0      	movs	r3, #192	; 0xc0
 800a7e8:	0159      	lsls	r1, r3, #5
 800a7ea:	68f8      	ldr	r0, [r7, #12]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	0013      	movs	r3, r2
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	f7ff fefc 	bl	800a5f0 <SPI_WaitFifoStateUntilTimeout>
 800a7f8:	1e03      	subs	r3, r0, #0
 800a7fa:	d007      	beq.n	800a80c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a800:	2220      	movs	r2, #32
 800a802:	431a      	orrs	r2, r3
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a808:	2303      	movs	r3, #3
 800a80a:	e027      	b.n	800a85c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a80c:	68ba      	ldr	r2, [r7, #8]
 800a80e:	68f8      	ldr	r0, [r7, #12]
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	0013      	movs	r3, r2
 800a816:	2200      	movs	r2, #0
 800a818:	2180      	movs	r1, #128	; 0x80
 800a81a:	f7ff fe5b 	bl	800a4d4 <SPI_WaitFlagStateUntilTimeout>
 800a81e:	1e03      	subs	r3, r0, #0
 800a820:	d007      	beq.n	800a832 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a826:	2220      	movs	r2, #32
 800a828:	431a      	orrs	r2, r3
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a82e:	2303      	movs	r3, #3
 800a830:	e014      	b.n	800a85c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a832:	68ba      	ldr	r2, [r7, #8]
 800a834:	23c0      	movs	r3, #192	; 0xc0
 800a836:	00d9      	lsls	r1, r3, #3
 800a838:	68f8      	ldr	r0, [r7, #12]
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	9300      	str	r3, [sp, #0]
 800a83e:	0013      	movs	r3, r2
 800a840:	2200      	movs	r2, #0
 800a842:	f7ff fed5 	bl	800a5f0 <SPI_WaitFifoStateUntilTimeout>
 800a846:	1e03      	subs	r3, r0, #0
 800a848:	d007      	beq.n	800a85a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a84e:	2220      	movs	r2, #32
 800a850:	431a      	orrs	r2, r3
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a856:	2303      	movs	r3, #3
 800a858:	e000      	b.n	800a85c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a85a:	2300      	movs	r3, #0
}
 800a85c:	0018      	movs	r0, r3
 800a85e:	46bd      	mov	sp, r7
 800a860:	b004      	add	sp, #16
 800a862:	bd80      	pop	{r7, pc}

0800a864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d101      	bne.n	800a876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a872:	2301      	movs	r3, #1
 800a874:	e04a      	b.n	800a90c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	223d      	movs	r2, #61	; 0x3d
 800a87a:	5c9b      	ldrb	r3, [r3, r2]
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d107      	bne.n	800a892 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	223c      	movs	r2, #60	; 0x3c
 800a886:	2100      	movs	r1, #0
 800a888:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	0018      	movs	r0, r3
 800a88e:	f7fa fac3 	bl	8004e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	223d      	movs	r2, #61	; 0x3d
 800a896:	2102      	movs	r1, #2
 800a898:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	0019      	movs	r1, r3
 800a8a4:	0010      	movs	r0, r2
 800a8a6:	f000 fb41 	bl	800af2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2248      	movs	r2, #72	; 0x48
 800a8ae:	2101      	movs	r1, #1
 800a8b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	223e      	movs	r2, #62	; 0x3e
 800a8b6:	2101      	movs	r1, #1
 800a8b8:	5499      	strb	r1, [r3, r2]
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	223f      	movs	r2, #63	; 0x3f
 800a8be:	2101      	movs	r1, #1
 800a8c0:	5499      	strb	r1, [r3, r2]
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2240      	movs	r2, #64	; 0x40
 800a8c6:	2101      	movs	r1, #1
 800a8c8:	5499      	strb	r1, [r3, r2]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2241      	movs	r2, #65	; 0x41
 800a8ce:	2101      	movs	r1, #1
 800a8d0:	5499      	strb	r1, [r3, r2]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2242      	movs	r2, #66	; 0x42
 800a8d6:	2101      	movs	r1, #1
 800a8d8:	5499      	strb	r1, [r3, r2]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2243      	movs	r2, #67	; 0x43
 800a8de:	2101      	movs	r1, #1
 800a8e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2244      	movs	r2, #68	; 0x44
 800a8e6:	2101      	movs	r1, #1
 800a8e8:	5499      	strb	r1, [r3, r2]
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2245      	movs	r2, #69	; 0x45
 800a8ee:	2101      	movs	r1, #1
 800a8f0:	5499      	strb	r1, [r3, r2]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2246      	movs	r2, #70	; 0x46
 800a8f6:	2101      	movs	r1, #1
 800a8f8:	5499      	strb	r1, [r3, r2]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2247      	movs	r2, #71	; 0x47
 800a8fe:	2101      	movs	r1, #1
 800a900:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	223d      	movs	r2, #61	; 0x3d
 800a906:	2101      	movs	r1, #1
 800a908:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a90a:	2300      	movs	r3, #0
}
 800a90c:	0018      	movs	r0, r3
 800a90e:	46bd      	mov	sp, r7
 800a910:	b002      	add	sp, #8
 800a912:	bd80      	pop	{r7, pc}

0800a914 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b082      	sub	sp, #8
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d101      	bne.n	800a926 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	e04a      	b.n	800a9bc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	223d      	movs	r2, #61	; 0x3d
 800a92a:	5c9b      	ldrb	r3, [r3, r2]
 800a92c:	b2db      	uxtb	r3, r3
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d107      	bne.n	800a942 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	223c      	movs	r2, #60	; 0x3c
 800a936:	2100      	movs	r1, #0
 800a938:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	0018      	movs	r0, r3
 800a93e:	f000 f841 	bl	800a9c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	223d      	movs	r2, #61	; 0x3d
 800a946:	2102      	movs	r1, #2
 800a948:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681a      	ldr	r2, [r3, #0]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	3304      	adds	r3, #4
 800a952:	0019      	movs	r1, r3
 800a954:	0010      	movs	r0, r2
 800a956:	f000 fae9 	bl	800af2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2248      	movs	r2, #72	; 0x48
 800a95e:	2101      	movs	r1, #1
 800a960:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	223e      	movs	r2, #62	; 0x3e
 800a966:	2101      	movs	r1, #1
 800a968:	5499      	strb	r1, [r3, r2]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	223f      	movs	r2, #63	; 0x3f
 800a96e:	2101      	movs	r1, #1
 800a970:	5499      	strb	r1, [r3, r2]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2240      	movs	r2, #64	; 0x40
 800a976:	2101      	movs	r1, #1
 800a978:	5499      	strb	r1, [r3, r2]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2241      	movs	r2, #65	; 0x41
 800a97e:	2101      	movs	r1, #1
 800a980:	5499      	strb	r1, [r3, r2]
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2242      	movs	r2, #66	; 0x42
 800a986:	2101      	movs	r1, #1
 800a988:	5499      	strb	r1, [r3, r2]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2243      	movs	r2, #67	; 0x43
 800a98e:	2101      	movs	r1, #1
 800a990:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2244      	movs	r2, #68	; 0x44
 800a996:	2101      	movs	r1, #1
 800a998:	5499      	strb	r1, [r3, r2]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2245      	movs	r2, #69	; 0x45
 800a99e:	2101      	movs	r1, #1
 800a9a0:	5499      	strb	r1, [r3, r2]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2246      	movs	r2, #70	; 0x46
 800a9a6:	2101      	movs	r1, #1
 800a9a8:	5499      	strb	r1, [r3, r2]
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2247      	movs	r2, #71	; 0x47
 800a9ae:	2101      	movs	r1, #1
 800a9b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	223d      	movs	r2, #61	; 0x3d
 800a9b6:	2101      	movs	r1, #1
 800a9b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	0018      	movs	r0, r3
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	b002      	add	sp, #8
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b082      	sub	sp, #8
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a9cc:	46c0      	nop			; (mov r8, r8)
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	b002      	add	sp, #8
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b084      	sub	sp, #16
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
 800a9dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d108      	bne.n	800a9f6 <HAL_TIM_PWM_Start+0x22>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	223e      	movs	r2, #62	; 0x3e
 800a9e8:	5c9b      	ldrb	r3, [r3, r2]
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	3b01      	subs	r3, #1
 800a9ee:	1e5a      	subs	r2, r3, #1
 800a9f0:	4193      	sbcs	r3, r2
 800a9f2:	b2db      	uxtb	r3, r3
 800a9f4:	e037      	b.n	800aa66 <HAL_TIM_PWM_Start+0x92>
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	2b04      	cmp	r3, #4
 800a9fa:	d108      	bne.n	800aa0e <HAL_TIM_PWM_Start+0x3a>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	223f      	movs	r2, #63	; 0x3f
 800aa00:	5c9b      	ldrb	r3, [r3, r2]
 800aa02:	b2db      	uxtb	r3, r3
 800aa04:	3b01      	subs	r3, #1
 800aa06:	1e5a      	subs	r2, r3, #1
 800aa08:	4193      	sbcs	r3, r2
 800aa0a:	b2db      	uxtb	r3, r3
 800aa0c:	e02b      	b.n	800aa66 <HAL_TIM_PWM_Start+0x92>
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	2b08      	cmp	r3, #8
 800aa12:	d108      	bne.n	800aa26 <HAL_TIM_PWM_Start+0x52>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2240      	movs	r2, #64	; 0x40
 800aa18:	5c9b      	ldrb	r3, [r3, r2]
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	3b01      	subs	r3, #1
 800aa1e:	1e5a      	subs	r2, r3, #1
 800aa20:	4193      	sbcs	r3, r2
 800aa22:	b2db      	uxtb	r3, r3
 800aa24:	e01f      	b.n	800aa66 <HAL_TIM_PWM_Start+0x92>
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	2b0c      	cmp	r3, #12
 800aa2a:	d108      	bne.n	800aa3e <HAL_TIM_PWM_Start+0x6a>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2241      	movs	r2, #65	; 0x41
 800aa30:	5c9b      	ldrb	r3, [r3, r2]
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	3b01      	subs	r3, #1
 800aa36:	1e5a      	subs	r2, r3, #1
 800aa38:	4193      	sbcs	r3, r2
 800aa3a:	b2db      	uxtb	r3, r3
 800aa3c:	e013      	b.n	800aa66 <HAL_TIM_PWM_Start+0x92>
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	2b10      	cmp	r3, #16
 800aa42:	d108      	bne.n	800aa56 <HAL_TIM_PWM_Start+0x82>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2242      	movs	r2, #66	; 0x42
 800aa48:	5c9b      	ldrb	r3, [r3, r2]
 800aa4a:	b2db      	uxtb	r3, r3
 800aa4c:	3b01      	subs	r3, #1
 800aa4e:	1e5a      	subs	r2, r3, #1
 800aa50:	4193      	sbcs	r3, r2
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	e007      	b.n	800aa66 <HAL_TIM_PWM_Start+0x92>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2243      	movs	r2, #67	; 0x43
 800aa5a:	5c9b      	ldrb	r3, [r3, r2]
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	3b01      	subs	r3, #1
 800aa60:	1e5a      	subs	r2, r3, #1
 800aa62:	4193      	sbcs	r3, r2
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d001      	beq.n	800aa6e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	e08b      	b.n	800ab86 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d104      	bne.n	800aa7e <HAL_TIM_PWM_Start+0xaa>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	223e      	movs	r2, #62	; 0x3e
 800aa78:	2102      	movs	r1, #2
 800aa7a:	5499      	strb	r1, [r3, r2]
 800aa7c:	e023      	b.n	800aac6 <HAL_TIM_PWM_Start+0xf2>
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	2b04      	cmp	r3, #4
 800aa82:	d104      	bne.n	800aa8e <HAL_TIM_PWM_Start+0xba>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	223f      	movs	r2, #63	; 0x3f
 800aa88:	2102      	movs	r1, #2
 800aa8a:	5499      	strb	r1, [r3, r2]
 800aa8c:	e01b      	b.n	800aac6 <HAL_TIM_PWM_Start+0xf2>
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	2b08      	cmp	r3, #8
 800aa92:	d104      	bne.n	800aa9e <HAL_TIM_PWM_Start+0xca>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2240      	movs	r2, #64	; 0x40
 800aa98:	2102      	movs	r1, #2
 800aa9a:	5499      	strb	r1, [r3, r2]
 800aa9c:	e013      	b.n	800aac6 <HAL_TIM_PWM_Start+0xf2>
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	2b0c      	cmp	r3, #12
 800aaa2:	d104      	bne.n	800aaae <HAL_TIM_PWM_Start+0xda>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2241      	movs	r2, #65	; 0x41
 800aaa8:	2102      	movs	r1, #2
 800aaaa:	5499      	strb	r1, [r3, r2]
 800aaac:	e00b      	b.n	800aac6 <HAL_TIM_PWM_Start+0xf2>
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	2b10      	cmp	r3, #16
 800aab2:	d104      	bne.n	800aabe <HAL_TIM_PWM_Start+0xea>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2242      	movs	r2, #66	; 0x42
 800aab8:	2102      	movs	r1, #2
 800aaba:	5499      	strb	r1, [r3, r2]
 800aabc:	e003      	b.n	800aac6 <HAL_TIM_PWM_Start+0xf2>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2243      	movs	r2, #67	; 0x43
 800aac2:	2102      	movs	r1, #2
 800aac4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	6839      	ldr	r1, [r7, #0]
 800aacc:	2201      	movs	r2, #1
 800aace:	0018      	movs	r0, r3
 800aad0:	f000 fe0c 	bl	800b6ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a2d      	ldr	r2, [pc, #180]	; (800ab90 <HAL_TIM_PWM_Start+0x1bc>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d00e      	beq.n	800aafc <HAL_TIM_PWM_Start+0x128>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4a2c      	ldr	r2, [pc, #176]	; (800ab94 <HAL_TIM_PWM_Start+0x1c0>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d009      	beq.n	800aafc <HAL_TIM_PWM_Start+0x128>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a2a      	ldr	r2, [pc, #168]	; (800ab98 <HAL_TIM_PWM_Start+0x1c4>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d004      	beq.n	800aafc <HAL_TIM_PWM_Start+0x128>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	4a29      	ldr	r2, [pc, #164]	; (800ab9c <HAL_TIM_PWM_Start+0x1c8>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d101      	bne.n	800ab00 <HAL_TIM_PWM_Start+0x12c>
 800aafc:	2301      	movs	r3, #1
 800aafe:	e000      	b.n	800ab02 <HAL_TIM_PWM_Start+0x12e>
 800ab00:	2300      	movs	r3, #0
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d008      	beq.n	800ab18 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	2180      	movs	r1, #128	; 0x80
 800ab12:	0209      	lsls	r1, r1, #8
 800ab14:	430a      	orrs	r2, r1
 800ab16:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	4a1c      	ldr	r2, [pc, #112]	; (800ab90 <HAL_TIM_PWM_Start+0x1bc>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d00f      	beq.n	800ab42 <HAL_TIM_PWM_Start+0x16e>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681a      	ldr	r2, [r3, #0]
 800ab26:	2380      	movs	r3, #128	; 0x80
 800ab28:	05db      	lsls	r3, r3, #23
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d009      	beq.n	800ab42 <HAL_TIM_PWM_Start+0x16e>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	4a1b      	ldr	r2, [pc, #108]	; (800aba0 <HAL_TIM_PWM_Start+0x1cc>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d004      	beq.n	800ab42 <HAL_TIM_PWM_Start+0x16e>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a15      	ldr	r2, [pc, #84]	; (800ab94 <HAL_TIM_PWM_Start+0x1c0>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d116      	bne.n	800ab70 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	4a16      	ldr	r2, [pc, #88]	; (800aba4 <HAL_TIM_PWM_Start+0x1d0>)
 800ab4a:	4013      	ands	r3, r2
 800ab4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2b06      	cmp	r3, #6
 800ab52:	d016      	beq.n	800ab82 <HAL_TIM_PWM_Start+0x1ae>
 800ab54:	68fa      	ldr	r2, [r7, #12]
 800ab56:	2380      	movs	r3, #128	; 0x80
 800ab58:	025b      	lsls	r3, r3, #9
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d011      	beq.n	800ab82 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	2101      	movs	r1, #1
 800ab6a:	430a      	orrs	r2, r1
 800ab6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab6e:	e008      	b.n	800ab82 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	681a      	ldr	r2, [r3, #0]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	2101      	movs	r1, #1
 800ab7c:	430a      	orrs	r2, r1
 800ab7e:	601a      	str	r2, [r3, #0]
 800ab80:	e000      	b.n	800ab84 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab82:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800ab84:	2300      	movs	r3, #0
}
 800ab86:	0018      	movs	r0, r3
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	b004      	add	sp, #16
 800ab8c:	bd80      	pop	{r7, pc}
 800ab8e:	46c0      	nop			; (mov r8, r8)
 800ab90:	40012c00 	.word	0x40012c00
 800ab94:	40014000 	.word	0x40014000
 800ab98:	40014400 	.word	0x40014400
 800ab9c:	40014800 	.word	0x40014800
 800aba0:	40000400 	.word	0x40000400
 800aba4:	00010007 	.word	0x00010007

0800aba8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	60f8      	str	r0, [r7, #12]
 800abb0:	60b9      	str	r1, [r7, #8]
 800abb2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	223c      	movs	r2, #60	; 0x3c
 800abb8:	5c9b      	ldrb	r3, [r3, r2]
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d101      	bne.n	800abc2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800abbe:	2302      	movs	r3, #2
 800abc0:	e0df      	b.n	800ad82 <HAL_TIM_PWM_ConfigChannel+0x1da>
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	223c      	movs	r2, #60	; 0x3c
 800abc6:	2101      	movs	r1, #1
 800abc8:	5499      	strb	r1, [r3, r2]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2b14      	cmp	r3, #20
 800abce:	d900      	bls.n	800abd2 <HAL_TIM_PWM_ConfigChannel+0x2a>
 800abd0:	e0d1      	b.n	800ad76 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	009a      	lsls	r2, r3, #2
 800abd6:	4b6d      	ldr	r3, [pc, #436]	; (800ad8c <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 800abd8:	18d3      	adds	r3, r2, r3
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	68ba      	ldr	r2, [r7, #8]
 800abe4:	0011      	movs	r1, r2
 800abe6:	0018      	movs	r0, r3
 800abe8:	f000 fa20 	bl	800b02c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	699a      	ldr	r2, [r3, #24]
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2108      	movs	r1, #8
 800abf8:	430a      	orrs	r2, r1
 800abfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	699a      	ldr	r2, [r3, #24]
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	2104      	movs	r1, #4
 800ac08:	438a      	bics	r2, r1
 800ac0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	6999      	ldr	r1, [r3, #24]
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	691a      	ldr	r2, [r3, #16]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	430a      	orrs	r2, r1
 800ac1c:	619a      	str	r2, [r3, #24]
      break;
 800ac1e:	e0ab      	b.n	800ad78 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	68ba      	ldr	r2, [r7, #8]
 800ac26:	0011      	movs	r1, r2
 800ac28:	0018      	movs	r0, r3
 800ac2a:	f000 fa89 	bl	800b140 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	699a      	ldr	r2, [r3, #24]
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	2180      	movs	r1, #128	; 0x80
 800ac3a:	0109      	lsls	r1, r1, #4
 800ac3c:	430a      	orrs	r2, r1
 800ac3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	699a      	ldr	r2, [r3, #24]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	4951      	ldr	r1, [pc, #324]	; (800ad90 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800ac4c:	400a      	ands	r2, r1
 800ac4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	6999      	ldr	r1, [r3, #24]
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	691b      	ldr	r3, [r3, #16]
 800ac5a:	021a      	lsls	r2, r3, #8
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	430a      	orrs	r2, r1
 800ac62:	619a      	str	r2, [r3, #24]
      break;
 800ac64:	e088      	b.n	800ad78 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	68ba      	ldr	r2, [r7, #8]
 800ac6c:	0011      	movs	r1, r2
 800ac6e:	0018      	movs	r0, r3
 800ac70:	f000 faea 	bl	800b248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	69da      	ldr	r2, [r3, #28]
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	2108      	movs	r1, #8
 800ac80:	430a      	orrs	r2, r1
 800ac82:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	69da      	ldr	r2, [r3, #28]
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	2104      	movs	r1, #4
 800ac90:	438a      	bics	r2, r1
 800ac92:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	69d9      	ldr	r1, [r3, #28]
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	691a      	ldr	r2, [r3, #16]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	430a      	orrs	r2, r1
 800aca4:	61da      	str	r2, [r3, #28]
      break;
 800aca6:	e067      	b.n	800ad78 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	68ba      	ldr	r2, [r7, #8]
 800acae:	0011      	movs	r1, r2
 800acb0:	0018      	movs	r0, r3
 800acb2:	f000 fb51 	bl	800b358 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	69da      	ldr	r2, [r3, #28]
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2180      	movs	r1, #128	; 0x80
 800acc2:	0109      	lsls	r1, r1, #4
 800acc4:	430a      	orrs	r2, r1
 800acc6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	69da      	ldr	r2, [r3, #28]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	492f      	ldr	r1, [pc, #188]	; (800ad90 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800acd4:	400a      	ands	r2, r1
 800acd6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	69d9      	ldr	r1, [r3, #28]
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	691b      	ldr	r3, [r3, #16]
 800ace2:	021a      	lsls	r2, r3, #8
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	430a      	orrs	r2, r1
 800acea:	61da      	str	r2, [r3, #28]
      break;
 800acec:	e044      	b.n	800ad78 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	68ba      	ldr	r2, [r7, #8]
 800acf4:	0011      	movs	r1, r2
 800acf6:	0018      	movs	r0, r3
 800acf8:	f000 fb98 	bl	800b42c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	2108      	movs	r1, #8
 800ad08:	430a      	orrs	r2, r1
 800ad0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	2104      	movs	r1, #4
 800ad18:	438a      	bics	r2, r1
 800ad1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	691a      	ldr	r2, [r3, #16]
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	430a      	orrs	r2, r1
 800ad2c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ad2e:	e023      	b.n	800ad78 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	0011      	movs	r1, r2
 800ad38:	0018      	movs	r0, r3
 800ad3a:	f000 fbd7 	bl	800b4ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	2180      	movs	r1, #128	; 0x80
 800ad4a:	0109      	lsls	r1, r1, #4
 800ad4c:	430a      	orrs	r2, r1
 800ad4e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	490d      	ldr	r1, [pc, #52]	; (800ad90 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800ad5c:	400a      	ands	r2, r1
 800ad5e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	691b      	ldr	r3, [r3, #16]
 800ad6a:	021a      	lsls	r2, r3, #8
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	430a      	orrs	r2, r1
 800ad72:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ad74:	e000      	b.n	800ad78 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 800ad76:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	223c      	movs	r2, #60	; 0x3c
 800ad7c:	2100      	movs	r1, #0
 800ad7e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ad80:	2300      	movs	r3, #0
}
 800ad82:	0018      	movs	r0, r3
 800ad84:	46bd      	mov	sp, r7
 800ad86:	b004      	add	sp, #16
 800ad88:	bd80      	pop	{r7, pc}
 800ad8a:	46c0      	nop			; (mov r8, r8)
 800ad8c:	0800e2ac 	.word	0x0800e2ac
 800ad90:	fffffbff 	.word	0xfffffbff

0800ad94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	223c      	movs	r2, #60	; 0x3c
 800ada2:	5c9b      	ldrb	r3, [r3, r2]
 800ada4:	2b01      	cmp	r3, #1
 800ada6:	d101      	bne.n	800adac <HAL_TIM_ConfigClockSource+0x18>
 800ada8:	2302      	movs	r3, #2
 800adaa:	e0b7      	b.n	800af1c <HAL_TIM_ConfigClockSource+0x188>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	223c      	movs	r2, #60	; 0x3c
 800adb0:	2101      	movs	r1, #1
 800adb2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	223d      	movs	r2, #61	; 0x3d
 800adb8:	2102      	movs	r1, #2
 800adba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	689b      	ldr	r3, [r3, #8]
 800adc2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	4a57      	ldr	r2, [pc, #348]	; (800af24 <HAL_TIM_ConfigClockSource+0x190>)
 800adc8:	4013      	ands	r3, r2
 800adca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	4a56      	ldr	r2, [pc, #344]	; (800af28 <HAL_TIM_ConfigClockSource+0x194>)
 800add0:	4013      	ands	r3, r2
 800add2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	68fa      	ldr	r2, [r7, #12]
 800adda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	2280      	movs	r2, #128	; 0x80
 800ade2:	0192      	lsls	r2, r2, #6
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d040      	beq.n	800ae6a <HAL_TIM_ConfigClockSource+0xd6>
 800ade8:	2280      	movs	r2, #128	; 0x80
 800adea:	0192      	lsls	r2, r2, #6
 800adec:	4293      	cmp	r3, r2
 800adee:	d900      	bls.n	800adf2 <HAL_TIM_ConfigClockSource+0x5e>
 800adf0:	e088      	b.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800adf2:	2280      	movs	r2, #128	; 0x80
 800adf4:	0152      	lsls	r2, r2, #5
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d100      	bne.n	800adfc <HAL_TIM_ConfigClockSource+0x68>
 800adfa:	e085      	b.n	800af08 <HAL_TIM_ConfigClockSource+0x174>
 800adfc:	2280      	movs	r2, #128	; 0x80
 800adfe:	0152      	lsls	r2, r2, #5
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d900      	bls.n	800ae06 <HAL_TIM_ConfigClockSource+0x72>
 800ae04:	e07e      	b.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800ae06:	2b70      	cmp	r3, #112	; 0x70
 800ae08:	d018      	beq.n	800ae3c <HAL_TIM_ConfigClockSource+0xa8>
 800ae0a:	d900      	bls.n	800ae0e <HAL_TIM_ConfigClockSource+0x7a>
 800ae0c:	e07a      	b.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800ae0e:	2b60      	cmp	r3, #96	; 0x60
 800ae10:	d04f      	beq.n	800aeb2 <HAL_TIM_ConfigClockSource+0x11e>
 800ae12:	d900      	bls.n	800ae16 <HAL_TIM_ConfigClockSource+0x82>
 800ae14:	e076      	b.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800ae16:	2b50      	cmp	r3, #80	; 0x50
 800ae18:	d03b      	beq.n	800ae92 <HAL_TIM_ConfigClockSource+0xfe>
 800ae1a:	d900      	bls.n	800ae1e <HAL_TIM_ConfigClockSource+0x8a>
 800ae1c:	e072      	b.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800ae1e:	2b40      	cmp	r3, #64	; 0x40
 800ae20:	d057      	beq.n	800aed2 <HAL_TIM_ConfigClockSource+0x13e>
 800ae22:	d900      	bls.n	800ae26 <HAL_TIM_ConfigClockSource+0x92>
 800ae24:	e06e      	b.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800ae26:	2b30      	cmp	r3, #48	; 0x30
 800ae28:	d063      	beq.n	800aef2 <HAL_TIM_ConfigClockSource+0x15e>
 800ae2a:	d86b      	bhi.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800ae2c:	2b20      	cmp	r3, #32
 800ae2e:	d060      	beq.n	800aef2 <HAL_TIM_ConfigClockSource+0x15e>
 800ae30:	d868      	bhi.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d05d      	beq.n	800aef2 <HAL_TIM_ConfigClockSource+0x15e>
 800ae36:	2b10      	cmp	r3, #16
 800ae38:	d05b      	beq.n	800aef2 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800ae3a:	e063      	b.n	800af04 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6818      	ldr	r0, [r3, #0]
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	6899      	ldr	r1, [r3, #8]
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	68db      	ldr	r3, [r3, #12]
 800ae4c:	f000 fc2e 	bl	800b6ac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2277      	movs	r2, #119	; 0x77
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	68fa      	ldr	r2, [r7, #12]
 800ae66:	609a      	str	r2, [r3, #8]
      break;
 800ae68:	e04f      	b.n	800af0a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	6818      	ldr	r0, [r3, #0]
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	6899      	ldr	r1, [r3, #8]
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	685a      	ldr	r2, [r3, #4]
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	f000 fc17 	bl	800b6ac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	689a      	ldr	r2, [r3, #8]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2180      	movs	r1, #128	; 0x80
 800ae8a:	01c9      	lsls	r1, r1, #7
 800ae8c:	430a      	orrs	r2, r1
 800ae8e:	609a      	str	r2, [r3, #8]
      break;
 800ae90:	e03b      	b.n	800af0a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6818      	ldr	r0, [r3, #0]
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	6859      	ldr	r1, [r3, #4]
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	68db      	ldr	r3, [r3, #12]
 800ae9e:	001a      	movs	r2, r3
 800aea0:	f000 fb88 	bl	800b5b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	2150      	movs	r1, #80	; 0x50
 800aeaa:	0018      	movs	r0, r3
 800aeac:	f000 fbe2 	bl	800b674 <TIM_ITRx_SetConfig>
      break;
 800aeb0:	e02b      	b.n	800af0a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6818      	ldr	r0, [r3, #0]
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	6859      	ldr	r1, [r3, #4]
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	68db      	ldr	r3, [r3, #12]
 800aebe:	001a      	movs	r2, r3
 800aec0:	f000 fba6 	bl	800b610 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2160      	movs	r1, #96	; 0x60
 800aeca:	0018      	movs	r0, r3
 800aecc:	f000 fbd2 	bl	800b674 <TIM_ITRx_SetConfig>
      break;
 800aed0:	e01b      	b.n	800af0a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6818      	ldr	r0, [r3, #0]
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	6859      	ldr	r1, [r3, #4]
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	68db      	ldr	r3, [r3, #12]
 800aede:	001a      	movs	r2, r3
 800aee0:	f000 fb68 	bl	800b5b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	2140      	movs	r1, #64	; 0x40
 800aeea:	0018      	movs	r0, r3
 800aeec:	f000 fbc2 	bl	800b674 <TIM_ITRx_SetConfig>
      break;
 800aef0:	e00b      	b.n	800af0a <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681a      	ldr	r2, [r3, #0]
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	0019      	movs	r1, r3
 800aefc:	0010      	movs	r0, r2
 800aefe:	f000 fbb9 	bl	800b674 <TIM_ITRx_SetConfig>
        break;
 800af02:	e002      	b.n	800af0a <HAL_TIM_ConfigClockSource+0x176>
      break;
 800af04:	46c0      	nop			; (mov r8, r8)
 800af06:	e000      	b.n	800af0a <HAL_TIM_ConfigClockSource+0x176>
      break;
 800af08:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	223d      	movs	r2, #61	; 0x3d
 800af0e:	2101      	movs	r1, #1
 800af10:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	223c      	movs	r2, #60	; 0x3c
 800af16:	2100      	movs	r1, #0
 800af18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800af1a:	2300      	movs	r3, #0
}
 800af1c:	0018      	movs	r0, r3
 800af1e:	46bd      	mov	sp, r7
 800af20:	b004      	add	sp, #16
 800af22:	bd80      	pop	{r7, pc}
 800af24:	ffceff88 	.word	0xffceff88
 800af28:	ffff00ff 	.word	0xffff00ff

0800af2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b084      	sub	sp, #16
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a34      	ldr	r2, [pc, #208]	; (800b010 <TIM_Base_SetConfig+0xe4>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d008      	beq.n	800af56 <TIM_Base_SetConfig+0x2a>
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	2380      	movs	r3, #128	; 0x80
 800af48:	05db      	lsls	r3, r3, #23
 800af4a:	429a      	cmp	r2, r3
 800af4c:	d003      	beq.n	800af56 <TIM_Base_SetConfig+0x2a>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	4a30      	ldr	r2, [pc, #192]	; (800b014 <TIM_Base_SetConfig+0xe8>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d108      	bne.n	800af68 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	2270      	movs	r2, #112	; 0x70
 800af5a:	4393      	bics	r3, r2
 800af5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	685b      	ldr	r3, [r3, #4]
 800af62:	68fa      	ldr	r2, [r7, #12]
 800af64:	4313      	orrs	r3, r2
 800af66:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	4a29      	ldr	r2, [pc, #164]	; (800b010 <TIM_Base_SetConfig+0xe4>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d018      	beq.n	800afa2 <TIM_Base_SetConfig+0x76>
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	2380      	movs	r3, #128	; 0x80
 800af74:	05db      	lsls	r3, r3, #23
 800af76:	429a      	cmp	r2, r3
 800af78:	d013      	beq.n	800afa2 <TIM_Base_SetConfig+0x76>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a25      	ldr	r2, [pc, #148]	; (800b014 <TIM_Base_SetConfig+0xe8>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d00f      	beq.n	800afa2 <TIM_Base_SetConfig+0x76>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a24      	ldr	r2, [pc, #144]	; (800b018 <TIM_Base_SetConfig+0xec>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d00b      	beq.n	800afa2 <TIM_Base_SetConfig+0x76>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a23      	ldr	r2, [pc, #140]	; (800b01c <TIM_Base_SetConfig+0xf0>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d007      	beq.n	800afa2 <TIM_Base_SetConfig+0x76>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a22      	ldr	r2, [pc, #136]	; (800b020 <TIM_Base_SetConfig+0xf4>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d003      	beq.n	800afa2 <TIM_Base_SetConfig+0x76>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a21      	ldr	r2, [pc, #132]	; (800b024 <TIM_Base_SetConfig+0xf8>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d108      	bne.n	800afb4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	4a20      	ldr	r2, [pc, #128]	; (800b028 <TIM_Base_SetConfig+0xfc>)
 800afa6:	4013      	ands	r3, r2
 800afa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	68db      	ldr	r3, [r3, #12]
 800afae:	68fa      	ldr	r2, [r7, #12]
 800afb0:	4313      	orrs	r3, r2
 800afb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	2280      	movs	r2, #128	; 0x80
 800afb8:	4393      	bics	r3, r2
 800afba:	001a      	movs	r2, r3
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	695b      	ldr	r3, [r3, #20]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	68fa      	ldr	r2, [r7, #12]
 800afc8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	689a      	ldr	r2, [r3, #8]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	681a      	ldr	r2, [r3, #0]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4a0c      	ldr	r2, [pc, #48]	; (800b010 <TIM_Base_SetConfig+0xe4>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d00b      	beq.n	800affa <TIM_Base_SetConfig+0xce>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	4a0d      	ldr	r2, [pc, #52]	; (800b01c <TIM_Base_SetConfig+0xf0>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d007      	beq.n	800affa <TIM_Base_SetConfig+0xce>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	4a0c      	ldr	r2, [pc, #48]	; (800b020 <TIM_Base_SetConfig+0xf4>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	d003      	beq.n	800affa <TIM_Base_SetConfig+0xce>
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	4a0b      	ldr	r2, [pc, #44]	; (800b024 <TIM_Base_SetConfig+0xf8>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d103      	bne.n	800b002 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	691a      	ldr	r2, [r3, #16]
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2201      	movs	r2, #1
 800b006:	615a      	str	r2, [r3, #20]
}
 800b008:	46c0      	nop			; (mov r8, r8)
 800b00a:	46bd      	mov	sp, r7
 800b00c:	b004      	add	sp, #16
 800b00e:	bd80      	pop	{r7, pc}
 800b010:	40012c00 	.word	0x40012c00
 800b014:	40000400 	.word	0x40000400
 800b018:	40002000 	.word	0x40002000
 800b01c:	40014000 	.word	0x40014000
 800b020:	40014400 	.word	0x40014400
 800b024:	40014800 	.word	0x40014800
 800b028:	fffffcff 	.word	0xfffffcff

0800b02c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b086      	sub	sp, #24
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6a1b      	ldr	r3, [r3, #32]
 800b03a:	2201      	movs	r2, #1
 800b03c:	4393      	bics	r3, r2
 800b03e:	001a      	movs	r2, r3
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	6a1b      	ldr	r3, [r3, #32]
 800b048:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	699b      	ldr	r3, [r3, #24]
 800b054:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	4a32      	ldr	r2, [pc, #200]	; (800b124 <TIM_OC1_SetConfig+0xf8>)
 800b05a:	4013      	ands	r3, r2
 800b05c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2203      	movs	r2, #3
 800b062:	4393      	bics	r3, r2
 800b064:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	68fa      	ldr	r2, [r7, #12]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	2202      	movs	r2, #2
 800b074:	4393      	bics	r3, r2
 800b076:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	697a      	ldr	r2, [r7, #20]
 800b07e:	4313      	orrs	r3, r2
 800b080:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	4a28      	ldr	r2, [pc, #160]	; (800b128 <TIM_OC1_SetConfig+0xfc>)
 800b086:	4293      	cmp	r3, r2
 800b088:	d00b      	beq.n	800b0a2 <TIM_OC1_SetConfig+0x76>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	4a27      	ldr	r2, [pc, #156]	; (800b12c <TIM_OC1_SetConfig+0x100>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d007      	beq.n	800b0a2 <TIM_OC1_SetConfig+0x76>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4a26      	ldr	r2, [pc, #152]	; (800b130 <TIM_OC1_SetConfig+0x104>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d003      	beq.n	800b0a2 <TIM_OC1_SetConfig+0x76>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	4a25      	ldr	r2, [pc, #148]	; (800b134 <TIM_OC1_SetConfig+0x108>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d10c      	bne.n	800b0bc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	2208      	movs	r2, #8
 800b0a6:	4393      	bics	r3, r2
 800b0a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	697a      	ldr	r2, [r7, #20]
 800b0b0:	4313      	orrs	r3, r2
 800b0b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	2204      	movs	r2, #4
 800b0b8:	4393      	bics	r3, r2
 800b0ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	4a1a      	ldr	r2, [pc, #104]	; (800b128 <TIM_OC1_SetConfig+0xfc>)
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d00b      	beq.n	800b0dc <TIM_OC1_SetConfig+0xb0>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	4a19      	ldr	r2, [pc, #100]	; (800b12c <TIM_OC1_SetConfig+0x100>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d007      	beq.n	800b0dc <TIM_OC1_SetConfig+0xb0>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a18      	ldr	r2, [pc, #96]	; (800b130 <TIM_OC1_SetConfig+0x104>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d003      	beq.n	800b0dc <TIM_OC1_SetConfig+0xb0>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	4a17      	ldr	r2, [pc, #92]	; (800b134 <TIM_OC1_SetConfig+0x108>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d111      	bne.n	800b100 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	4a16      	ldr	r2, [pc, #88]	; (800b138 <TIM_OC1_SetConfig+0x10c>)
 800b0e0:	4013      	ands	r3, r2
 800b0e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	4a15      	ldr	r2, [pc, #84]	; (800b13c <TIM_OC1_SetConfig+0x110>)
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	695b      	ldr	r3, [r3, #20]
 800b0f0:	693a      	ldr	r2, [r7, #16]
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	699b      	ldr	r3, [r3, #24]
 800b0fa:	693a      	ldr	r2, [r7, #16]
 800b0fc:	4313      	orrs	r3, r2
 800b0fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	693a      	ldr	r2, [r7, #16]
 800b104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	68fa      	ldr	r2, [r7, #12]
 800b10a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	685a      	ldr	r2, [r3, #4]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	697a      	ldr	r2, [r7, #20]
 800b118:	621a      	str	r2, [r3, #32]
}
 800b11a:	46c0      	nop			; (mov r8, r8)
 800b11c:	46bd      	mov	sp, r7
 800b11e:	b006      	add	sp, #24
 800b120:	bd80      	pop	{r7, pc}
 800b122:	46c0      	nop			; (mov r8, r8)
 800b124:	fffeff8f 	.word	0xfffeff8f
 800b128:	40012c00 	.word	0x40012c00
 800b12c:	40014000 	.word	0x40014000
 800b130:	40014400 	.word	0x40014400
 800b134:	40014800 	.word	0x40014800
 800b138:	fffffeff 	.word	0xfffffeff
 800b13c:	fffffdff 	.word	0xfffffdff

0800b140 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
 800b148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6a1b      	ldr	r3, [r3, #32]
 800b14e:	2210      	movs	r2, #16
 800b150:	4393      	bics	r3, r2
 800b152:	001a      	movs	r2, r3
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6a1b      	ldr	r3, [r3, #32]
 800b15c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	685b      	ldr	r3, [r3, #4]
 800b162:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	699b      	ldr	r3, [r3, #24]
 800b168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	4a2e      	ldr	r2, [pc, #184]	; (800b228 <TIM_OC2_SetConfig+0xe8>)
 800b16e:	4013      	ands	r3, r2
 800b170:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	4a2d      	ldr	r2, [pc, #180]	; (800b22c <TIM_OC2_SetConfig+0xec>)
 800b176:	4013      	ands	r3, r2
 800b178:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	021b      	lsls	r3, r3, #8
 800b180:	68fa      	ldr	r2, [r7, #12]
 800b182:	4313      	orrs	r3, r2
 800b184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	2220      	movs	r2, #32
 800b18a:	4393      	bics	r3, r2
 800b18c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	011b      	lsls	r3, r3, #4
 800b194:	697a      	ldr	r2, [r7, #20]
 800b196:	4313      	orrs	r3, r2
 800b198:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	4a24      	ldr	r2, [pc, #144]	; (800b230 <TIM_OC2_SetConfig+0xf0>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d10d      	bne.n	800b1be <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	2280      	movs	r2, #128	; 0x80
 800b1a6:	4393      	bics	r3, r2
 800b1a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	68db      	ldr	r3, [r3, #12]
 800b1ae:	011b      	lsls	r3, r3, #4
 800b1b0:	697a      	ldr	r2, [r7, #20]
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	2240      	movs	r2, #64	; 0x40
 800b1ba:	4393      	bics	r3, r2
 800b1bc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	4a1b      	ldr	r2, [pc, #108]	; (800b230 <TIM_OC2_SetConfig+0xf0>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d00b      	beq.n	800b1de <TIM_OC2_SetConfig+0x9e>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	4a1a      	ldr	r2, [pc, #104]	; (800b234 <TIM_OC2_SetConfig+0xf4>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d007      	beq.n	800b1de <TIM_OC2_SetConfig+0x9e>
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	4a19      	ldr	r2, [pc, #100]	; (800b238 <TIM_OC2_SetConfig+0xf8>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d003      	beq.n	800b1de <TIM_OC2_SetConfig+0x9e>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4a18      	ldr	r2, [pc, #96]	; (800b23c <TIM_OC2_SetConfig+0xfc>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d113      	bne.n	800b206 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	4a17      	ldr	r2, [pc, #92]	; (800b240 <TIM_OC2_SetConfig+0x100>)
 800b1e2:	4013      	ands	r3, r2
 800b1e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	4a16      	ldr	r2, [pc, #88]	; (800b244 <TIM_OC2_SetConfig+0x104>)
 800b1ea:	4013      	ands	r3, r2
 800b1ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	695b      	ldr	r3, [r3, #20]
 800b1f2:	009b      	lsls	r3, r3, #2
 800b1f4:	693a      	ldr	r2, [r7, #16]
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	699b      	ldr	r3, [r3, #24]
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	693a      	ldr	r2, [r7, #16]
 800b202:	4313      	orrs	r3, r2
 800b204:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	693a      	ldr	r2, [r7, #16]
 800b20a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	685a      	ldr	r2, [r3, #4]
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	697a      	ldr	r2, [r7, #20]
 800b21e:	621a      	str	r2, [r3, #32]
}
 800b220:	46c0      	nop			; (mov r8, r8)
 800b222:	46bd      	mov	sp, r7
 800b224:	b006      	add	sp, #24
 800b226:	bd80      	pop	{r7, pc}
 800b228:	feff8fff 	.word	0xfeff8fff
 800b22c:	fffffcff 	.word	0xfffffcff
 800b230:	40012c00 	.word	0x40012c00
 800b234:	40014000 	.word	0x40014000
 800b238:	40014400 	.word	0x40014400
 800b23c:	40014800 	.word	0x40014800
 800b240:	fffffbff 	.word	0xfffffbff
 800b244:	fffff7ff 	.word	0xfffff7ff

0800b248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b086      	sub	sp, #24
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6a1b      	ldr	r3, [r3, #32]
 800b256:	4a35      	ldr	r2, [pc, #212]	; (800b32c <TIM_OC3_SetConfig+0xe4>)
 800b258:	401a      	ands	r2, r3
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a1b      	ldr	r3, [r3, #32]
 800b262:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	685b      	ldr	r3, [r3, #4]
 800b268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	69db      	ldr	r3, [r3, #28]
 800b26e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	4a2f      	ldr	r2, [pc, #188]	; (800b330 <TIM_OC3_SetConfig+0xe8>)
 800b274:	4013      	ands	r3, r2
 800b276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2203      	movs	r2, #3
 800b27c:	4393      	bics	r3, r2
 800b27e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	68fa      	ldr	r2, [r7, #12]
 800b286:	4313      	orrs	r3, r2
 800b288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	4a29      	ldr	r2, [pc, #164]	; (800b334 <TIM_OC3_SetConfig+0xec>)
 800b28e:	4013      	ands	r3, r2
 800b290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	021b      	lsls	r3, r3, #8
 800b298:	697a      	ldr	r2, [r7, #20]
 800b29a:	4313      	orrs	r3, r2
 800b29c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a25      	ldr	r2, [pc, #148]	; (800b338 <TIM_OC3_SetConfig+0xf0>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d10d      	bne.n	800b2c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	4a24      	ldr	r2, [pc, #144]	; (800b33c <TIM_OC3_SetConfig+0xf4>)
 800b2aa:	4013      	ands	r3, r2
 800b2ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	021b      	lsls	r3, r3, #8
 800b2b4:	697a      	ldr	r2, [r7, #20]
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	4a20      	ldr	r2, [pc, #128]	; (800b340 <TIM_OC3_SetConfig+0xf8>)
 800b2be:	4013      	ands	r3, r2
 800b2c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	4a1c      	ldr	r2, [pc, #112]	; (800b338 <TIM_OC3_SetConfig+0xf0>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d00b      	beq.n	800b2e2 <TIM_OC3_SetConfig+0x9a>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4a1d      	ldr	r2, [pc, #116]	; (800b344 <TIM_OC3_SetConfig+0xfc>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d007      	beq.n	800b2e2 <TIM_OC3_SetConfig+0x9a>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	4a1c      	ldr	r2, [pc, #112]	; (800b348 <TIM_OC3_SetConfig+0x100>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d003      	beq.n	800b2e2 <TIM_OC3_SetConfig+0x9a>
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	4a1b      	ldr	r2, [pc, #108]	; (800b34c <TIM_OC3_SetConfig+0x104>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d113      	bne.n	800b30a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	4a1a      	ldr	r2, [pc, #104]	; (800b350 <TIM_OC3_SetConfig+0x108>)
 800b2e6:	4013      	ands	r3, r2
 800b2e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	4a19      	ldr	r2, [pc, #100]	; (800b354 <TIM_OC3_SetConfig+0x10c>)
 800b2ee:	4013      	ands	r3, r2
 800b2f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	695b      	ldr	r3, [r3, #20]
 800b2f6:	011b      	lsls	r3, r3, #4
 800b2f8:	693a      	ldr	r2, [r7, #16]
 800b2fa:	4313      	orrs	r3, r2
 800b2fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	699b      	ldr	r3, [r3, #24]
 800b302:	011b      	lsls	r3, r3, #4
 800b304:	693a      	ldr	r2, [r7, #16]
 800b306:	4313      	orrs	r3, r2
 800b308:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	693a      	ldr	r2, [r7, #16]
 800b30e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	68fa      	ldr	r2, [r7, #12]
 800b314:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	685a      	ldr	r2, [r3, #4]
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	697a      	ldr	r2, [r7, #20]
 800b322:	621a      	str	r2, [r3, #32]
}
 800b324:	46c0      	nop			; (mov r8, r8)
 800b326:	46bd      	mov	sp, r7
 800b328:	b006      	add	sp, #24
 800b32a:	bd80      	pop	{r7, pc}
 800b32c:	fffffeff 	.word	0xfffffeff
 800b330:	fffeff8f 	.word	0xfffeff8f
 800b334:	fffffdff 	.word	0xfffffdff
 800b338:	40012c00 	.word	0x40012c00
 800b33c:	fffff7ff 	.word	0xfffff7ff
 800b340:	fffffbff 	.word	0xfffffbff
 800b344:	40014000 	.word	0x40014000
 800b348:	40014400 	.word	0x40014400
 800b34c:	40014800 	.word	0x40014800
 800b350:	ffffefff 	.word	0xffffefff
 800b354:	ffffdfff 	.word	0xffffdfff

0800b358 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b086      	sub	sp, #24
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6a1b      	ldr	r3, [r3, #32]
 800b366:	4a28      	ldr	r2, [pc, #160]	; (800b408 <TIM_OC4_SetConfig+0xb0>)
 800b368:	401a      	ands	r2, r3
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6a1b      	ldr	r3, [r3, #32]
 800b372:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	685b      	ldr	r3, [r3, #4]
 800b378:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	69db      	ldr	r3, [r3, #28]
 800b37e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	4a22      	ldr	r2, [pc, #136]	; (800b40c <TIM_OC4_SetConfig+0xb4>)
 800b384:	4013      	ands	r3, r2
 800b386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	4a21      	ldr	r2, [pc, #132]	; (800b410 <TIM_OC4_SetConfig+0xb8>)
 800b38c:	4013      	ands	r3, r2
 800b38e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	021b      	lsls	r3, r3, #8
 800b396:	68fa      	ldr	r2, [r7, #12]
 800b398:	4313      	orrs	r3, r2
 800b39a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	4a1d      	ldr	r2, [pc, #116]	; (800b414 <TIM_OC4_SetConfig+0xbc>)
 800b3a0:	4013      	ands	r3, r2
 800b3a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	689b      	ldr	r3, [r3, #8]
 800b3a8:	031b      	lsls	r3, r3, #12
 800b3aa:	693a      	ldr	r2, [r7, #16]
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	4a19      	ldr	r2, [pc, #100]	; (800b418 <TIM_OC4_SetConfig+0xc0>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d00b      	beq.n	800b3d0 <TIM_OC4_SetConfig+0x78>
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	4a18      	ldr	r2, [pc, #96]	; (800b41c <TIM_OC4_SetConfig+0xc4>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d007      	beq.n	800b3d0 <TIM_OC4_SetConfig+0x78>
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	4a17      	ldr	r2, [pc, #92]	; (800b420 <TIM_OC4_SetConfig+0xc8>)
 800b3c4:	4293      	cmp	r3, r2
 800b3c6:	d003      	beq.n	800b3d0 <TIM_OC4_SetConfig+0x78>
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	4a16      	ldr	r2, [pc, #88]	; (800b424 <TIM_OC4_SetConfig+0xcc>)
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d109      	bne.n	800b3e4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b3d0:	697b      	ldr	r3, [r7, #20]
 800b3d2:	4a15      	ldr	r2, [pc, #84]	; (800b428 <TIM_OC4_SetConfig+0xd0>)
 800b3d4:	4013      	ands	r3, r2
 800b3d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	695b      	ldr	r3, [r3, #20]
 800b3dc:	019b      	lsls	r3, r3, #6
 800b3de:	697a      	ldr	r2, [r7, #20]
 800b3e0:	4313      	orrs	r3, r2
 800b3e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	697a      	ldr	r2, [r7, #20]
 800b3e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	68fa      	ldr	r2, [r7, #12]
 800b3ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	685a      	ldr	r2, [r3, #4]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	693a      	ldr	r2, [r7, #16]
 800b3fc:	621a      	str	r2, [r3, #32]
}
 800b3fe:	46c0      	nop			; (mov r8, r8)
 800b400:	46bd      	mov	sp, r7
 800b402:	b006      	add	sp, #24
 800b404:	bd80      	pop	{r7, pc}
 800b406:	46c0      	nop			; (mov r8, r8)
 800b408:	ffffefff 	.word	0xffffefff
 800b40c:	feff8fff 	.word	0xfeff8fff
 800b410:	fffffcff 	.word	0xfffffcff
 800b414:	ffffdfff 	.word	0xffffdfff
 800b418:	40012c00 	.word	0x40012c00
 800b41c:	40014000 	.word	0x40014000
 800b420:	40014400 	.word	0x40014400
 800b424:	40014800 	.word	0x40014800
 800b428:	ffffbfff 	.word	0xffffbfff

0800b42c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b086      	sub	sp, #24
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6a1b      	ldr	r3, [r3, #32]
 800b43a:	4a25      	ldr	r2, [pc, #148]	; (800b4d0 <TIM_OC5_SetConfig+0xa4>)
 800b43c:	401a      	ands	r2, r3
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6a1b      	ldr	r3, [r3, #32]
 800b446:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	4a1f      	ldr	r2, [pc, #124]	; (800b4d4 <TIM_OC5_SetConfig+0xa8>)
 800b458:	4013      	ands	r3, r2
 800b45a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	68fa      	ldr	r2, [r7, #12]
 800b462:	4313      	orrs	r3, r2
 800b464:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	4a1b      	ldr	r2, [pc, #108]	; (800b4d8 <TIM_OC5_SetConfig+0xac>)
 800b46a:	4013      	ands	r3, r2
 800b46c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	689b      	ldr	r3, [r3, #8]
 800b472:	041b      	lsls	r3, r3, #16
 800b474:	693a      	ldr	r2, [r7, #16]
 800b476:	4313      	orrs	r3, r2
 800b478:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4a17      	ldr	r2, [pc, #92]	; (800b4dc <TIM_OC5_SetConfig+0xb0>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d00b      	beq.n	800b49a <TIM_OC5_SetConfig+0x6e>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	4a16      	ldr	r2, [pc, #88]	; (800b4e0 <TIM_OC5_SetConfig+0xb4>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d007      	beq.n	800b49a <TIM_OC5_SetConfig+0x6e>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	4a15      	ldr	r2, [pc, #84]	; (800b4e4 <TIM_OC5_SetConfig+0xb8>)
 800b48e:	4293      	cmp	r3, r2
 800b490:	d003      	beq.n	800b49a <TIM_OC5_SetConfig+0x6e>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	4a14      	ldr	r2, [pc, #80]	; (800b4e8 <TIM_OC5_SetConfig+0xbc>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d109      	bne.n	800b4ae <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b49a:	697b      	ldr	r3, [r7, #20]
 800b49c:	4a0c      	ldr	r2, [pc, #48]	; (800b4d0 <TIM_OC5_SetConfig+0xa4>)
 800b49e:	4013      	ands	r3, r2
 800b4a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	695b      	ldr	r3, [r3, #20]
 800b4a6:	021b      	lsls	r3, r3, #8
 800b4a8:	697a      	ldr	r2, [r7, #20]
 800b4aa:	4313      	orrs	r3, r2
 800b4ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	697a      	ldr	r2, [r7, #20]
 800b4b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	685a      	ldr	r2, [r3, #4]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	693a      	ldr	r2, [r7, #16]
 800b4c6:	621a      	str	r2, [r3, #32]
}
 800b4c8:	46c0      	nop			; (mov r8, r8)
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	b006      	add	sp, #24
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	fffeffff 	.word	0xfffeffff
 800b4d4:	fffeff8f 	.word	0xfffeff8f
 800b4d8:	fffdffff 	.word	0xfffdffff
 800b4dc:	40012c00 	.word	0x40012c00
 800b4e0:	40014000 	.word	0x40014000
 800b4e4:	40014400 	.word	0x40014400
 800b4e8:	40014800 	.word	0x40014800

0800b4ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b086      	sub	sp, #24
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
 800b4f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6a1b      	ldr	r3, [r3, #32]
 800b4fa:	4a26      	ldr	r2, [pc, #152]	; (800b594 <TIM_OC6_SetConfig+0xa8>)
 800b4fc:	401a      	ands	r2, r3
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6a1b      	ldr	r3, [r3, #32]
 800b506:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	685b      	ldr	r3, [r3, #4]
 800b50c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	4a20      	ldr	r2, [pc, #128]	; (800b598 <TIM_OC6_SetConfig+0xac>)
 800b518:	4013      	ands	r3, r2
 800b51a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	021b      	lsls	r3, r3, #8
 800b522:	68fa      	ldr	r2, [r7, #12]
 800b524:	4313      	orrs	r3, r2
 800b526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	4a1c      	ldr	r2, [pc, #112]	; (800b59c <TIM_OC6_SetConfig+0xb0>)
 800b52c:	4013      	ands	r3, r2
 800b52e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	689b      	ldr	r3, [r3, #8]
 800b534:	051b      	lsls	r3, r3, #20
 800b536:	693a      	ldr	r2, [r7, #16]
 800b538:	4313      	orrs	r3, r2
 800b53a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4a18      	ldr	r2, [pc, #96]	; (800b5a0 <TIM_OC6_SetConfig+0xb4>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d00b      	beq.n	800b55c <TIM_OC6_SetConfig+0x70>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	4a17      	ldr	r2, [pc, #92]	; (800b5a4 <TIM_OC6_SetConfig+0xb8>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d007      	beq.n	800b55c <TIM_OC6_SetConfig+0x70>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	4a16      	ldr	r2, [pc, #88]	; (800b5a8 <TIM_OC6_SetConfig+0xbc>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d003      	beq.n	800b55c <TIM_OC6_SetConfig+0x70>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	4a15      	ldr	r2, [pc, #84]	; (800b5ac <TIM_OC6_SetConfig+0xc0>)
 800b558:	4293      	cmp	r3, r2
 800b55a:	d109      	bne.n	800b570 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	4a14      	ldr	r2, [pc, #80]	; (800b5b0 <TIM_OC6_SetConfig+0xc4>)
 800b560:	4013      	ands	r3, r2
 800b562:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	695b      	ldr	r3, [r3, #20]
 800b568:	029b      	lsls	r3, r3, #10
 800b56a:	697a      	ldr	r2, [r7, #20]
 800b56c:	4313      	orrs	r3, r2
 800b56e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	697a      	ldr	r2, [r7, #20]
 800b574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	68fa      	ldr	r2, [r7, #12]
 800b57a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	685a      	ldr	r2, [r3, #4]
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	693a      	ldr	r2, [r7, #16]
 800b588:	621a      	str	r2, [r3, #32]
}
 800b58a:	46c0      	nop			; (mov r8, r8)
 800b58c:	46bd      	mov	sp, r7
 800b58e:	b006      	add	sp, #24
 800b590:	bd80      	pop	{r7, pc}
 800b592:	46c0      	nop			; (mov r8, r8)
 800b594:	ffefffff 	.word	0xffefffff
 800b598:	feff8fff 	.word	0xfeff8fff
 800b59c:	ffdfffff 	.word	0xffdfffff
 800b5a0:	40012c00 	.word	0x40012c00
 800b5a4:	40014000 	.word	0x40014000
 800b5a8:	40014400 	.word	0x40014400
 800b5ac:	40014800 	.word	0x40014800
 800b5b0:	fffbffff 	.word	0xfffbffff

0800b5b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b086      	sub	sp, #24
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	60f8      	str	r0, [r7, #12]
 800b5bc:	60b9      	str	r1, [r7, #8]
 800b5be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	6a1b      	ldr	r3, [r3, #32]
 800b5c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	6a1b      	ldr	r3, [r3, #32]
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	4393      	bics	r3, r2
 800b5ce:	001a      	movs	r2, r3
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	699b      	ldr	r3, [r3, #24]
 800b5d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	22f0      	movs	r2, #240	; 0xf0
 800b5de:	4393      	bics	r3, r2
 800b5e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	011b      	lsls	r3, r3, #4
 800b5e6:	693a      	ldr	r2, [r7, #16]
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	220a      	movs	r2, #10
 800b5f0:	4393      	bics	r3, r2
 800b5f2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b5f4:	697a      	ldr	r2, [r7, #20]
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	4313      	orrs	r3, r2
 800b5fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	693a      	ldr	r2, [r7, #16]
 800b600:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	697a      	ldr	r2, [r7, #20]
 800b606:	621a      	str	r2, [r3, #32]
}
 800b608:	46c0      	nop			; (mov r8, r8)
 800b60a:	46bd      	mov	sp, r7
 800b60c:	b006      	add	sp, #24
 800b60e:	bd80      	pop	{r7, pc}

0800b610 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b086      	sub	sp, #24
 800b614:	af00      	add	r7, sp, #0
 800b616:	60f8      	str	r0, [r7, #12]
 800b618:	60b9      	str	r1, [r7, #8]
 800b61a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	6a1b      	ldr	r3, [r3, #32]
 800b620:	2210      	movs	r2, #16
 800b622:	4393      	bics	r3, r2
 800b624:	001a      	movs	r2, r3
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	699b      	ldr	r3, [r3, #24]
 800b62e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	6a1b      	ldr	r3, [r3, #32]
 800b634:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	4a0d      	ldr	r2, [pc, #52]	; (800b670 <TIM_TI2_ConfigInputStage+0x60>)
 800b63a:	4013      	ands	r3, r2
 800b63c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	031b      	lsls	r3, r3, #12
 800b642:	697a      	ldr	r2, [r7, #20]
 800b644:	4313      	orrs	r3, r2
 800b646:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	22a0      	movs	r2, #160	; 0xa0
 800b64c:	4393      	bics	r3, r2
 800b64e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	011b      	lsls	r3, r3, #4
 800b654:	693a      	ldr	r2, [r7, #16]
 800b656:	4313      	orrs	r3, r2
 800b658:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	697a      	ldr	r2, [r7, #20]
 800b65e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	693a      	ldr	r2, [r7, #16]
 800b664:	621a      	str	r2, [r3, #32]
}
 800b666:	46c0      	nop			; (mov r8, r8)
 800b668:	46bd      	mov	sp, r7
 800b66a:	b006      	add	sp, #24
 800b66c:	bd80      	pop	{r7, pc}
 800b66e:	46c0      	nop			; (mov r8, r8)
 800b670:	ffff0fff 	.word	0xffff0fff

0800b674 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b084      	sub	sp, #16
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	689b      	ldr	r3, [r3, #8]
 800b682:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	4a08      	ldr	r2, [pc, #32]	; (800b6a8 <TIM_ITRx_SetConfig+0x34>)
 800b688:	4013      	ands	r3, r2
 800b68a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b68c:	683a      	ldr	r2, [r7, #0]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	4313      	orrs	r3, r2
 800b692:	2207      	movs	r2, #7
 800b694:	4313      	orrs	r3, r2
 800b696:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	609a      	str	r2, [r3, #8]
}
 800b69e:	46c0      	nop			; (mov r8, r8)
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	b004      	add	sp, #16
 800b6a4:	bd80      	pop	{r7, pc}
 800b6a6:	46c0      	nop			; (mov r8, r8)
 800b6a8:	ffcfff8f 	.word	0xffcfff8f

0800b6ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b086      	sub	sp, #24
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	60f8      	str	r0, [r7, #12]
 800b6b4:	60b9      	str	r1, [r7, #8]
 800b6b6:	607a      	str	r2, [r7, #4]
 800b6b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	689b      	ldr	r3, [r3, #8]
 800b6be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	4a09      	ldr	r2, [pc, #36]	; (800b6e8 <TIM_ETR_SetConfig+0x3c>)
 800b6c4:	4013      	ands	r3, r2
 800b6c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	021a      	lsls	r2, r3, #8
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	431a      	orrs	r2, r3
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	697a      	ldr	r2, [r7, #20]
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	697a      	ldr	r2, [r7, #20]
 800b6de:	609a      	str	r2, [r3, #8]
}
 800b6e0:	46c0      	nop			; (mov r8, r8)
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	b006      	add	sp, #24
 800b6e6:	bd80      	pop	{r7, pc}
 800b6e8:	ffff00ff 	.word	0xffff00ff

0800b6ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b086      	sub	sp, #24
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	60b9      	str	r1, [r7, #8]
 800b6f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	221f      	movs	r2, #31
 800b6fc:	4013      	ands	r3, r2
 800b6fe:	2201      	movs	r2, #1
 800b700:	409a      	lsls	r2, r3
 800b702:	0013      	movs	r3, r2
 800b704:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	6a1b      	ldr	r3, [r3, #32]
 800b70a:	697a      	ldr	r2, [r7, #20]
 800b70c:	43d2      	mvns	r2, r2
 800b70e:	401a      	ands	r2, r3
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	6a1a      	ldr	r2, [r3, #32]
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	211f      	movs	r1, #31
 800b71c:	400b      	ands	r3, r1
 800b71e:	6879      	ldr	r1, [r7, #4]
 800b720:	4099      	lsls	r1, r3
 800b722:	000b      	movs	r3, r1
 800b724:	431a      	orrs	r2, r3
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	621a      	str	r2, [r3, #32]
}
 800b72a:	46c0      	nop			; (mov r8, r8)
 800b72c:	46bd      	mov	sp, r7
 800b72e:	b006      	add	sp, #24
 800b730:	bd80      	pop	{r7, pc}
	...

0800b734 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b084      	sub	sp, #16
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	223c      	movs	r2, #60	; 0x3c
 800b742:	5c9b      	ldrb	r3, [r3, r2]
 800b744:	2b01      	cmp	r3, #1
 800b746:	d101      	bne.n	800b74c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b748:	2302      	movs	r3, #2
 800b74a:	e055      	b.n	800b7f8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	223c      	movs	r2, #60	; 0x3c
 800b750:	2101      	movs	r1, #1
 800b752:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	223d      	movs	r2, #61	; 0x3d
 800b758:	2102      	movs	r1, #2
 800b75a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	685b      	ldr	r3, [r3, #4]
 800b762:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4a23      	ldr	r2, [pc, #140]	; (800b800 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d108      	bne.n	800b788 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	4a22      	ldr	r2, [pc, #136]	; (800b804 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b77a:	4013      	ands	r3, r2
 800b77c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	685b      	ldr	r3, [r3, #4]
 800b782:	68fa      	ldr	r2, [r7, #12]
 800b784:	4313      	orrs	r3, r2
 800b786:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2270      	movs	r2, #112	; 0x70
 800b78c:	4393      	bics	r3, r2
 800b78e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	68fa      	ldr	r2, [r7, #12]
 800b796:	4313      	orrs	r3, r2
 800b798:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	68fa      	ldr	r2, [r7, #12]
 800b7a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	4a16      	ldr	r2, [pc, #88]	; (800b800 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d00f      	beq.n	800b7cc <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681a      	ldr	r2, [r3, #0]
 800b7b0:	2380      	movs	r3, #128	; 0x80
 800b7b2:	05db      	lsls	r3, r3, #23
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d009      	beq.n	800b7cc <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	4a12      	ldr	r2, [pc, #72]	; (800b808 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d004      	beq.n	800b7cc <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4a11      	ldr	r2, [pc, #68]	; (800b80c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d10c      	bne.n	800b7e6 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	2280      	movs	r2, #128	; 0x80
 800b7d0:	4393      	bics	r3, r2
 800b7d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	689b      	ldr	r3, [r3, #8]
 800b7d8:	68ba      	ldr	r2, [r7, #8]
 800b7da:	4313      	orrs	r3, r2
 800b7dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68ba      	ldr	r2, [r7, #8]
 800b7e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	223d      	movs	r2, #61	; 0x3d
 800b7ea:	2101      	movs	r1, #1
 800b7ec:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	223c      	movs	r2, #60	; 0x3c
 800b7f2:	2100      	movs	r1, #0
 800b7f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b7f6:	2300      	movs	r3, #0
}
 800b7f8:	0018      	movs	r0, r3
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	b004      	add	sp, #16
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	40012c00 	.word	0x40012c00
 800b804:	ff0fffff 	.word	0xff0fffff
 800b808:	40000400 	.word	0x40000400
 800b80c:	40014000 	.word	0x40014000

0800b810 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b084      	sub	sp, #16
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b81a:	2300      	movs	r3, #0
 800b81c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	223c      	movs	r2, #60	; 0x3c
 800b822:	5c9b      	ldrb	r3, [r3, r2]
 800b824:	2b01      	cmp	r3, #1
 800b826:	d101      	bne.n	800b82c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b828:	2302      	movs	r3, #2
 800b82a:	e079      	b.n	800b920 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	223c      	movs	r2, #60	; 0x3c
 800b830:	2101      	movs	r1, #1
 800b832:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	22ff      	movs	r2, #255	; 0xff
 800b838:	4393      	bics	r3, r2
 800b83a:	001a      	movs	r2, r3
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	68db      	ldr	r3, [r3, #12]
 800b840:	4313      	orrs	r3, r2
 800b842:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	4a38      	ldr	r2, [pc, #224]	; (800b928 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800b848:	401a      	ands	r2, r3
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	689b      	ldr	r3, [r3, #8]
 800b84e:	4313      	orrs	r3, r2
 800b850:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	4a35      	ldr	r2, [pc, #212]	; (800b92c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b856:	401a      	ands	r2, r3
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	4313      	orrs	r3, r2
 800b85e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	4a33      	ldr	r2, [pc, #204]	; (800b930 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b864:	401a      	ands	r2, r3
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	4a30      	ldr	r2, [pc, #192]	; (800b934 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b872:	401a      	ands	r2, r3
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	691b      	ldr	r3, [r3, #16]
 800b878:	4313      	orrs	r3, r2
 800b87a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	4a2e      	ldr	r2, [pc, #184]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b880:	401a      	ands	r2, r3
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	695b      	ldr	r3, [r3, #20]
 800b886:	4313      	orrs	r3, r2
 800b888:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	4a2b      	ldr	r2, [pc, #172]	; (800b93c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b88e:	401a      	ands	r2, r3
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b894:	4313      	orrs	r3, r2
 800b896:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	4a29      	ldr	r2, [pc, #164]	; (800b940 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b89c:	401a      	ands	r2, r3
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	699b      	ldr	r3, [r3, #24]
 800b8a2:	041b      	lsls	r3, r3, #16
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	4a25      	ldr	r2, [pc, #148]	; (800b944 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d106      	bne.n	800b8c0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	4a24      	ldr	r2, [pc, #144]	; (800b948 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b8b6:	401a      	ands	r2, r3
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	69db      	ldr	r3, [r3, #28]
 800b8bc:	4313      	orrs	r3, r2
 800b8be:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a1f      	ldr	r2, [pc, #124]	; (800b944 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d121      	bne.n	800b90e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	4a1f      	ldr	r2, [pc, #124]	; (800b94c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b8ce:	401a      	ands	r2, r3
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8d4:	051b      	lsls	r3, r3, #20
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	4a1c      	ldr	r2, [pc, #112]	; (800b950 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800b8de:	401a      	ands	r2, r3
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	6a1b      	ldr	r3, [r3, #32]
 800b8e4:	4313      	orrs	r3, r2
 800b8e6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	4a1a      	ldr	r2, [pc, #104]	; (800b954 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800b8ec:	401a      	ands	r2, r3
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4a12      	ldr	r2, [pc, #72]	; (800b944 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d106      	bne.n	800b90e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	4a15      	ldr	r2, [pc, #84]	; (800b958 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800b904:	401a      	ands	r2, r3
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b90a:	4313      	orrs	r3, r2
 800b90c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	68fa      	ldr	r2, [r7, #12]
 800b914:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	223c      	movs	r2, #60	; 0x3c
 800b91a:	2100      	movs	r1, #0
 800b91c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b91e:	2300      	movs	r3, #0
}
 800b920:	0018      	movs	r0, r3
 800b922:	46bd      	mov	sp, r7
 800b924:	b004      	add	sp, #16
 800b926:	bd80      	pop	{r7, pc}
 800b928:	fffffcff 	.word	0xfffffcff
 800b92c:	fffffbff 	.word	0xfffffbff
 800b930:	fffff7ff 	.word	0xfffff7ff
 800b934:	ffffefff 	.word	0xffffefff
 800b938:	ffffdfff 	.word	0xffffdfff
 800b93c:	ffffbfff 	.word	0xffffbfff
 800b940:	fff0ffff 	.word	0xfff0ffff
 800b944:	40012c00 	.word	0x40012c00
 800b948:	efffffff 	.word	0xefffffff
 800b94c:	ff0fffff 	.word	0xff0fffff
 800b950:	feffffff 	.word	0xfeffffff
 800b954:	fdffffff 	.word	0xfdffffff
 800b958:	dfffffff 	.word	0xdfffffff

0800b95c <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b08a      	sub	sp, #40	; 0x28
 800b960:	af00      	add	r7, sp, #0
 800b962:	60f8      	str	r0, [r7, #12]
 800b964:	60b9      	str	r1, [r7, #8]
 800b966:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	223c      	movs	r2, #60	; 0x3c
 800b96c:	5c9b      	ldrb	r3, [r3, r2]
 800b96e:	2b01      	cmp	r3, #1
 800b970:	d101      	bne.n	800b976 <HAL_TIMEx_ConfigBreakInput+0x1a>
 800b972:	2302      	movs	r3, #2
 800b974:	e08e      	b.n	800ba94 <HAL_TIMEx_ConfigBreakInput+0x138>
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	223c      	movs	r2, #60	; 0x3c
 800b97a:	2101      	movs	r1, #1
 800b97c:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2b04      	cmp	r3, #4
 800b984:	d019      	beq.n	800b9ba <HAL_TIMEx_ConfigBreakInput+0x5e>
 800b986:	d822      	bhi.n	800b9ce <HAL_TIMEx_ConfigBreakInput+0x72>
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d002      	beq.n	800b992 <HAL_TIMEx_ConfigBreakInput+0x36>
 800b98c:	2b02      	cmp	r3, #2
 800b98e:	d00a      	beq.n	800b9a6 <HAL_TIMEx_ConfigBreakInput+0x4a>
 800b990:	e01d      	b.n	800b9ce <HAL_TIMEx_ConfigBreakInput+0x72>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b992:	2301      	movs	r3, #1
 800b994:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b996:	2300      	movs	r3, #0
 800b998:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b99a:	2380      	movs	r3, #128	; 0x80
 800b99c:	009b      	lsls	r3, r3, #2
 800b99e:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b9a0:	2309      	movs	r3, #9
 800b9a2:	61bb      	str	r3, [r7, #24]
      break;
 800b9a4:	e01c      	b.n	800b9e0 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b9a6:	2302      	movs	r3, #2
 800b9a8:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b9ae:	2380      	movs	r3, #128	; 0x80
 800b9b0:	00db      	lsls	r3, r3, #3
 800b9b2:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b9b4:	230a      	movs	r3, #10
 800b9b6:	61bb      	str	r3, [r7, #24]
      break;
 800b9b8:	e012      	b.n	800b9e0 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b9ba:	2304      	movs	r3, #4
 800b9bc:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b9be:	2302      	movs	r3, #2
 800b9c0:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b9c2:	2380      	movs	r3, #128	; 0x80
 800b9c4:	011b      	lsls	r3, r3, #4
 800b9c6:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b9c8:	230b      	movs	r3, #11
 800b9ca:	61bb      	str	r3, [r7, #24]
      break;
 800b9cc:	e008      	b.n	800b9e0 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_polarity_mask = 0U;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = 0U;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	61bb      	str	r3, [r7, #24]
      break;
 800b9de:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d003      	beq.n	800b9ee <HAL_TIMEx_ConfigBreakInput+0x92>
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	2b02      	cmp	r3, #2
 800b9ea:	d027      	beq.n	800ba3c <HAL_TIMEx_ConfigBreakInput+0xe0>
      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
      break;
    }
    default:
      break;
 800b9ec:	e04d      	b.n	800ba8a <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF1;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b9f4:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 800b9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9f8:	43da      	mvns	r2, r3
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	4013      	ands	r3, r2
 800b9fe:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	685a      	ldr	r2, [r3, #4]
 800ba04:	69fb      	ldr	r3, [r7, #28]
 800ba06:	409a      	lsls	r2, r3
 800ba08:	0013      	movs	r3, r2
 800ba0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba0c:	4013      	ands	r3, r2
 800ba0e:	697a      	ldr	r2, [r7, #20]
 800ba10:	4313      	orrs	r3, r2
 800ba12:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 800ba14:	6a3b      	ldr	r3, [r7, #32]
 800ba16:	43da      	mvns	r2, r3
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	4013      	ands	r3, r2
 800ba1c:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	689a      	ldr	r2, [r3, #8]
 800ba22:	69bb      	ldr	r3, [r7, #24]
 800ba24:	409a      	lsls	r2, r3
 800ba26:	0013      	movs	r3, r2
 800ba28:	6a3a      	ldr	r2, [r7, #32]
 800ba2a:	4013      	ands	r3, r2
 800ba2c:	697a      	ldr	r2, [r7, #20]
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	617b      	str	r3, [r7, #20]
      htim->Instance->AF1 = tmporx;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	697a      	ldr	r2, [r7, #20]
 800ba38:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800ba3a:	e026      	b.n	800ba8a <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF2;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba42:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 800ba44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba46:	43da      	mvns	r2, r3
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	4013      	ands	r3, r2
 800ba4c:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	685a      	ldr	r2, [r3, #4]
 800ba52:	69fb      	ldr	r3, [r7, #28]
 800ba54:	409a      	lsls	r2, r3
 800ba56:	0013      	movs	r3, r2
 800ba58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba5a:	4013      	ands	r3, r2
 800ba5c:	697a      	ldr	r2, [r7, #20]
 800ba5e:	4313      	orrs	r3, r2
 800ba60:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 800ba62:	6a3b      	ldr	r3, [r7, #32]
 800ba64:	43da      	mvns	r2, r3
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	4013      	ands	r3, r2
 800ba6a:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	689a      	ldr	r2, [r3, #8]
 800ba70:	69bb      	ldr	r3, [r7, #24]
 800ba72:	409a      	lsls	r2, r3
 800ba74:	0013      	movs	r3, r2
 800ba76:	6a3a      	ldr	r2, [r7, #32]
 800ba78:	4013      	ands	r3, r2
 800ba7a:	697a      	ldr	r2, [r7, #20]
 800ba7c:	4313      	orrs	r3, r2
 800ba7e:	617b      	str	r3, [r7, #20]
      htim->Instance->AF2 = tmporx;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	697a      	ldr	r2, [r7, #20]
 800ba86:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800ba88:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	223c      	movs	r2, #60	; 0x3c
 800ba8e:	2100      	movs	r1, #0
 800ba90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ba92:	2300      	movs	r3, #0
}
 800ba94:	0018      	movs	r0, r3
 800ba96:	46bd      	mov	sp, r7
 800ba98:	b00a      	add	sp, #40	; 0x28
 800ba9a:	bd80      	pop	{r7, pc}

0800ba9c <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b082      	sub	sp, #8
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d101      	bne.n	800baae <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800baaa:	2301      	movs	r3, #1
 800baac:	e03f      	b.n	800bb2e <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	2259      	movs	r2, #89	; 0x59
 800bab2:	5c9b      	ldrb	r3, [r3, r2]
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d107      	bne.n	800baca <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2258      	movs	r2, #88	; 0x58
 800babe:	2100      	movs	r1, #0
 800bac0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	0018      	movs	r0, r3
 800bac6:	f7f9 fa05 	bl	8004ed4 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2259      	movs	r2, #89	; 0x59
 800bace:	2102      	movs	r1, #2
 800bad0:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	681a      	ldr	r2, [r3, #0]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	2101      	movs	r1, #1
 800bade:	438a      	bics	r2, r1
 800bae0:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	0018      	movs	r0, r3
 800bae6:	f000 fbdb 	bl	800c2a0 <USART_SetConfig>
 800baea:	0003      	movs	r3, r0
 800baec:	2b01      	cmp	r3, #1
 800baee:	d101      	bne.n	800baf4 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800baf0:	2301      	movs	r3, #1
 800baf2:	e01c      	b.n	800bb2e <HAL_USART_Init+0x92>
  }

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	685a      	ldr	r2, [r3, #4]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	490e      	ldr	r1, [pc, #56]	; (800bb38 <HAL_USART_Init+0x9c>)
 800bb00:	400a      	ands	r2, r1
 800bb02:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	689a      	ldr	r2, [r3, #8]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	212a      	movs	r1, #42	; 0x2a
 800bb10:	438a      	bics	r2, r1
 800bb12:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	2101      	movs	r1, #1
 800bb20:	430a      	orrs	r2, r1
 800bb22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	0018      	movs	r0, r3
 800bb28:	f000 fe56 	bl	800c7d8 <USART_CheckIdleState>
 800bb2c:	0003      	movs	r3, r0
}
 800bb2e:	0018      	movs	r0, r3
 800bb30:	46bd      	mov	sp, r7
 800bb32:	b002      	add	sp, #8
 800bb34:	bd80      	pop	{r7, pc}
 800bb36:	46c0      	nop			; (mov r8, r8)
 800bb38:	ffffbfff 	.word	0xffffbfff

0800bb3c <HAL_USART_Transmit>:
  * @param  Size Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b08a      	sub	sp, #40	; 0x28
 800bb40:	af02      	add	r7, sp, #8
 800bb42:	60f8      	str	r0, [r7, #12]
 800bb44:	60b9      	str	r1, [r7, #8]
 800bb46:	603b      	str	r3, [r7, #0]
 800bb48:	1dbb      	adds	r3, r7, #6
 800bb4a:	801a      	strh	r2, [r3, #0]
  uint8_t  *ptxdata8bits;
  uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2259      	movs	r2, #89	; 0x59
 800bb50:	5c9b      	ldrb	r3, [r3, r2]
 800bb52:	b2db      	uxtb	r3, r3
 800bb54:	2b01      	cmp	r3, #1
 800bb56:	d000      	beq.n	800bb5a <HAL_USART_Transmit+0x1e>
 800bb58:	e0a9      	b.n	800bcae <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800bb5a:	68bb      	ldr	r3, [r7, #8]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d003      	beq.n	800bb68 <HAL_USART_Transmit+0x2c>
 800bb60:	1dbb      	adds	r3, r7, #6
 800bb62:	881b      	ldrh	r3, [r3, #0]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d101      	bne.n	800bb6c <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800bb68:	2301      	movs	r3, #1
 800bb6a:	e0a1      	b.n	800bcb0 <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	689a      	ldr	r2, [r3, #8]
 800bb70:	2380      	movs	r3, #128	; 0x80
 800bb72:	015b      	lsls	r3, r3, #5
 800bb74:	429a      	cmp	r2, r3
 800bb76:	d109      	bne.n	800bb8c <HAL_USART_Transmit+0x50>
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d105      	bne.n	800bb8c <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800bb80:	68bb      	ldr	r3, [r7, #8]
 800bb82:	2201      	movs	r2, #1
 800bb84:	4013      	ands	r3, r2
 800bb86:	d001      	beq.n	800bb8c <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800bb88:	2301      	movs	r3, #1
 800bb8a:	e091      	b.n	800bcb0 <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2258      	movs	r2, #88	; 0x58
 800bb90:	5c9b      	ldrb	r3, [r3, r2]
 800bb92:	2b01      	cmp	r3, #1
 800bb94:	d101      	bne.n	800bb9a <HAL_USART_Transmit+0x5e>
 800bb96:	2302      	movs	r3, #2
 800bb98:	e08a      	b.n	800bcb0 <HAL_USART_Transmit+0x174>
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2258      	movs	r2, #88	; 0x58
 800bb9e:	2101      	movs	r1, #1
 800bba0:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2200      	movs	r2, #0
 800bba6:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2259      	movs	r2, #89	; 0x59
 800bbac:	2112      	movs	r1, #18
 800bbae:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bbb0:	f7f9 fc0a 	bl	80053c8 <HAL_GetTick>
 800bbb4:	0003      	movs	r3, r0
 800bbb6:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	1dba      	adds	r2, r7, #6
 800bbbc:	8812      	ldrh	r2, [r2, #0]
 800bbbe:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	1dba      	adds	r2, r7, #6
 800bbc4:	8812      	ldrh	r2, [r2, #0]
 800bbc6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	689a      	ldr	r2, [r3, #8]
 800bbcc:	2380      	movs	r3, #128	; 0x80
 800bbce:	015b      	lsls	r3, r3, #5
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d108      	bne.n	800bbe6 <HAL_USART_Transmit+0xaa>
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d104      	bne.n	800bbe6 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (uint16_t *) pTxData;
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	61bb      	str	r3, [r7, #24]
 800bbe4:	e003      	b.n	800bbee <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800bbea:	2300      	movs	r3, #0
 800bbec:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800bbee:	e02a      	b.n	800bc46 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bbf0:	697a      	ldr	r2, [r7, #20]
 800bbf2:	68f8      	ldr	r0, [r7, #12]
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	9300      	str	r3, [sp, #0]
 800bbf8:	0013      	movs	r3, r2
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	2180      	movs	r1, #128	; 0x80
 800bbfe:	f000 fb19 	bl	800c234 <USART_WaitOnFlagUntilTimeout>
 800bc02:	1e03      	subs	r3, r0, #0
 800bc04:	d001      	beq.n	800bc0a <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800bc06:	2303      	movs	r3, #3
 800bc08:	e052      	b.n	800bcb0 <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800bc0a:	69fb      	ldr	r3, [r7, #28]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d10b      	bne.n	800bc28 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800bc10:	69bb      	ldr	r3, [r7, #24]
 800bc12:	881b      	ldrh	r3, [r3, #0]
 800bc14:	001a      	movs	r2, r3
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	05d2      	lsls	r2, r2, #23
 800bc1c:	0dd2      	lsrs	r2, r2, #23
 800bc1e:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800bc20:	69bb      	ldr	r3, [r7, #24]
 800bc22:	3302      	adds	r3, #2
 800bc24:	61bb      	str	r3, [r7, #24]
 800bc26:	e007      	b.n	800bc38 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800bc28:	69fb      	ldr	r3, [r7, #28]
 800bc2a:	781a      	ldrb	r2, [r3, #0]
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800bc32:	69fb      	ldr	r3, [r7, #28]
 800bc34:	3301      	adds	r3, #1
 800bc36:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bc3c:	b29b      	uxth	r3, r3
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	b29a      	uxth	r2, r3
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d1cf      	bne.n	800bbf0 <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bc50:	697a      	ldr	r2, [r7, #20]
 800bc52:	68f8      	ldr	r0, [r7, #12]
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	9300      	str	r3, [sp, #0]
 800bc58:	0013      	movs	r3, r2
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	2140      	movs	r1, #64	; 0x40
 800bc5e:	f000 fae9 	bl	800c234 <USART_WaitOnFlagUntilTimeout>
 800bc62:	1e03      	subs	r3, r0, #0
 800bc64:	d001      	beq.n	800bc6a <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800bc66:	2303      	movs	r3, #3
 800bc68:	e022      	b.n	800bcb0 <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	2240      	movs	r2, #64	; 0x40
 800bc70:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	2208      	movs	r2, #8
 800bc78:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	699a      	ldr	r2, [r3, #24]
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	2108      	movs	r1, #8
 800bc86:	430a      	orrs	r2, r1
 800bc88:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	699a      	ldr	r2, [r3, #24]
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	2110      	movs	r1, #16
 800bc96:	430a      	orrs	r2, r1
 800bc98:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2259      	movs	r2, #89	; 0x59
 800bc9e:	2101      	movs	r1, #1
 800bca0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	2258      	movs	r2, #88	; 0x58
 800bca6:	2100      	movs	r1, #0
 800bca8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	e000      	b.n	800bcb0 <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bcae:	2302      	movs	r3, #2
  }
}
 800bcb0:	0018      	movs	r0, r3
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	b008      	add	sp, #32
 800bcb6:	bd80      	pop	{r7, pc}

0800bcb8 <HAL_USART_Transmit_DMA>:
  * @param  pTxData pointer to data buffer (u8 or u16 data elements).
  * @param  Size amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size)
{
 800bcb8:	b590      	push	{r4, r7, lr}
 800bcba:	b087      	sub	sp, #28
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	60b9      	str	r1, [r7, #8]
 800bcc2:	1dbb      	adds	r3, r7, #6
 800bcc4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bcc6:	2317      	movs	r3, #23
 800bcc8:	18fb      	adds	r3, r7, r3
 800bcca:	2200      	movs	r2, #0
 800bccc:	701a      	strb	r2, [r3, #0]
  uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	2259      	movs	r2, #89	; 0x59
 800bcd2:	5c9b      	ldrb	r3, [r3, r2]
 800bcd4:	b2db      	uxtb	r3, r3
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d000      	beq.n	800bcdc <HAL_USART_Transmit_DMA+0x24>
 800bcda:	e07d      	b.n	800bdd8 <HAL_USART_Transmit_DMA+0x120>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d003      	beq.n	800bcea <HAL_USART_Transmit_DMA+0x32>
 800bce2:	1dbb      	adds	r3, r7, #6
 800bce4:	881b      	ldrh	r3, [r3, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d101      	bne.n	800bcee <HAL_USART_Transmit_DMA+0x36>
    {
      return HAL_ERROR;
 800bcea:	2301      	movs	r3, #1
 800bcec:	e075      	b.n	800bdda <HAL_USART_Transmit_DMA+0x122>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	689a      	ldr	r2, [r3, #8]
 800bcf2:	2380      	movs	r3, #128	; 0x80
 800bcf4:	015b      	lsls	r3, r3, #5
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d10a      	bne.n	800bd10 <HAL_USART_Transmit_DMA+0x58>
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	691b      	ldr	r3, [r3, #16]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d106      	bne.n	800bd10 <HAL_USART_Transmit_DMA+0x58>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	001a      	movs	r2, r3
 800bd06:	2301      	movs	r3, #1
 800bd08:	4013      	ands	r3, r2
 800bd0a:	d001      	beq.n	800bd10 <HAL_USART_Transmit_DMA+0x58>
      {
        return  HAL_ERROR;
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	e064      	b.n	800bdda <HAL_USART_Transmit_DMA+0x122>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	2258      	movs	r2, #88	; 0x58
 800bd14:	5c9b      	ldrb	r3, [r3, r2]
 800bd16:	2b01      	cmp	r3, #1
 800bd18:	d101      	bne.n	800bd1e <HAL_USART_Transmit_DMA+0x66>
 800bd1a:	2302      	movs	r3, #2
 800bd1c:	e05d      	b.n	800bdda <HAL_USART_Transmit_DMA+0x122>
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	2258      	movs	r2, #88	; 0x58
 800bd22:	2101      	movs	r1, #1
 800bd24:	5499      	strb	r1, [r3, r2]

    husart->pTxBuffPtr = pTxData;
 800bd26:	68ba      	ldr	r2, [r7, #8]
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	629a      	str	r2, [r3, #40]	; 0x28
    husart->TxXferSize = Size;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	1dba      	adds	r2, r7, #6
 800bd30:	8812      	ldrh	r2, [r2, #0]
 800bd32:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	1dba      	adds	r2, r7, #6
 800bd38:	8812      	ldrh	r2, [r2, #0]
 800bd3a:	85da      	strh	r2, [r3, #46]	; 0x2e

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2259      	movs	r2, #89	; 0x59
 800bd46:	2112      	movs	r1, #18
 800bd48:	5499      	strb	r1, [r3, r2]

    if (husart->hdmatx != NULL)
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d01e      	beq.n	800bd90 <HAL_USART_Transmit_DMA+0xd8>
    {
      /* Set the USART DMA transfer complete callback */
      husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd56:	4a23      	ldr	r2, [pc, #140]	; (800bde4 <HAL_USART_Transmit_DMA+0x12c>)
 800bd58:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the USART DMA Half transfer complete callback */
      husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd5e:	4a22      	ldr	r2, [pc, #136]	; (800bde8 <HAL_USART_Transmit_DMA+0x130>)
 800bd60:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      husart->hdmatx->XferErrorCallback = USART_DMAError;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd66:	4a21      	ldr	r2, [pc, #132]	; (800bdec <HAL_USART_Transmit_DMA+0x134>)
 800bd68:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the USART transmit DMA channel */
      tmp = (uint32_t *)&pTxData;
 800bd6a:	2308      	movs	r3, #8
 800bd6c:	18fb      	adds	r3, r7, r3
 800bd6e:	613b      	str	r3, [r7, #16]
      status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	6819      	ldr	r1, [r3, #0]
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	3328      	adds	r3, #40	; 0x28
 800bd7e:	001a      	movs	r2, r3
 800bd80:	1dbb      	adds	r3, r7, #6
 800bd82:	881b      	ldrh	r3, [r3, #0]
 800bd84:	2417      	movs	r4, #23
 800bd86:	193c      	adds	r4, r7, r4
 800bd88:	f7f9 ff2a 	bl	8005be0 <HAL_DMA_Start_IT>
 800bd8c:	0003      	movs	r3, r0
 800bd8e:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 800bd90:	2317      	movs	r3, #23
 800bd92:	18fb      	adds	r3, r7, r3
 800bd94:	781b      	ldrb	r3, [r3, #0]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d111      	bne.n	800bdbe <HAL_USART_Transmit_DMA+0x106>
    {
      /* Clear the TC flag in the ICR register */
      __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	2240      	movs	r2, #64	; 0x40
 800bda0:	621a      	str	r2, [r3, #32]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2258      	movs	r2, #88	; 0x58
 800bda6:	2100      	movs	r1, #0
 800bda8:	5499      	strb	r1, [r3, r2]

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
         in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	689a      	ldr	r2, [r3, #8]
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	2180      	movs	r1, #128	; 0x80
 800bdb6:	430a      	orrs	r2, r1
 800bdb8:	609a      	str	r2, [r3, #8]

      return HAL_OK;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	e00d      	b.n	800bdda <HAL_USART_Transmit_DMA+0x122>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	2210      	movs	r2, #16
 800bdc2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2258      	movs	r2, #88	; 0x58
 800bdc8:	2100      	movs	r1, #0
 800bdca:	5499      	strb	r1, [r3, r2]

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2259      	movs	r2, #89	; 0x59
 800bdd0:	2101      	movs	r1, #1
 800bdd2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	e000      	b.n	800bdda <HAL_USART_Transmit_DMA+0x122>
    }
  }
  else
  {
    return HAL_BUSY;
 800bdd8:	2302      	movs	r3, #2
  }
}
 800bdda:	0018      	movs	r0, r3
 800bddc:	46bd      	mov	sp, r7
 800bdde:	b007      	add	sp, #28
 800bde0:	bd90      	pop	{r4, r7, pc}
 800bde2:	46c0      	nop			; (mov r8, r8)
 800bde4:	0800c13d 	.word	0x0800c13d
 800bde8:	0800c1a7 	.word	0x0800c1a7
 800bdec:	0800c1c5 	.word	0x0800c1c5

0800bdf0 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b088      	sub	sp, #32
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	69db      	ldr	r3, [r3, #28]
 800bdfe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	689b      	ldr	r3, [r3, #8]
 800be0e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_UDR));
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	4aab      	ldr	r2, [pc, #684]	; (800c0c0 <HAL_USART_IRQHandler+0x2d0>)
 800be14:	4013      	ands	r3, r2
 800be16:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d117      	bne.n	800be4e <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800be1e:	69fb      	ldr	r3, [r7, #28]
 800be20:	2220      	movs	r2, #32
 800be22:	4013      	ands	r3, r2
 800be24:	d013      	beq.n	800be4e <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800be26:	69bb      	ldr	r3, [r7, #24]
 800be28:	2220      	movs	r2, #32
 800be2a:	4013      	ands	r3, r2
 800be2c:	d104      	bne.n	800be38 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800be2e:	697a      	ldr	r2, [r7, #20]
 800be30:	2380      	movs	r3, #128	; 0x80
 800be32:	055b      	lsls	r3, r3, #21
 800be34:	4013      	ands	r3, r2
 800be36:	d00a      	beq.n	800be4e <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d100      	bne.n	800be42 <HAL_USART_IRQHandler+0x52>
 800be40:	e135      	b.n	800c0ae <HAL_USART_IRQHandler+0x2be>
      {
        husart->RxISR(husart);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be46:	687a      	ldr	r2, [r7, #4]
 800be48:	0010      	movs	r0, r2
 800be4a:	4798      	blx	r3
      }
      return;
 800be4c:	e12f      	b.n	800c0ae <HAL_USART_IRQHandler+0x2be>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d100      	bne.n	800be56 <HAL_USART_IRQHandler+0x66>
 800be54:	e0eb      	b.n	800c02e <HAL_USART_IRQHandler+0x23e>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	4a9a      	ldr	r2, [pc, #616]	; (800c0c4 <HAL_USART_IRQHandler+0x2d4>)
 800be5a:	4013      	ands	r3, r2
 800be5c:	d105      	bne.n	800be6a <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800be5e:	69ba      	ldr	r2, [r7, #24]
 800be60:	2390      	movs	r3, #144	; 0x90
 800be62:	005b      	lsls	r3, r3, #1
 800be64:	4013      	ands	r3, r2
 800be66:	d100      	bne.n	800be6a <HAL_USART_IRQHandler+0x7a>
 800be68:	e0e1      	b.n	800c02e <HAL_USART_IRQHandler+0x23e>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800be6a:	69fb      	ldr	r3, [r7, #28]
 800be6c:	2201      	movs	r2, #1
 800be6e:	4013      	ands	r3, r2
 800be70:	d00e      	beq.n	800be90 <HAL_USART_IRQHandler+0xa0>
 800be72:	69ba      	ldr	r2, [r7, #24]
 800be74:	2380      	movs	r3, #128	; 0x80
 800be76:	005b      	lsls	r3, r3, #1
 800be78:	4013      	ands	r3, r2
 800be7a:	d009      	beq.n	800be90 <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	2201      	movs	r2, #1
 800be82:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be88:	2201      	movs	r2, #1
 800be8a:	431a      	orrs	r2, r3
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	2202      	movs	r2, #2
 800be94:	4013      	ands	r3, r2
 800be96:	d00d      	beq.n	800beb4 <HAL_USART_IRQHandler+0xc4>
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	2201      	movs	r2, #1
 800be9c:	4013      	ands	r3, r2
 800be9e:	d009      	beq.n	800beb4 <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	2202      	movs	r2, #2
 800bea6:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800beac:	2204      	movs	r2, #4
 800beae:	431a      	orrs	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800beb4:	69fb      	ldr	r3, [r7, #28]
 800beb6:	2204      	movs	r2, #4
 800beb8:	4013      	ands	r3, r2
 800beba:	d00d      	beq.n	800bed8 <HAL_USART_IRQHandler+0xe8>
 800bebc:	697b      	ldr	r3, [r7, #20]
 800bebe:	2201      	movs	r2, #1
 800bec0:	4013      	ands	r3, r2
 800bec2:	d009      	beq.n	800bed8 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	2204      	movs	r2, #4
 800beca:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bed0:	2202      	movs	r2, #2
 800bed2:	431a      	orrs	r2, r3
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bed8:	69fb      	ldr	r3, [r7, #28]
 800beda:	2208      	movs	r2, #8
 800bedc:	4013      	ands	r3, r2
 800bede:	d011      	beq.n	800bf04 <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bee0:	69bb      	ldr	r3, [r7, #24]
 800bee2:	2220      	movs	r2, #32
 800bee4:	4013      	ands	r3, r2
 800bee6:	d103      	bne.n	800bef0 <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	4a76      	ldr	r2, [pc, #472]	; (800c0c4 <HAL_USART_IRQHandler+0x2d4>)
 800beec:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800beee:	d009      	beq.n	800bf04 <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	2208      	movs	r2, #8
 800bef6:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800befc:	2208      	movs	r2, #8
 800befe:	431a      	orrs	r2, r3
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf04:	69fa      	ldr	r2, [r7, #28]
 800bf06:	2380      	movs	r3, #128	; 0x80
 800bf08:	019b      	lsls	r3, r3, #6
 800bf0a:	4013      	ands	r3, r2
 800bf0c:	d01a      	beq.n	800bf44 <HAL_USART_IRQHandler+0x154>
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	2201      	movs	r2, #1
 800bf12:	4013      	ands	r3, r2
 800bf14:	d016      	beq.n	800bf44 <HAL_USART_IRQHandler+0x154>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2259      	movs	r2, #89	; 0x59
 800bf1a:	5c9b      	ldrb	r3, [r3, r2]
 800bf1c:	b2db      	uxtb	r3, r3
 800bf1e:	2b22      	cmp	r3, #34	; 0x22
 800bf20:	d105      	bne.n	800bf2e <HAL_USART_IRQHandler+0x13e>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	2280      	movs	r2, #128	; 0x80
 800bf28:	0192      	lsls	r2, r2, #6
 800bf2a:	621a      	str	r2, [r3, #32]
        return;
 800bf2c:	e0c4      	b.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2280      	movs	r2, #128	; 0x80
 800bf34:	0192      	lsls	r2, r2, #6
 800bf36:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf3c:	2220      	movs	r2, #32
 800bf3e:	431a      	orrs	r2, r3
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d100      	bne.n	800bf4e <HAL_USART_IRQHandler+0x15e>
 800bf4c:	e0b1      	b.n	800c0b2 <HAL_USART_IRQHandler+0x2c2>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bf4e:	69fb      	ldr	r3, [r7, #28]
 800bf50:	2220      	movs	r2, #32
 800bf52:	4013      	ands	r3, r2
 800bf54:	d011      	beq.n	800bf7a <HAL_USART_IRQHandler+0x18a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bf56:	69bb      	ldr	r3, [r7, #24]
 800bf58:	2220      	movs	r2, #32
 800bf5a:	4013      	ands	r3, r2
 800bf5c:	d104      	bne.n	800bf68 <HAL_USART_IRQHandler+0x178>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bf5e:	697a      	ldr	r2, [r7, #20]
 800bf60:	2380      	movs	r3, #128	; 0x80
 800bf62:	055b      	lsls	r3, r3, #21
 800bf64:	4013      	ands	r3, r2
 800bf66:	d008      	beq.n	800bf7a <HAL_USART_IRQHandler+0x18a>
      {
        if (husart->RxISR != NULL)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d004      	beq.n	800bf7a <HAL_USART_IRQHandler+0x18a>
        {
          husart->RxISR(husart);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	0010      	movs	r0, r2
 800bf78:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf7e:	2208      	movs	r2, #8
 800bf80:	4013      	ands	r3, r2
 800bf82:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	689b      	ldr	r3, [r3, #8]
 800bf8a:	2240      	movs	r2, #64	; 0x40
 800bf8c:	4013      	ands	r3, r2
 800bf8e:	2b40      	cmp	r3, #64	; 0x40
 800bf90:	d002      	beq.n	800bf98 <HAL_USART_IRQHandler+0x1a8>
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d040      	beq.n	800c01a <HAL_USART_IRQHandler+0x22a>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	0018      	movs	r0, r3
 800bf9c:	f000 f8ae 	bl	800c0fc <USART_EndTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	689b      	ldr	r3, [r3, #8]
 800bfa6:	2240      	movs	r2, #64	; 0x40
 800bfa8:	4013      	ands	r3, r2
 800bfaa:	2b40      	cmp	r3, #64	; 0x40
 800bfac:	d130      	bne.n	800c010 <HAL_USART_IRQHandler+0x220>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	689a      	ldr	r2, [r3, #8]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	2140      	movs	r1, #64	; 0x40
 800bfba:	438a      	bics	r2, r1
 800bfbc:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d008      	beq.n	800bfd8 <HAL_USART_IRQHandler+0x1e8>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfca:	2200      	movs	r2, #0
 800bfcc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfd2:	0018      	movs	r0, r3
 800bfd4:	f7f9 fe8a 	bl	8005cec <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d012      	beq.n	800c006 <HAL_USART_IRQHandler+0x216>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfe4:	4a38      	ldr	r2, [pc, #224]	; (800c0c8 <HAL_USART_IRQHandler+0x2d8>)
 800bfe6:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfec:	0018      	movs	r0, r3
 800bfee:	f7f9 fe7d 	bl	8005cec <HAL_DMA_Abort_IT>
 800bff2:	1e03      	subs	r3, r0, #0
 800bff4:	d019      	beq.n	800c02a <HAL_USART_IRQHandler+0x23a>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bffa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c000:	0018      	movs	r0, r3
 800c002:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800c004:	e011      	b.n	800c02a <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	0018      	movs	r0, r3
 800c00a:	f000 f86f 	bl	800c0ec <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800c00e:	e00c      	b.n	800c02a <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	0018      	movs	r0, r3
 800c014:	f000 f86a 	bl	800c0ec <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800c018:	e007      	b.n	800c02a <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	0018      	movs	r0, r3
 800c01e:	f000 f865 	bl	800c0ec <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2200      	movs	r2, #0
 800c026:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800c028:	e043      	b.n	800c0b2 <HAL_USART_IRQHandler+0x2c2>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800c02a:	46c0      	nop			; (mov r8, r8)
    return;
 800c02c:	e041      	b.n	800c0b2 <HAL_USART_IRQHandler+0x2c2>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c02e:	69fb      	ldr	r3, [r7, #28]
 800c030:	2280      	movs	r2, #128	; 0x80
 800c032:	4013      	ands	r3, r2
 800c034:	d012      	beq.n	800c05c <HAL_USART_IRQHandler+0x26c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c036:	69bb      	ldr	r3, [r7, #24]
 800c038:	2280      	movs	r2, #128	; 0x80
 800c03a:	4013      	ands	r3, r2
 800c03c:	d104      	bne.n	800c048 <HAL_USART_IRQHandler+0x258>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c03e:	697a      	ldr	r2, [r7, #20]
 800c040:	2380      	movs	r3, #128	; 0x80
 800c042:	041b      	lsls	r3, r3, #16
 800c044:	4013      	ands	r3, r2
 800c046:	d009      	beq.n	800c05c <HAL_USART_IRQHandler+0x26c>
  {
    if (husart->TxISR != NULL)
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d032      	beq.n	800c0b6 <HAL_USART_IRQHandler+0x2c6>
    {
      husart->TxISR(husart);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c054:	687a      	ldr	r2, [r7, #4]
 800c056:	0010      	movs	r0, r2
 800c058:	4798      	blx	r3
    }
    return;
 800c05a:	e02c      	b.n	800c0b6 <HAL_USART_IRQHandler+0x2c6>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c05c:	69fb      	ldr	r3, [r7, #28]
 800c05e:	2240      	movs	r2, #64	; 0x40
 800c060:	4013      	ands	r3, r2
 800c062:	d008      	beq.n	800c076 <HAL_USART_IRQHandler+0x286>
 800c064:	69bb      	ldr	r3, [r7, #24]
 800c066:	2240      	movs	r2, #64	; 0x40
 800c068:	4013      	ands	r3, r2
 800c06a:	d004      	beq.n	800c076 <HAL_USART_IRQHandler+0x286>
  {
    USART_EndTransmit_IT(husart);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	0018      	movs	r0, r3
 800c070:	f000 fbf6 	bl	800c860 <USART_EndTransmit_IT>
    return;
 800c074:	e020      	b.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c076:	69fa      	ldr	r2, [r7, #28]
 800c078:	2380      	movs	r3, #128	; 0x80
 800c07a:	041b      	lsls	r3, r3, #16
 800c07c:	4013      	ands	r3, r2
 800c07e:	d009      	beq.n	800c094 <HAL_USART_IRQHandler+0x2a4>
 800c080:	69ba      	ldr	r2, [r7, #24]
 800c082:	2380      	movs	r3, #128	; 0x80
 800c084:	05db      	lsls	r3, r3, #23
 800c086:	4013      	ands	r3, r2
 800c088:	d004      	beq.n	800c094 <HAL_USART_IRQHandler+0x2a4>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	0018      	movs	r0, r3
 800c08e:	f000 fc32 	bl	800c8f6 <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800c092:	e011      	b.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c094:	69fa      	ldr	r2, [r7, #28]
 800c096:	2380      	movs	r3, #128	; 0x80
 800c098:	045b      	lsls	r3, r3, #17
 800c09a:	4013      	ands	r3, r2
 800c09c:	d00c      	beq.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
 800c09e:	69bb      	ldr	r3, [r7, #24]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	da09      	bge.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	0018      	movs	r0, r3
 800c0a8:	f000 fc1d 	bl	800c8e6 <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800c0ac:	e004      	b.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
      return;
 800c0ae:	46c0      	nop			; (mov r8, r8)
 800c0b0:	e002      	b.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
    return;
 800c0b2:	46c0      	nop			; (mov r8, r8)
 800c0b4:	e000      	b.n	800c0b8 <HAL_USART_IRQHandler+0x2c8>
    return;
 800c0b6:	46c0      	nop			; (mov r8, r8)
  }
}
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	b008      	add	sp, #32
 800c0bc:	bd80      	pop	{r7, pc}
 800c0be:	46c0      	nop			; (mov r8, r8)
 800c0c0:	0000200f 	.word	0x0000200f
 800c0c4:	10000001 	.word	0x10000001
 800c0c8:	0800c20b 	.word	0x0800c20b

0800c0cc <HAL_USART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b082      	sub	sp, #8
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c0d4:	46c0      	nop			; (mov r8, r8)
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	b002      	add	sp, #8
 800c0da:	bd80      	pop	{r7, pc}

0800c0dc <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b082      	sub	sp, #8
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 800c0e4:	46c0      	nop			; (mov r8, r8)
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	b002      	add	sp, #8
 800c0ea:	bd80      	pop	{r7, pc}

0800c0ec <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b082      	sub	sp, #8
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 800c0f4:	46c0      	nop			; (mov r8, r8)
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	b002      	add	sp, #8
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b082      	sub	sp, #8
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	681a      	ldr	r2, [r3, #0]
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4909      	ldr	r1, [pc, #36]	; (800c134 <USART_EndTransfer+0x38>)
 800c110:	400a      	ands	r2, r1
 800c112:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	689a      	ldr	r2, [r3, #8]
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	4906      	ldr	r1, [pc, #24]	; (800c138 <USART_EndTransfer+0x3c>)
 800c120:	400a      	ands	r2, r1
 800c122:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2259      	movs	r2, #89	; 0x59
 800c128:	2101      	movs	r1, #1
 800c12a:	5499      	strb	r1, [r3, r2]
}
 800c12c:	46c0      	nop			; (mov r8, r8)
 800c12e:	46bd      	mov	sp, r7
 800c130:	b002      	add	sp, #8
 800c132:	bd80      	pop	{r7, pc}
 800c134:	fffffe1f 	.word	0xfffffe1f
 800c138:	ef7ffffe 	.word	0xef7ffffe

0800c13c <USART_DMATransmitCplt>:
  * @brief DMA USART transmit process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b084      	sub	sp, #16
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c148:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	2220      	movs	r2, #32
 800c152:	4013      	ands	r3, r2
 800c154:	d119      	bne.n	800c18a <USART_DMATransmitCplt+0x4e>
  {
    husart->TxXferCount = 0U;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2200      	movs	r2, #0
 800c15a:	85da      	strh	r2, [r3, #46]	; 0x2e

    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2259      	movs	r2, #89	; 0x59
 800c160:	5c9b      	ldrb	r3, [r3, r2]
 800c162:	b2db      	uxtb	r3, r3
 800c164:	2b12      	cmp	r3, #18
 800c166:	d11a      	bne.n	800c19e <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	689a      	ldr	r2, [r3, #8]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	2180      	movs	r1, #128	; 0x80
 800c174:	438a      	bics	r2, r1
 800c176:	609a      	str	r2, [r3, #8]

      /* Enable the USART Transmit Complete Interrupt */
      __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	681a      	ldr	r2, [r3, #0]
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	2140      	movs	r1, #64	; 0x40
 800c184:	430a      	orrs	r2, r1
 800c186:	601a      	str	r2, [r3, #0]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800c188:	e009      	b.n	800c19e <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2259      	movs	r2, #89	; 0x59
 800c18e:	5c9b      	ldrb	r3, [r3, r2]
 800c190:	b2db      	uxtb	r3, r3
 800c192:	2b12      	cmp	r3, #18
 800c194:	d103      	bne.n	800c19e <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	0018      	movs	r0, r3
 800c19a:	f7f6 ffb9 	bl	8003110 <HAL_USART_TxCpltCallback>
}
 800c19e:	46c0      	nop			; (mov r8, r8)
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	b004      	add	sp, #16
 800c1a4:	bd80      	pop	{r7, pc}

0800c1a6 <USART_DMATxHalfCplt>:
  * @brief DMA USART transmit process half complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c1a6:	b580      	push	{r7, lr}
 800c1a8:	b084      	sub	sp, #16
 800c1aa:	af00      	add	r7, sp, #0
 800c1ac:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1b2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	0018      	movs	r0, r3
 800c1b8:	f7ff ff88 	bl	800c0cc <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800c1bc:	46c0      	nop			; (mov r8, r8)
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	b004      	add	sp, #16
 800c1c2:	bd80      	pop	{r7, pc}

0800c1c4 <USART_DMAError>:
  * @brief DMA USART communication error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1d0:	60fb      	str	r3, [r7, #12]

  husart->RxXferCount = 0U;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2200      	movs	r2, #0
 800c1dc:	85da      	strh	r2, [r3, #46]	; 0x2e
  USART_EndTransfer(husart);
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	0018      	movs	r0, r3
 800c1e2:	f7ff ff8b 	bl	800c0fc <USART_EndTransfer>

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1ea:	2210      	movs	r2, #16
 800c1ec:	431a      	orrs	r2, r3
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	65da      	str	r2, [r3, #92]	; 0x5c
  husart->State = HAL_USART_STATE_READY;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	2259      	movs	r2, #89	; 0x59
 800c1f6:	2101      	movs	r1, #1
 800c1f8:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	0018      	movs	r0, r3
 800c1fe:	f7ff ff75 	bl	800c0ec <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800c202:	46c0      	nop			; (mov r8, r8)
 800c204:	46bd      	mov	sp, r7
 800c206:	b004      	add	sp, #16
 800c208:	bd80      	pop	{r7, pc}

0800c20a <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c20a:	b580      	push	{r7, lr}
 800c20c:	b084      	sub	sp, #16
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c216:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	2200      	movs	r2, #0
 800c21c:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2200      	movs	r2, #0
 800c222:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	0018      	movs	r0, r3
 800c228:	f7ff ff60 	bl	800c0ec <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800c22c:	46c0      	nop			; (mov r8, r8)
 800c22e:	46bd      	mov	sp, r7
 800c230:	b004      	add	sp, #16
 800c232:	bd80      	pop	{r7, pc}

0800c234 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b084      	sub	sp, #16
 800c238:	af00      	add	r7, sp, #0
 800c23a:	60f8      	str	r0, [r7, #12]
 800c23c:	60b9      	str	r1, [r7, #8]
 800c23e:	603b      	str	r3, [r7, #0]
 800c240:	1dfb      	adds	r3, r7, #7
 800c242:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800c244:	e017      	b.n	800c276 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	3301      	adds	r3, #1
 800c24a:	d014      	beq.n	800c276 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c24c:	f7f9 f8bc 	bl	80053c8 <HAL_GetTick>
 800c250:	0002      	movs	r2, r0
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	1ad3      	subs	r3, r2, r3
 800c256:	69ba      	ldr	r2, [r7, #24]
 800c258:	429a      	cmp	r2, r3
 800c25a:	d302      	bcc.n	800c262 <USART_WaitOnFlagUntilTimeout+0x2e>
 800c25c:	69bb      	ldr	r3, [r7, #24]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d109      	bne.n	800c276 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2259      	movs	r2, #89	; 0x59
 800c266:	2101      	movs	r1, #1
 800c268:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2258      	movs	r2, #88	; 0x58
 800c26e:	2100      	movs	r1, #0
 800c270:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c272:	2303      	movs	r3, #3
 800c274:	e00f      	b.n	800c296 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	69db      	ldr	r3, [r3, #28]
 800c27c:	68ba      	ldr	r2, [r7, #8]
 800c27e:	4013      	ands	r3, r2
 800c280:	68ba      	ldr	r2, [r7, #8]
 800c282:	1ad3      	subs	r3, r2, r3
 800c284:	425a      	negs	r2, r3
 800c286:	4153      	adcs	r3, r2
 800c288:	b2db      	uxtb	r3, r3
 800c28a:	001a      	movs	r2, r3
 800c28c:	1dfb      	adds	r3, r7, #7
 800c28e:	781b      	ldrb	r3, [r3, #0]
 800c290:	429a      	cmp	r2, r3
 800c292:	d0d8      	beq.n	800c246 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c294:	2300      	movs	r3, #0
}
 800c296:	0018      	movs	r0, r3
 800c298:	46bd      	mov	sp, r7
 800c29a:	b004      	add	sp, #16
 800c29c:	bd80      	pop	{r7, pc}
	...

0800c2a0 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b088      	sub	sp, #32
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800c2a8:	231e      	movs	r3, #30
 800c2aa:	18fb      	adds	r3, r7, r3
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	689a      	ldr	r2, [r3, #8]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	691b      	ldr	r3, [r3, #16]
 800c2bc:	431a      	orrs	r2, r3
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	695b      	ldr	r3, [r3, #20]
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	2280      	movs	r2, #128	; 0x80
 800c2c6:	0212      	lsls	r2, r2, #8
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	4ab1      	ldr	r2, [pc, #708]	; (800c598 <USART_SetConfig+0x2f8>)
 800c2d4:	4013      	ands	r3, r2
 800c2d6:	0019      	movs	r1, r3
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	697a      	ldr	r2, [r7, #20]
 800c2de:	430a      	orrs	r2, r1
 800c2e0:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800c2e2:	2380      	movs	r3, #128	; 0x80
 800c2e4:	011b      	lsls	r3, r3, #4
 800c2e6:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	6a1b      	ldr	r3, [r3, #32]
 800c2ec:	697a      	ldr	r2, [r7, #20]
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	699a      	ldr	r2, [r3, #24]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	69db      	ldr	r3, [r3, #28]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	697a      	ldr	r2, [r7, #20]
 800c2fe:	4313      	orrs	r3, r2
 800c300:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	68db      	ldr	r3, [r3, #12]
 800c306:	697a      	ldr	r2, [r7, #20]
 800c308:	4313      	orrs	r3, r2
 800c30a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	685b      	ldr	r3, [r3, #4]
 800c312:	4aa2      	ldr	r2, [pc, #648]	; (800c59c <USART_SetConfig+0x2fc>)
 800c314:	4013      	ands	r3, r2
 800c316:	0019      	movs	r1, r3
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	697a      	ldr	r2, [r7, #20]
 800c31e:	430a      	orrs	r2, r1
 800c320:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c328:	220f      	movs	r2, #15
 800c32a:	4393      	bics	r3, r2
 800c32c:	0019      	movs	r1, r3
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	430a      	orrs	r2, r1
 800c338:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	4a98      	ldr	r2, [pc, #608]	; (800c5a0 <USART_SetConfig+0x300>)
 800c340:	4293      	cmp	r3, r2
 800c342:	d127      	bne.n	800c394 <USART_SetConfig+0xf4>
 800c344:	4b97      	ldr	r3, [pc, #604]	; (800c5a4 <USART_SetConfig+0x304>)
 800c346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c348:	2203      	movs	r2, #3
 800c34a:	4013      	ands	r3, r2
 800c34c:	2b03      	cmp	r3, #3
 800c34e:	d017      	beq.n	800c380 <USART_SetConfig+0xe0>
 800c350:	d81b      	bhi.n	800c38a <USART_SetConfig+0xea>
 800c352:	2b02      	cmp	r3, #2
 800c354:	d00a      	beq.n	800c36c <USART_SetConfig+0xcc>
 800c356:	d818      	bhi.n	800c38a <USART_SetConfig+0xea>
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d002      	beq.n	800c362 <USART_SetConfig+0xc2>
 800c35c:	2b01      	cmp	r3, #1
 800c35e:	d00a      	beq.n	800c376 <USART_SetConfig+0xd6>
 800c360:	e013      	b.n	800c38a <USART_SetConfig+0xea>
 800c362:	231f      	movs	r3, #31
 800c364:	18fb      	adds	r3, r7, r3
 800c366:	2200      	movs	r2, #0
 800c368:	701a      	strb	r2, [r3, #0]
 800c36a:	e058      	b.n	800c41e <USART_SetConfig+0x17e>
 800c36c:	231f      	movs	r3, #31
 800c36e:	18fb      	adds	r3, r7, r3
 800c370:	2202      	movs	r2, #2
 800c372:	701a      	strb	r2, [r3, #0]
 800c374:	e053      	b.n	800c41e <USART_SetConfig+0x17e>
 800c376:	231f      	movs	r3, #31
 800c378:	18fb      	adds	r3, r7, r3
 800c37a:	2204      	movs	r2, #4
 800c37c:	701a      	strb	r2, [r3, #0]
 800c37e:	e04e      	b.n	800c41e <USART_SetConfig+0x17e>
 800c380:	231f      	movs	r3, #31
 800c382:	18fb      	adds	r3, r7, r3
 800c384:	2208      	movs	r2, #8
 800c386:	701a      	strb	r2, [r3, #0]
 800c388:	e049      	b.n	800c41e <USART_SetConfig+0x17e>
 800c38a:	231f      	movs	r3, #31
 800c38c:	18fb      	adds	r3, r7, r3
 800c38e:	2210      	movs	r2, #16
 800c390:	701a      	strb	r2, [r3, #0]
 800c392:	e044      	b.n	800c41e <USART_SetConfig+0x17e>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a83      	ldr	r2, [pc, #524]	; (800c5a8 <USART_SetConfig+0x308>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d127      	bne.n	800c3ee <USART_SetConfig+0x14e>
 800c39e:	4b81      	ldr	r3, [pc, #516]	; (800c5a4 <USART_SetConfig+0x304>)
 800c3a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3a2:	220c      	movs	r2, #12
 800c3a4:	4013      	ands	r3, r2
 800c3a6:	2b0c      	cmp	r3, #12
 800c3a8:	d017      	beq.n	800c3da <USART_SetConfig+0x13a>
 800c3aa:	d81b      	bhi.n	800c3e4 <USART_SetConfig+0x144>
 800c3ac:	2b08      	cmp	r3, #8
 800c3ae:	d00a      	beq.n	800c3c6 <USART_SetConfig+0x126>
 800c3b0:	d818      	bhi.n	800c3e4 <USART_SetConfig+0x144>
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d002      	beq.n	800c3bc <USART_SetConfig+0x11c>
 800c3b6:	2b04      	cmp	r3, #4
 800c3b8:	d00a      	beq.n	800c3d0 <USART_SetConfig+0x130>
 800c3ba:	e013      	b.n	800c3e4 <USART_SetConfig+0x144>
 800c3bc:	231f      	movs	r3, #31
 800c3be:	18fb      	adds	r3, r7, r3
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	701a      	strb	r2, [r3, #0]
 800c3c4:	e02b      	b.n	800c41e <USART_SetConfig+0x17e>
 800c3c6:	231f      	movs	r3, #31
 800c3c8:	18fb      	adds	r3, r7, r3
 800c3ca:	2202      	movs	r2, #2
 800c3cc:	701a      	strb	r2, [r3, #0]
 800c3ce:	e026      	b.n	800c41e <USART_SetConfig+0x17e>
 800c3d0:	231f      	movs	r3, #31
 800c3d2:	18fb      	adds	r3, r7, r3
 800c3d4:	2204      	movs	r2, #4
 800c3d6:	701a      	strb	r2, [r3, #0]
 800c3d8:	e021      	b.n	800c41e <USART_SetConfig+0x17e>
 800c3da:	231f      	movs	r3, #31
 800c3dc:	18fb      	adds	r3, r7, r3
 800c3de:	2208      	movs	r2, #8
 800c3e0:	701a      	strb	r2, [r3, #0]
 800c3e2:	e01c      	b.n	800c41e <USART_SetConfig+0x17e>
 800c3e4:	231f      	movs	r3, #31
 800c3e6:	18fb      	adds	r3, r7, r3
 800c3e8:	2210      	movs	r2, #16
 800c3ea:	701a      	strb	r2, [r3, #0]
 800c3ec:	e017      	b.n	800c41e <USART_SetConfig+0x17e>
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	4a6e      	ldr	r2, [pc, #440]	; (800c5ac <USART_SetConfig+0x30c>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d104      	bne.n	800c402 <USART_SetConfig+0x162>
 800c3f8:	231f      	movs	r3, #31
 800c3fa:	18fb      	adds	r3, r7, r3
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	701a      	strb	r2, [r3, #0]
 800c400:	e00d      	b.n	800c41e <USART_SetConfig+0x17e>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4a6a      	ldr	r2, [pc, #424]	; (800c5b0 <USART_SetConfig+0x310>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d104      	bne.n	800c416 <USART_SetConfig+0x176>
 800c40c:	231f      	movs	r3, #31
 800c40e:	18fb      	adds	r3, r7, r3
 800c410:	2200      	movs	r2, #0
 800c412:	701a      	strb	r2, [r3, #0]
 800c414:	e003      	b.n	800c41e <USART_SetConfig+0x17e>
 800c416:	231f      	movs	r3, #31
 800c418:	18fb      	adds	r3, r7, r3
 800c41a:	2210      	movs	r2, #16
 800c41c:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 800c41e:	231f      	movs	r3, #31
 800c420:	18fb      	adds	r3, r7, r3
 800c422:	781b      	ldrb	r3, [r3, #0]
 800c424:	2b08      	cmp	r3, #8
 800c426:	d100      	bne.n	800c42a <USART_SetConfig+0x18a>
 800c428:	e139      	b.n	800c69e <USART_SetConfig+0x3fe>
 800c42a:	dd00      	ble.n	800c42e <USART_SetConfig+0x18e>
 800c42c:	e195      	b.n	800c75a <USART_SetConfig+0x4ba>
 800c42e:	2b04      	cmp	r3, #4
 800c430:	d100      	bne.n	800c434 <USART_SetConfig+0x194>
 800c432:	e0d3      	b.n	800c5dc <USART_SetConfig+0x33c>
 800c434:	dd00      	ble.n	800c438 <USART_SetConfig+0x198>
 800c436:	e190      	b.n	800c75a <USART_SetConfig+0x4ba>
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d003      	beq.n	800c444 <USART_SetConfig+0x1a4>
 800c43c:	2b02      	cmp	r3, #2
 800c43e:	d100      	bne.n	800c442 <USART_SetConfig+0x1a2>
 800c440:	e061      	b.n	800c506 <USART_SetConfig+0x266>
 800c442:	e18a      	b.n	800c75a <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800c444:	f7fc f904 	bl	8008650 <HAL_RCC_GetPCLK1Freq>
 800c448:	0003      	movs	r3, r0
 800c44a:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c450:	2b00      	cmp	r3, #0
 800c452:	d044      	beq.n	800c4de <USART_SetConfig+0x23e>
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c458:	2b01      	cmp	r3, #1
 800c45a:	d03e      	beq.n	800c4da <USART_SetConfig+0x23a>
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c460:	2b02      	cmp	r3, #2
 800c462:	d038      	beq.n	800c4d6 <USART_SetConfig+0x236>
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c468:	2b03      	cmp	r3, #3
 800c46a:	d032      	beq.n	800c4d2 <USART_SetConfig+0x232>
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c470:	2b04      	cmp	r3, #4
 800c472:	d02c      	beq.n	800c4ce <USART_SetConfig+0x22e>
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c478:	2b05      	cmp	r3, #5
 800c47a:	d026      	beq.n	800c4ca <USART_SetConfig+0x22a>
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c480:	2b06      	cmp	r3, #6
 800c482:	d020      	beq.n	800c4c6 <USART_SetConfig+0x226>
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c488:	2b07      	cmp	r3, #7
 800c48a:	d01a      	beq.n	800c4c2 <USART_SetConfig+0x222>
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c490:	2b08      	cmp	r3, #8
 800c492:	d014      	beq.n	800c4be <USART_SetConfig+0x21e>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c498:	2b09      	cmp	r3, #9
 800c49a:	d00e      	beq.n	800c4ba <USART_SetConfig+0x21a>
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4a0:	2b0a      	cmp	r3, #10
 800c4a2:	d008      	beq.n	800c4b6 <USART_SetConfig+0x216>
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4a8:	2b0b      	cmp	r3, #11
 800c4aa:	d102      	bne.n	800c4b2 <USART_SetConfig+0x212>
 800c4ac:	2380      	movs	r3, #128	; 0x80
 800c4ae:	005b      	lsls	r3, r3, #1
 800c4b0:	e016      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	e014      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4b6:	2380      	movs	r3, #128	; 0x80
 800c4b8:	e012      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4ba:	2340      	movs	r3, #64	; 0x40
 800c4bc:	e010      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4be:	2320      	movs	r3, #32
 800c4c0:	e00e      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4c2:	2310      	movs	r3, #16
 800c4c4:	e00c      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4c6:	230c      	movs	r3, #12
 800c4c8:	e00a      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4ca:	230a      	movs	r3, #10
 800c4cc:	e008      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4ce:	2308      	movs	r3, #8
 800c4d0:	e006      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4d2:	2306      	movs	r3, #6
 800c4d4:	e004      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4d6:	2304      	movs	r3, #4
 800c4d8:	e002      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4da:	2302      	movs	r3, #2
 800c4dc:	e000      	b.n	800c4e0 <USART_SetConfig+0x240>
 800c4de:	2301      	movs	r3, #1
 800c4e0:	0019      	movs	r1, r3
 800c4e2:	6938      	ldr	r0, [r7, #16]
 800c4e4:	f7f3 fe0e 	bl	8000104 <__udivsi3>
 800c4e8:	0003      	movs	r3, r0
 800c4ea:	005a      	lsls	r2, r3, #1
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	085b      	lsrs	r3, r3, #1
 800c4f2:	18d2      	adds	r2, r2, r3
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	685b      	ldr	r3, [r3, #4]
 800c4f8:	0019      	movs	r1, r3
 800c4fa:	0010      	movs	r0, r2
 800c4fc:	f7f3 fe02 	bl	8000104 <__udivsi3>
 800c500:	0003      	movs	r3, r0
 800c502:	61bb      	str	r3, [r7, #24]
      break;
 800c504:	e12e      	b.n	800c764 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d052      	beq.n	800c5b4 <USART_SetConfig+0x314>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c512:	2b01      	cmp	r3, #1
 800c514:	d03e      	beq.n	800c594 <USART_SetConfig+0x2f4>
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c51a:	2b02      	cmp	r3, #2
 800c51c:	d038      	beq.n	800c590 <USART_SetConfig+0x2f0>
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c522:	2b03      	cmp	r3, #3
 800c524:	d032      	beq.n	800c58c <USART_SetConfig+0x2ec>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c52a:	2b04      	cmp	r3, #4
 800c52c:	d02c      	beq.n	800c588 <USART_SetConfig+0x2e8>
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c532:	2b05      	cmp	r3, #5
 800c534:	d026      	beq.n	800c584 <USART_SetConfig+0x2e4>
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c53a:	2b06      	cmp	r3, #6
 800c53c:	d020      	beq.n	800c580 <USART_SetConfig+0x2e0>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c542:	2b07      	cmp	r3, #7
 800c544:	d01a      	beq.n	800c57c <USART_SetConfig+0x2dc>
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c54a:	2b08      	cmp	r3, #8
 800c54c:	d014      	beq.n	800c578 <USART_SetConfig+0x2d8>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c552:	2b09      	cmp	r3, #9
 800c554:	d00e      	beq.n	800c574 <USART_SetConfig+0x2d4>
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c55a:	2b0a      	cmp	r3, #10
 800c55c:	d008      	beq.n	800c570 <USART_SetConfig+0x2d0>
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c562:	2b0b      	cmp	r3, #11
 800c564:	d102      	bne.n	800c56c <USART_SetConfig+0x2cc>
 800c566:	2380      	movs	r3, #128	; 0x80
 800c568:	005b      	lsls	r3, r3, #1
 800c56a:	e024      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c56c:	2301      	movs	r3, #1
 800c56e:	e022      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c570:	2380      	movs	r3, #128	; 0x80
 800c572:	e020      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c574:	2340      	movs	r3, #64	; 0x40
 800c576:	e01e      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c578:	2320      	movs	r3, #32
 800c57a:	e01c      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c57c:	2310      	movs	r3, #16
 800c57e:	e01a      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c580:	230c      	movs	r3, #12
 800c582:	e018      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c584:	230a      	movs	r3, #10
 800c586:	e016      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c588:	2308      	movs	r3, #8
 800c58a:	e014      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c58c:	2306      	movs	r3, #6
 800c58e:	e012      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c590:	2304      	movs	r3, #4
 800c592:	e010      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c594:	2302      	movs	r3, #2
 800c596:	e00e      	b.n	800c5b6 <USART_SetConfig+0x316>
 800c598:	cfff69f3 	.word	0xcfff69f3
 800c59c:	ffffc0f6 	.word	0xffffc0f6
 800c5a0:	40013800 	.word	0x40013800
 800c5a4:	40021000 	.word	0x40021000
 800c5a8:	40004400 	.word	0x40004400
 800c5ac:	40004800 	.word	0x40004800
 800c5b0:	40004c00 	.word	0x40004c00
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	0019      	movs	r1, r3
 800c5b8:	4886      	ldr	r0, [pc, #536]	; (800c7d4 <USART_SetConfig+0x534>)
 800c5ba:	f7f3 fda3 	bl	8000104 <__udivsi3>
 800c5be:	0003      	movs	r3, r0
 800c5c0:	005a      	lsls	r2, r3, #1
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	685b      	ldr	r3, [r3, #4]
 800c5c6:	085b      	lsrs	r3, r3, #1
 800c5c8:	18d2      	adds	r2, r2, r3
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	685b      	ldr	r3, [r3, #4]
 800c5ce:	0019      	movs	r1, r3
 800c5d0:	0010      	movs	r0, r2
 800c5d2:	f7f3 fd97 	bl	8000104 <__udivsi3>
 800c5d6:	0003      	movs	r3, r0
 800c5d8:	61bb      	str	r3, [r7, #24]
      break;
 800c5da:	e0c3      	b.n	800c764 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800c5dc:	f7fb ffac 	bl	8008538 <HAL_RCC_GetSysClockFreq>
 800c5e0:	0003      	movs	r3, r0
 800c5e2:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d044      	beq.n	800c676 <USART_SetConfig+0x3d6>
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d03e      	beq.n	800c672 <USART_SetConfig+0x3d2>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5f8:	2b02      	cmp	r3, #2
 800c5fa:	d038      	beq.n	800c66e <USART_SetConfig+0x3ce>
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c600:	2b03      	cmp	r3, #3
 800c602:	d032      	beq.n	800c66a <USART_SetConfig+0x3ca>
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c608:	2b04      	cmp	r3, #4
 800c60a:	d02c      	beq.n	800c666 <USART_SetConfig+0x3c6>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c610:	2b05      	cmp	r3, #5
 800c612:	d026      	beq.n	800c662 <USART_SetConfig+0x3c2>
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c618:	2b06      	cmp	r3, #6
 800c61a:	d020      	beq.n	800c65e <USART_SetConfig+0x3be>
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c620:	2b07      	cmp	r3, #7
 800c622:	d01a      	beq.n	800c65a <USART_SetConfig+0x3ba>
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c628:	2b08      	cmp	r3, #8
 800c62a:	d014      	beq.n	800c656 <USART_SetConfig+0x3b6>
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c630:	2b09      	cmp	r3, #9
 800c632:	d00e      	beq.n	800c652 <USART_SetConfig+0x3b2>
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c638:	2b0a      	cmp	r3, #10
 800c63a:	d008      	beq.n	800c64e <USART_SetConfig+0x3ae>
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c640:	2b0b      	cmp	r3, #11
 800c642:	d102      	bne.n	800c64a <USART_SetConfig+0x3aa>
 800c644:	2380      	movs	r3, #128	; 0x80
 800c646:	005b      	lsls	r3, r3, #1
 800c648:	e016      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c64a:	2301      	movs	r3, #1
 800c64c:	e014      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c64e:	2380      	movs	r3, #128	; 0x80
 800c650:	e012      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c652:	2340      	movs	r3, #64	; 0x40
 800c654:	e010      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c656:	2320      	movs	r3, #32
 800c658:	e00e      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c65a:	2310      	movs	r3, #16
 800c65c:	e00c      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c65e:	230c      	movs	r3, #12
 800c660:	e00a      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c662:	230a      	movs	r3, #10
 800c664:	e008      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c666:	2308      	movs	r3, #8
 800c668:	e006      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c66a:	2306      	movs	r3, #6
 800c66c:	e004      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c66e:	2304      	movs	r3, #4
 800c670:	e002      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c672:	2302      	movs	r3, #2
 800c674:	e000      	b.n	800c678 <USART_SetConfig+0x3d8>
 800c676:	2301      	movs	r3, #1
 800c678:	0019      	movs	r1, r3
 800c67a:	6938      	ldr	r0, [r7, #16]
 800c67c:	f7f3 fd42 	bl	8000104 <__udivsi3>
 800c680:	0003      	movs	r3, r0
 800c682:	005a      	lsls	r2, r3, #1
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	085b      	lsrs	r3, r3, #1
 800c68a:	18d2      	adds	r2, r2, r3
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	685b      	ldr	r3, [r3, #4]
 800c690:	0019      	movs	r1, r3
 800c692:	0010      	movs	r0, r2
 800c694:	f7f3 fd36 	bl	8000104 <__udivsi3>
 800c698:	0003      	movs	r3, r0
 800c69a:	61bb      	str	r3, [r7, #24]
      break;
 800c69c:	e062      	b.n	800c764 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8((uint32_t)LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d044      	beq.n	800c730 <USART_SetConfig+0x490>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d03e      	beq.n	800c72c <USART_SetConfig+0x48c>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6b2:	2b02      	cmp	r3, #2
 800c6b4:	d038      	beq.n	800c728 <USART_SetConfig+0x488>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6ba:	2b03      	cmp	r3, #3
 800c6bc:	d032      	beq.n	800c724 <USART_SetConfig+0x484>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6c2:	2b04      	cmp	r3, #4
 800c6c4:	d02c      	beq.n	800c720 <USART_SetConfig+0x480>
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6ca:	2b05      	cmp	r3, #5
 800c6cc:	d026      	beq.n	800c71c <USART_SetConfig+0x47c>
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6d2:	2b06      	cmp	r3, #6
 800c6d4:	d020      	beq.n	800c718 <USART_SetConfig+0x478>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6da:	2b07      	cmp	r3, #7
 800c6dc:	d01a      	beq.n	800c714 <USART_SetConfig+0x474>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6e2:	2b08      	cmp	r3, #8
 800c6e4:	d014      	beq.n	800c710 <USART_SetConfig+0x470>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6ea:	2b09      	cmp	r3, #9
 800c6ec:	d00e      	beq.n	800c70c <USART_SetConfig+0x46c>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6f2:	2b0a      	cmp	r3, #10
 800c6f4:	d008      	beq.n	800c708 <USART_SetConfig+0x468>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6fa:	2b0b      	cmp	r3, #11
 800c6fc:	d102      	bne.n	800c704 <USART_SetConfig+0x464>
 800c6fe:	2380      	movs	r3, #128	; 0x80
 800c700:	005b      	lsls	r3, r3, #1
 800c702:	e016      	b.n	800c732 <USART_SetConfig+0x492>
 800c704:	2301      	movs	r3, #1
 800c706:	e014      	b.n	800c732 <USART_SetConfig+0x492>
 800c708:	2380      	movs	r3, #128	; 0x80
 800c70a:	e012      	b.n	800c732 <USART_SetConfig+0x492>
 800c70c:	2340      	movs	r3, #64	; 0x40
 800c70e:	e010      	b.n	800c732 <USART_SetConfig+0x492>
 800c710:	2320      	movs	r3, #32
 800c712:	e00e      	b.n	800c732 <USART_SetConfig+0x492>
 800c714:	2310      	movs	r3, #16
 800c716:	e00c      	b.n	800c732 <USART_SetConfig+0x492>
 800c718:	230c      	movs	r3, #12
 800c71a:	e00a      	b.n	800c732 <USART_SetConfig+0x492>
 800c71c:	230a      	movs	r3, #10
 800c71e:	e008      	b.n	800c732 <USART_SetConfig+0x492>
 800c720:	2308      	movs	r3, #8
 800c722:	e006      	b.n	800c732 <USART_SetConfig+0x492>
 800c724:	2306      	movs	r3, #6
 800c726:	e004      	b.n	800c732 <USART_SetConfig+0x492>
 800c728:	2304      	movs	r3, #4
 800c72a:	e002      	b.n	800c732 <USART_SetConfig+0x492>
 800c72c:	2302      	movs	r3, #2
 800c72e:	e000      	b.n	800c732 <USART_SetConfig+0x492>
 800c730:	2301      	movs	r3, #1
 800c732:	0019      	movs	r1, r3
 800c734:	2380      	movs	r3, #128	; 0x80
 800c736:	0218      	lsls	r0, r3, #8
 800c738:	f7f3 fce4 	bl	8000104 <__udivsi3>
 800c73c:	0003      	movs	r3, r0
 800c73e:	005a      	lsls	r2, r3, #1
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	685b      	ldr	r3, [r3, #4]
 800c744:	085b      	lsrs	r3, r3, #1
 800c746:	18d2      	adds	r2, r2, r3
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	685b      	ldr	r3, [r3, #4]
 800c74c:	0019      	movs	r1, r3
 800c74e:	0010      	movs	r0, r2
 800c750:	f7f3 fcd8 	bl	8000104 <__udivsi3>
 800c754:	0003      	movs	r3, r0
 800c756:	61bb      	str	r3, [r7, #24]
      break;
 800c758:	e004      	b.n	800c764 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 800c75a:	231e      	movs	r3, #30
 800c75c:	18fb      	adds	r3, r7, r3
 800c75e:	2201      	movs	r2, #1
 800c760:	701a      	strb	r2, [r3, #0]
      break;
 800c762:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800c764:	69bb      	ldr	r3, [r7, #24]
 800c766:	2b0f      	cmp	r3, #15
 800c768:	d91c      	bls.n	800c7a4 <USART_SetConfig+0x504>
 800c76a:	69ba      	ldr	r2, [r7, #24]
 800c76c:	2380      	movs	r3, #128	; 0x80
 800c76e:	025b      	lsls	r3, r3, #9
 800c770:	429a      	cmp	r2, r3
 800c772:	d217      	bcs.n	800c7a4 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	b29a      	uxth	r2, r3
 800c778:	200e      	movs	r0, #14
 800c77a:	183b      	adds	r3, r7, r0
 800c77c:	210f      	movs	r1, #15
 800c77e:	438a      	bics	r2, r1
 800c780:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c782:	69bb      	ldr	r3, [r7, #24]
 800c784:	085b      	lsrs	r3, r3, #1
 800c786:	b29b      	uxth	r3, r3
 800c788:	2207      	movs	r2, #7
 800c78a:	4013      	ands	r3, r2
 800c78c:	b299      	uxth	r1, r3
 800c78e:	183b      	adds	r3, r7, r0
 800c790:	183a      	adds	r2, r7, r0
 800c792:	8812      	ldrh	r2, [r2, #0]
 800c794:	430a      	orrs	r2, r1
 800c796:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	183a      	adds	r2, r7, r0
 800c79e:	8812      	ldrh	r2, [r2, #0]
 800c7a0:	60da      	str	r2, [r3, #12]
 800c7a2:	e003      	b.n	800c7ac <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 800c7a4:	231e      	movs	r3, #30
 800c7a6:	18fb      	adds	r3, r7, r3
 800c7a8:	2201      	movs	r2, #1
 800c7aa:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 800c7c4:	231e      	movs	r3, #30
 800c7c6:	18fb      	adds	r3, r7, r3
 800c7c8:	781b      	ldrb	r3, [r3, #0]
}
 800c7ca:	0018      	movs	r0, r3
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	b008      	add	sp, #32
 800c7d0:	bd80      	pop	{r7, pc}
 800c7d2:	46c0      	nop			; (mov r8, r8)
 800c7d4:	00f42400 	.word	0x00f42400

0800c7d8 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b086      	sub	sp, #24
 800c7dc:	af02      	add	r7, sp, #8
 800c7de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c7e6:	f7f8 fdef 	bl	80053c8 <HAL_GetTick>
 800c7ea:	0003      	movs	r3, r0
 800c7ec:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2208      	movs	r2, #8
 800c7f6:	4013      	ands	r3, r2
 800c7f8:	2b08      	cmp	r3, #8
 800c7fa:	d10e      	bne.n	800c81a <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c7fc:	68fa      	ldr	r2, [r7, #12]
 800c7fe:	2380      	movs	r3, #128	; 0x80
 800c800:	0399      	lsls	r1, r3, #14
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	23fa      	movs	r3, #250	; 0xfa
 800c806:	009b      	lsls	r3, r3, #2
 800c808:	9300      	str	r3, [sp, #0]
 800c80a:	0013      	movs	r3, r2
 800c80c:	2200      	movs	r2, #0
 800c80e:	f7ff fd11 	bl	800c234 <USART_WaitOnFlagUntilTimeout>
 800c812:	1e03      	subs	r3, r0, #0
 800c814:	d001      	beq.n	800c81a <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c816:	2303      	movs	r3, #3
 800c818:	e01e      	b.n	800c858 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	2204      	movs	r2, #4
 800c822:	4013      	ands	r3, r2
 800c824:	2b04      	cmp	r3, #4
 800c826:	d10e      	bne.n	800c846 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c828:	68fa      	ldr	r2, [r7, #12]
 800c82a:	2380      	movs	r3, #128	; 0x80
 800c82c:	03d9      	lsls	r1, r3, #15
 800c82e:	6878      	ldr	r0, [r7, #4]
 800c830:	23fa      	movs	r3, #250	; 0xfa
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	9300      	str	r3, [sp, #0]
 800c836:	0013      	movs	r3, r2
 800c838:	2200      	movs	r2, #0
 800c83a:	f7ff fcfb 	bl	800c234 <USART_WaitOnFlagUntilTimeout>
 800c83e:	1e03      	subs	r3, r0, #0
 800c840:	d001      	beq.n	800c846 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c842:	2303      	movs	r3, #3
 800c844:	e008      	b.n	800c858 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2259      	movs	r2, #89	; 0x59
 800c84a:	2101      	movs	r1, #1
 800c84c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	2258      	movs	r2, #88	; 0x58
 800c852:	2100      	movs	r1, #0
 800c854:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c856:	2300      	movs	r3, #0
}
 800c858:	0018      	movs	r0, r3
 800c85a:	46bd      	mov	sp, r7
 800c85c:	b004      	add	sp, #16
 800c85e:	bd80      	pop	{r7, pc}

0800c860 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b082      	sub	sp, #8
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	681a      	ldr	r2, [r3, #0]
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	2140      	movs	r1, #64	; 0x40
 800c874:	438a      	bics	r2, r1
 800c876:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	689a      	ldr	r2, [r3, #8]
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2101      	movs	r1, #1
 800c884:	438a      	bics	r2, r1
 800c886:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2200      	movs	r2, #0
 800c88c:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	2259      	movs	r2, #89	; 0x59
 800c892:	5c9b      	ldrb	r3, [r3, r2]
 800c894:	b2db      	uxtb	r3, r3
 800c896:	2b12      	cmp	r3, #18
 800c898:	d114      	bne.n	800c8c4 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	2208      	movs	r2, #8
 800c8a0:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	699a      	ldr	r2, [r3, #24]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	2108      	movs	r1, #8
 800c8ae:	430a      	orrs	r2, r1
 800c8b0:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	2259      	movs	r2, #89	; 0x59
 800c8b6:	2101      	movs	r1, #1
 800c8b8:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	0018      	movs	r0, r3
 800c8be:	f7f6 fc27 	bl	8003110 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c8c2:	e00c      	b.n	800c8de <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8c8:	b29b      	uxth	r3, r3
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d107      	bne.n	800c8de <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2259      	movs	r2, #89	; 0x59
 800c8d2:	2101      	movs	r1, #1
 800c8d4:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	0018      	movs	r0, r3
 800c8da:	f7ff fbff 	bl	800c0dc <HAL_USART_TxRxCpltCallback>
}
 800c8de:	46c0      	nop			; (mov r8, r8)
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	b002      	add	sp, #8
 800c8e4:	bd80      	pop	{r7, pc}

0800c8e6 <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 800c8e6:	b580      	push	{r7, lr}
 800c8e8:	b082      	sub	sp, #8
 800c8ea:	af00      	add	r7, sp, #0
 800c8ec:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c8ee:	46c0      	nop			; (mov r8, r8)
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	b002      	add	sp, #8
 800c8f4:	bd80      	pop	{r7, pc}

0800c8f6 <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800c8f6:	b580      	push	{r7, lr}
 800c8f8:	b082      	sub	sp, #8
 800c8fa:	af00      	add	r7, sp, #0
 800c8fc:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c8fe:	46c0      	nop			; (mov r8, r8)
 800c900:	46bd      	mov	sp, r7
 800c902:	b002      	add	sp, #8
 800c904:	bd80      	pop	{r7, pc}

0800c906 <LL_GPIO_SetPinMode>:
{
 800c906:	b580      	push	{r7, lr}
 800c908:	b084      	sub	sp, #16
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	60f8      	str	r0, [r7, #12]
 800c90e:	60b9      	str	r1, [r7, #8]
 800c910:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	6819      	ldr	r1, [r3, #0]
 800c916:	68bb      	ldr	r3, [r7, #8]
 800c918:	435b      	muls	r3, r3
 800c91a:	001a      	movs	r2, r3
 800c91c:	0013      	movs	r3, r2
 800c91e:	005b      	lsls	r3, r3, #1
 800c920:	189b      	adds	r3, r3, r2
 800c922:	43db      	mvns	r3, r3
 800c924:	400b      	ands	r3, r1
 800c926:	001a      	movs	r2, r3
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	435b      	muls	r3, r3
 800c92c:	6879      	ldr	r1, [r7, #4]
 800c92e:	434b      	muls	r3, r1
 800c930:	431a      	orrs	r2, r3
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	601a      	str	r2, [r3, #0]
}
 800c936:	46c0      	nop			; (mov r8, r8)
 800c938:	46bd      	mov	sp, r7
 800c93a:	b004      	add	sp, #16
 800c93c:	bd80      	pop	{r7, pc}

0800c93e <LL_GPIO_SetPinOutputType>:
{
 800c93e:	b580      	push	{r7, lr}
 800c940:	b084      	sub	sp, #16
 800c942:	af00      	add	r7, sp, #0
 800c944:	60f8      	str	r0, [r7, #12]
 800c946:	60b9      	str	r1, [r7, #8]
 800c948:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	68ba      	ldr	r2, [r7, #8]
 800c950:	43d2      	mvns	r2, r2
 800c952:	401a      	ands	r2, r3
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	6879      	ldr	r1, [r7, #4]
 800c958:	434b      	muls	r3, r1
 800c95a:	431a      	orrs	r2, r3
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	605a      	str	r2, [r3, #4]
}
 800c960:	46c0      	nop			; (mov r8, r8)
 800c962:	46bd      	mov	sp, r7
 800c964:	b004      	add	sp, #16
 800c966:	bd80      	pop	{r7, pc}

0800c968 <LL_GPIO_SetPinSpeed>:
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	60f8      	str	r0, [r7, #12]
 800c970:	60b9      	str	r1, [r7, #8]
 800c972:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	6899      	ldr	r1, [r3, #8]
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	435b      	muls	r3, r3
 800c97c:	001a      	movs	r2, r3
 800c97e:	0013      	movs	r3, r2
 800c980:	005b      	lsls	r3, r3, #1
 800c982:	189b      	adds	r3, r3, r2
 800c984:	43db      	mvns	r3, r3
 800c986:	400b      	ands	r3, r1
 800c988:	001a      	movs	r2, r3
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	435b      	muls	r3, r3
 800c98e:	6879      	ldr	r1, [r7, #4]
 800c990:	434b      	muls	r3, r1
 800c992:	431a      	orrs	r2, r3
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	609a      	str	r2, [r3, #8]
}
 800c998:	46c0      	nop			; (mov r8, r8)
 800c99a:	46bd      	mov	sp, r7
 800c99c:	b004      	add	sp, #16
 800c99e:	bd80      	pop	{r7, pc}

0800c9a0 <LL_GPIO_SetPinPull>:
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b084      	sub	sp, #16
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	60f8      	str	r0, [r7, #12]
 800c9a8:	60b9      	str	r1, [r7, #8]
 800c9aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	68d9      	ldr	r1, [r3, #12]
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	435b      	muls	r3, r3
 800c9b4:	001a      	movs	r2, r3
 800c9b6:	0013      	movs	r3, r2
 800c9b8:	005b      	lsls	r3, r3, #1
 800c9ba:	189b      	adds	r3, r3, r2
 800c9bc:	43db      	mvns	r3, r3
 800c9be:	400b      	ands	r3, r1
 800c9c0:	001a      	movs	r2, r3
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	435b      	muls	r3, r3
 800c9c6:	6879      	ldr	r1, [r7, #4]
 800c9c8:	434b      	muls	r3, r1
 800c9ca:	431a      	orrs	r2, r3
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	60da      	str	r2, [r3, #12]
}
 800c9d0:	46c0      	nop			; (mov r8, r8)
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	b004      	add	sp, #16
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <LL_GPIO_SetAFPin_0_7>:
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b084      	sub	sp, #16
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	60f8      	str	r0, [r7, #12]
 800c9e0:	60b9      	str	r1, [r7, #8]
 800c9e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	6a19      	ldr	r1, [r3, #32]
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	435b      	muls	r3, r3
 800c9ec:	68ba      	ldr	r2, [r7, #8]
 800c9ee:	4353      	muls	r3, r2
 800c9f0:	68ba      	ldr	r2, [r7, #8]
 800c9f2:	435a      	muls	r2, r3
 800c9f4:	0013      	movs	r3, r2
 800c9f6:	011b      	lsls	r3, r3, #4
 800c9f8:	1a9b      	subs	r3, r3, r2
 800c9fa:	43db      	mvns	r3, r3
 800c9fc:	400b      	ands	r3, r1
 800c9fe:	001a      	movs	r2, r3
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	435b      	muls	r3, r3
 800ca04:	68b9      	ldr	r1, [r7, #8]
 800ca06:	434b      	muls	r3, r1
 800ca08:	68b9      	ldr	r1, [r7, #8]
 800ca0a:	434b      	muls	r3, r1
 800ca0c:	6879      	ldr	r1, [r7, #4]
 800ca0e:	434b      	muls	r3, r1
 800ca10:	431a      	orrs	r2, r3
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	621a      	str	r2, [r3, #32]
}
 800ca16:	46c0      	nop			; (mov r8, r8)
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	b004      	add	sp, #16
 800ca1c:	bd80      	pop	{r7, pc}

0800ca1e <LL_GPIO_SetAFPin_8_15>:
{
 800ca1e:	b580      	push	{r7, lr}
 800ca20:	b084      	sub	sp, #16
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	60f8      	str	r0, [r7, #12]
 800ca26:	60b9      	str	r1, [r7, #8]
 800ca28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	0a1b      	lsrs	r3, r3, #8
 800ca32:	68ba      	ldr	r2, [r7, #8]
 800ca34:	0a12      	lsrs	r2, r2, #8
 800ca36:	4353      	muls	r3, r2
 800ca38:	68ba      	ldr	r2, [r7, #8]
 800ca3a:	0a12      	lsrs	r2, r2, #8
 800ca3c:	4353      	muls	r3, r2
 800ca3e:	68ba      	ldr	r2, [r7, #8]
 800ca40:	0a12      	lsrs	r2, r2, #8
 800ca42:	435a      	muls	r2, r3
 800ca44:	0013      	movs	r3, r2
 800ca46:	011b      	lsls	r3, r3, #4
 800ca48:	1a9b      	subs	r3, r3, r2
 800ca4a:	43db      	mvns	r3, r3
 800ca4c:	400b      	ands	r3, r1
 800ca4e:	001a      	movs	r2, r3
 800ca50:	68bb      	ldr	r3, [r7, #8]
 800ca52:	0a1b      	lsrs	r3, r3, #8
 800ca54:	68b9      	ldr	r1, [r7, #8]
 800ca56:	0a09      	lsrs	r1, r1, #8
 800ca58:	434b      	muls	r3, r1
 800ca5a:	68b9      	ldr	r1, [r7, #8]
 800ca5c:	0a09      	lsrs	r1, r1, #8
 800ca5e:	434b      	muls	r3, r1
 800ca60:	68b9      	ldr	r1, [r7, #8]
 800ca62:	0a09      	lsrs	r1, r1, #8
 800ca64:	434b      	muls	r3, r1
 800ca66:	6879      	ldr	r1, [r7, #4]
 800ca68:	434b      	muls	r3, r1
 800ca6a:	431a      	orrs	r2, r3
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	625a      	str	r2, [r3, #36]	; 0x24
}
 800ca70:	46c0      	nop			; (mov r8, r8)
 800ca72:	46bd      	mov	sp, r7
 800ca74:	b004      	add	sp, #16
 800ca76:	bd80      	pop	{r7, pc}

0800ca78 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b084      	sub	sp, #16
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
 800ca80:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800ca82:	2300      	movs	r3, #0
 800ca84:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800ca86:	e047      	b.n	800cb18 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	2101      	movs	r1, #1
 800ca8e:	68fa      	ldr	r2, [r7, #12]
 800ca90:	4091      	lsls	r1, r2
 800ca92:	000a      	movs	r2, r1
 800ca94:	4013      	ands	r3, r2
 800ca96:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800ca98:	68bb      	ldr	r3, [r7, #8]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d039      	beq.n	800cb12 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	685b      	ldr	r3, [r3, #4]
 800caa2:	2b01      	cmp	r3, #1
 800caa4:	d003      	beq.n	800caae <LL_GPIO_Init+0x36>
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	685b      	ldr	r3, [r3, #4]
 800caaa:	2b02      	cmp	r3, #2
 800caac:	d10d      	bne.n	800caca <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	689a      	ldr	r2, [r3, #8]
 800cab2:	68b9      	ldr	r1, [r7, #8]
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	0018      	movs	r0, r3
 800cab8:	f7ff ff56 	bl	800c968 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	68da      	ldr	r2, [r3, #12]
 800cac0:	68b9      	ldr	r1, [r7, #8]
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	0018      	movs	r0, r3
 800cac6:	f7ff ff3a 	bl	800c93e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	691a      	ldr	r2, [r3, #16]
 800cace:	68b9      	ldr	r1, [r7, #8]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	0018      	movs	r0, r3
 800cad4:	f7ff ff64 	bl	800c9a0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	685b      	ldr	r3, [r3, #4]
 800cadc:	2b02      	cmp	r3, #2
 800cade:	d111      	bne.n	800cb04 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	2bff      	cmp	r3, #255	; 0xff
 800cae4:	d807      	bhi.n	800caf6 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	695a      	ldr	r2, [r3, #20]
 800caea:	68b9      	ldr	r1, [r7, #8]
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	0018      	movs	r0, r3
 800caf0:	f7ff ff72 	bl	800c9d8 <LL_GPIO_SetAFPin_0_7>
 800caf4:	e006      	b.n	800cb04 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	695a      	ldr	r2, [r3, #20]
 800cafa:	68b9      	ldr	r1, [r7, #8]
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	0018      	movs	r0, r3
 800cb00:	f7ff ff8d 	bl	800ca1e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	685a      	ldr	r2, [r3, #4]
 800cb08:	68b9      	ldr	r1, [r7, #8]
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	0018      	movs	r0, r3
 800cb0e:	f7ff fefa 	bl	800c906 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	3301      	adds	r3, #1
 800cb16:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	681a      	ldr	r2, [r3, #0]
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	40da      	lsrs	r2, r3
 800cb20:	1e13      	subs	r3, r2, #0
 800cb22:	d1b1      	bne.n	800ca88 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800cb24:	2300      	movs	r3, #0
}
 800cb26:	0018      	movs	r0, r3
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	b004      	add	sp, #16
 800cb2c:	bd80      	pop	{r7, pc}
	...

0800cb30 <LL_RCC_HSI_IsReady>:
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800cb34:	4b07      	ldr	r3, [pc, #28]	; (800cb54 <LL_RCC_HSI_IsReady+0x24>)
 800cb36:	681a      	ldr	r2, [r3, #0]
 800cb38:	2380      	movs	r3, #128	; 0x80
 800cb3a:	00db      	lsls	r3, r3, #3
 800cb3c:	401a      	ands	r2, r3
 800cb3e:	2380      	movs	r3, #128	; 0x80
 800cb40:	00db      	lsls	r3, r3, #3
 800cb42:	429a      	cmp	r2, r3
 800cb44:	d101      	bne.n	800cb4a <LL_RCC_HSI_IsReady+0x1a>
 800cb46:	2301      	movs	r3, #1
 800cb48:	e000      	b.n	800cb4c <LL_RCC_HSI_IsReady+0x1c>
 800cb4a:	2300      	movs	r3, #0
}
 800cb4c:	0018      	movs	r0, r3
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	46c0      	nop			; (mov r8, r8)
 800cb54:	40021000 	.word	0x40021000

0800cb58 <LL_RCC_LSE_IsReady>:
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800cb5c:	4b05      	ldr	r3, [pc, #20]	; (800cb74 <LL_RCC_LSE_IsReady+0x1c>)
 800cb5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb60:	2202      	movs	r2, #2
 800cb62:	4013      	ands	r3, r2
 800cb64:	2b02      	cmp	r3, #2
 800cb66:	d101      	bne.n	800cb6c <LL_RCC_LSE_IsReady+0x14>
 800cb68:	2301      	movs	r3, #1
 800cb6a:	e000      	b.n	800cb6e <LL_RCC_LSE_IsReady+0x16>
 800cb6c:	2300      	movs	r3, #0
}
 800cb6e:	0018      	movs	r0, r3
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}
 800cb74:	40021000 	.word	0x40021000

0800cb78 <LL_RCC_GetSysClkSource>:
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800cb7c:	4b03      	ldr	r3, [pc, #12]	; (800cb8c <LL_RCC_GetSysClkSource+0x14>)
 800cb7e:	689b      	ldr	r3, [r3, #8]
 800cb80:	2238      	movs	r2, #56	; 0x38
 800cb82:	4013      	ands	r3, r2
}
 800cb84:	0018      	movs	r0, r3
 800cb86:	46bd      	mov	sp, r7
 800cb88:	bd80      	pop	{r7, pc}
 800cb8a:	46c0      	nop			; (mov r8, r8)
 800cb8c:	40021000 	.word	0x40021000

0800cb90 <LL_RCC_GetAHBPrescaler>:
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800cb94:	4b03      	ldr	r3, [pc, #12]	; (800cba4 <LL_RCC_GetAHBPrescaler+0x14>)
 800cb96:	689a      	ldr	r2, [r3, #8]
 800cb98:	23f0      	movs	r3, #240	; 0xf0
 800cb9a:	011b      	lsls	r3, r3, #4
 800cb9c:	4013      	ands	r3, r2
}
 800cb9e:	0018      	movs	r0, r3
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}
 800cba4:	40021000 	.word	0x40021000

0800cba8 <LL_RCC_GetAPB1Prescaler>:
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800cbac:	4b03      	ldr	r3, [pc, #12]	; (800cbbc <LL_RCC_GetAPB1Prescaler+0x14>)
 800cbae:	689a      	ldr	r2, [r3, #8]
 800cbb0:	23e0      	movs	r3, #224	; 0xe0
 800cbb2:	01db      	lsls	r3, r3, #7
 800cbb4:	4013      	ands	r3, r2
}
 800cbb6:	0018      	movs	r0, r3
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	bd80      	pop	{r7, pc}
 800cbbc:	40021000 	.word	0x40021000

0800cbc0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b082      	sub	sp, #8
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800cbc8:	4b05      	ldr	r3, [pc, #20]	; (800cbe0 <LL_RCC_GetUSARTClockSource+0x20>)
 800cbca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	401a      	ands	r2, r3
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	041b      	lsls	r3, r3, #16
 800cbd4:	4313      	orrs	r3, r2
}
 800cbd6:	0018      	movs	r0, r3
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	b002      	add	sp, #8
 800cbdc:	bd80      	pop	{r7, pc}
 800cbde:	46c0      	nop			; (mov r8, r8)
 800cbe0:	40021000 	.word	0x40021000

0800cbe4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800cbe8:	4b03      	ldr	r3, [pc, #12]	; (800cbf8 <LL_RCC_PLL_GetN+0x14>)
 800cbea:	68db      	ldr	r3, [r3, #12]
 800cbec:	0a1b      	lsrs	r3, r3, #8
 800cbee:	227f      	movs	r2, #127	; 0x7f
 800cbf0:	4013      	ands	r3, r2
}
 800cbf2:	0018      	movs	r0, r3
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}
 800cbf8:	40021000 	.word	0x40021000

0800cbfc <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800cc00:	4b03      	ldr	r3, [pc, #12]	; (800cc10 <LL_RCC_PLL_GetR+0x14>)
 800cc02:	68db      	ldr	r3, [r3, #12]
 800cc04:	0f5b      	lsrs	r3, r3, #29
 800cc06:	075b      	lsls	r3, r3, #29
}
 800cc08:	0018      	movs	r0, r3
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}
 800cc0e:	46c0      	nop			; (mov r8, r8)
 800cc10:	40021000 	.word	0x40021000

0800cc14 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800cc18:	4b03      	ldr	r3, [pc, #12]	; (800cc28 <LL_RCC_PLL_GetMainSource+0x14>)
 800cc1a:	68db      	ldr	r3, [r3, #12]
 800cc1c:	2203      	movs	r2, #3
 800cc1e:	4013      	ands	r3, r2
}
 800cc20:	0018      	movs	r0, r3
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}
 800cc26:	46c0      	nop			; (mov r8, r8)
 800cc28:	40021000 	.word	0x40021000

0800cc2c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800cc30:	4b03      	ldr	r3, [pc, #12]	; (800cc40 <LL_RCC_PLL_GetDivider+0x14>)
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	2270      	movs	r2, #112	; 0x70
 800cc36:	4013      	ands	r3, r2
}
 800cc38:	0018      	movs	r0, r3
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}
 800cc3e:	46c0      	nop			; (mov r8, r8)
 800cc40:	40021000 	.word	0x40021000

0800cc44 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b082      	sub	sp, #8
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800cc4c:	f000 f8a8 	bl	800cda0 <RCC_GetSystemClockFreq>
 800cc50:	0002      	movs	r2, r0
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	0018      	movs	r0, r3
 800cc5c:	f000 f8ce 	bl	800cdfc <RCC_GetHCLKClockFreq>
 800cc60:	0002      	movs	r2, r0
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	685b      	ldr	r3, [r3, #4]
 800cc6a:	0018      	movs	r0, r3
 800cc6c:	f000 f8de 	bl	800ce2c <RCC_GetPCLK1ClockFreq>
 800cc70:	0002      	movs	r2, r0
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	609a      	str	r2, [r3, #8]
}
 800cc76:	46c0      	nop			; (mov r8, r8)
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	b002      	add	sp, #8
 800cc7c:	bd80      	pop	{r7, pc}
	...

0800cc80 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2b03      	cmp	r3, #3
 800cc90:	d134      	bne.n	800ccfc <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	0018      	movs	r0, r3
 800cc96:	f7ff ff93 	bl	800cbc0 <LL_RCC_GetUSARTClockSource>
 800cc9a:	0003      	movs	r3, r0
 800cc9c:	4a39      	ldr	r2, [pc, #228]	; (800cd84 <LL_RCC_GetUSARTClockFreq+0x104>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d016      	beq.n	800ccd0 <LL_RCC_GetUSARTClockFreq+0x50>
 800cca2:	4a38      	ldr	r2, [pc, #224]	; (800cd84 <LL_RCC_GetUSARTClockFreq+0x104>)
 800cca4:	4293      	cmp	r3, r2
 800cca6:	d81c      	bhi.n	800cce2 <LL_RCC_GetUSARTClockFreq+0x62>
 800cca8:	4a37      	ldr	r2, [pc, #220]	; (800cd88 <LL_RCC_GetUSARTClockFreq+0x108>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d003      	beq.n	800ccb6 <LL_RCC_GetUSARTClockFreq+0x36>
 800ccae:	4a37      	ldr	r2, [pc, #220]	; (800cd8c <LL_RCC_GetUSARTClockFreq+0x10c>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d005      	beq.n	800ccc0 <LL_RCC_GetUSARTClockFreq+0x40>
 800ccb4:	e015      	b.n	800cce2 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800ccb6:	f000 f873 	bl	800cda0 <RCC_GetSystemClockFreq>
 800ccba:	0003      	movs	r3, r0
 800ccbc:	60fb      	str	r3, [r7, #12]
        break;
 800ccbe:	e05c      	b.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800ccc0:	f7ff ff36 	bl	800cb30 <LL_RCC_HSI_IsReady>
 800ccc4:	0003      	movs	r3, r0
 800ccc6:	2b01      	cmp	r3, #1
 800ccc8:	d150      	bne.n	800cd6c <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 800ccca:	4b31      	ldr	r3, [pc, #196]	; (800cd90 <LL_RCC_GetUSARTClockFreq+0x110>)
 800cccc:	60fb      	str	r3, [r7, #12]
        }
        break;
 800ccce:	e04d      	b.n	800cd6c <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800ccd0:	f7ff ff42 	bl	800cb58 <LL_RCC_LSE_IsReady>
 800ccd4:	0003      	movs	r3, r0
 800ccd6:	2b01      	cmp	r3, #1
 800ccd8:	d14a      	bne.n	800cd70 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 800ccda:	2380      	movs	r3, #128	; 0x80
 800ccdc:	021b      	lsls	r3, r3, #8
 800ccde:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cce0:	e046      	b.n	800cd70 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cce2:	f000 f85d 	bl	800cda0 <RCC_GetSystemClockFreq>
 800cce6:	0003      	movs	r3, r0
 800cce8:	0018      	movs	r0, r3
 800ccea:	f000 f887 	bl	800cdfc <RCC_GetHCLKClockFreq>
 800ccee:	0003      	movs	r3, r0
 800ccf0:	0018      	movs	r0, r3
 800ccf2:	f000 f89b 	bl	800ce2c <RCC_GetPCLK1ClockFreq>
 800ccf6:	0003      	movs	r3, r0
 800ccf8:	60fb      	str	r3, [r7, #12]
        break;
 800ccfa:	e03e      	b.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2b0c      	cmp	r3, #12
 800cd00:	d13b      	bne.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	0018      	movs	r0, r3
 800cd06:	f7ff ff5b 	bl	800cbc0 <LL_RCC_GetUSARTClockSource>
 800cd0a:	0003      	movs	r3, r0
 800cd0c:	4a21      	ldr	r2, [pc, #132]	; (800cd94 <LL_RCC_GetUSARTClockFreq+0x114>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d016      	beq.n	800cd40 <LL_RCC_GetUSARTClockFreq+0xc0>
 800cd12:	4a20      	ldr	r2, [pc, #128]	; (800cd94 <LL_RCC_GetUSARTClockFreq+0x114>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d81c      	bhi.n	800cd52 <LL_RCC_GetUSARTClockFreq+0xd2>
 800cd18:	4a1f      	ldr	r2, [pc, #124]	; (800cd98 <LL_RCC_GetUSARTClockFreq+0x118>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d003      	beq.n	800cd26 <LL_RCC_GetUSARTClockFreq+0xa6>
 800cd1e:	4a1f      	ldr	r2, [pc, #124]	; (800cd9c <LL_RCC_GetUSARTClockFreq+0x11c>)
 800cd20:	4293      	cmp	r3, r2
 800cd22:	d005      	beq.n	800cd30 <LL_RCC_GetUSARTClockFreq+0xb0>
 800cd24:	e015      	b.n	800cd52 <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800cd26:	f000 f83b 	bl	800cda0 <RCC_GetSystemClockFreq>
 800cd2a:	0003      	movs	r3, r0
 800cd2c:	60fb      	str	r3, [r7, #12]
        break;
 800cd2e:	e024      	b.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800cd30:	f7ff fefe 	bl	800cb30 <LL_RCC_HSI_IsReady>
 800cd34:	0003      	movs	r3, r0
 800cd36:	2b01      	cmp	r3, #1
 800cd38:	d11c      	bne.n	800cd74 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800cd3a:	4b15      	ldr	r3, [pc, #84]	; (800cd90 <LL_RCC_GetUSARTClockFreq+0x110>)
 800cd3c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cd3e:	e019      	b.n	800cd74 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800cd40:	f7ff ff0a 	bl	800cb58 <LL_RCC_LSE_IsReady>
 800cd44:	0003      	movs	r3, r0
 800cd46:	2b01      	cmp	r3, #1
 800cd48:	d116      	bne.n	800cd78 <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800cd4a:	2380      	movs	r3, #128	; 0x80
 800cd4c:	021b      	lsls	r3, r3, #8
 800cd4e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800cd50:	e012      	b.n	800cd78 <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800cd52:	f000 f825 	bl	800cda0 <RCC_GetSystemClockFreq>
 800cd56:	0003      	movs	r3, r0
 800cd58:	0018      	movs	r0, r3
 800cd5a:	f000 f84f 	bl	800cdfc <RCC_GetHCLKClockFreq>
 800cd5e:	0003      	movs	r3, r0
 800cd60:	0018      	movs	r0, r3
 800cd62:	f000 f863 	bl	800ce2c <RCC_GetPCLK1ClockFreq>
 800cd66:	0003      	movs	r3, r0
 800cd68:	60fb      	str	r3, [r7, #12]
        break;
 800cd6a:	e006      	b.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800cd6c:	46c0      	nop			; (mov r8, r8)
 800cd6e:	e004      	b.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800cd70:	46c0      	nop			; (mov r8, r8)
 800cd72:	e002      	b.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800cd74:	46c0      	nop			; (mov r8, r8)
 800cd76:	e000      	b.n	800cd7a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800cd78:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
}
 800cd7c:	0018      	movs	r0, r3
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	b004      	add	sp, #16
 800cd82:	bd80      	pop	{r7, pc}
 800cd84:	00030003 	.word	0x00030003
 800cd88:	00030001 	.word	0x00030001
 800cd8c:	00030002 	.word	0x00030002
 800cd90:	00f42400 	.word	0x00f42400
 800cd94:	000c000c 	.word	0x000c000c
 800cd98:	000c0004 	.word	0x000c0004
 800cd9c:	000c0008 	.word	0x000c0008

0800cda0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b082      	sub	sp, #8
 800cda4:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800cda6:	f7ff fee7 	bl	800cb78 <LL_RCC_GetSysClkSource>
 800cdaa:	0003      	movs	r3, r0
 800cdac:	2b08      	cmp	r3, #8
 800cdae:	d002      	beq.n	800cdb6 <RCC_GetSystemClockFreq+0x16>
 800cdb0:	2b10      	cmp	r3, #16
 800cdb2:	d003      	beq.n	800cdbc <RCC_GetSystemClockFreq+0x1c>
 800cdb4:	e007      	b.n	800cdc6 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800cdb6:	4b0e      	ldr	r3, [pc, #56]	; (800cdf0 <RCC_GetSystemClockFreq+0x50>)
 800cdb8:	607b      	str	r3, [r7, #4]
      break;
 800cdba:	e014      	b.n	800cde6 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800cdbc:	f000 f84c 	bl	800ce58 <RCC_PLL_GetFreqDomain_SYS>
 800cdc0:	0003      	movs	r3, r0
 800cdc2:	607b      	str	r3, [r7, #4]
      break;
 800cdc4:	e00f      	b.n	800cde6 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800cdc6:	4b0b      	ldr	r3, [pc, #44]	; (800cdf4 <RCC_GetSystemClockFreq+0x54>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	0adb      	lsrs	r3, r3, #11
 800cdcc:	2207      	movs	r2, #7
 800cdce:	4013      	ands	r3, r2
 800cdd0:	2201      	movs	r2, #1
 800cdd2:	409a      	lsls	r2, r3
 800cdd4:	0013      	movs	r3, r2
 800cdd6:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800cdd8:	6839      	ldr	r1, [r7, #0]
 800cdda:	4807      	ldr	r0, [pc, #28]	; (800cdf8 <RCC_GetSystemClockFreq+0x58>)
 800cddc:	f7f3 f992 	bl	8000104 <__udivsi3>
 800cde0:	0003      	movs	r3, r0
 800cde2:	607b      	str	r3, [r7, #4]
      break;
 800cde4:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800cde6:	687b      	ldr	r3, [r7, #4]
}
 800cde8:	0018      	movs	r0, r3
 800cdea:	46bd      	mov	sp, r7
 800cdec:	b002      	add	sp, #8
 800cdee:	bd80      	pop	{r7, pc}
 800cdf0:	007a1200 	.word	0x007a1200
 800cdf4:	40021000 	.word	0x40021000
 800cdf8:	00f42400 	.word	0x00f42400

0800cdfc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b082      	sub	sp, #8
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800ce04:	f7ff fec4 	bl	800cb90 <LL_RCC_GetAHBPrescaler>
 800ce08:	0003      	movs	r3, r0
 800ce0a:	0a1b      	lsrs	r3, r3, #8
 800ce0c:	220f      	movs	r2, #15
 800ce0e:	401a      	ands	r2, r3
 800ce10:	4b05      	ldr	r3, [pc, #20]	; (800ce28 <RCC_GetHCLKClockFreq+0x2c>)
 800ce12:	0092      	lsls	r2, r2, #2
 800ce14:	58d3      	ldr	r3, [r2, r3]
 800ce16:	221f      	movs	r2, #31
 800ce18:	4013      	ands	r3, r2
 800ce1a:	687a      	ldr	r2, [r7, #4]
 800ce1c:	40da      	lsrs	r2, r3
 800ce1e:	0013      	movs	r3, r2
}
 800ce20:	0018      	movs	r0, r3
 800ce22:	46bd      	mov	sp, r7
 800ce24:	b002      	add	sp, #8
 800ce26:	bd80      	pop	{r7, pc}
 800ce28:	0800e24c 	.word	0x0800e24c

0800ce2c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b082      	sub	sp, #8
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800ce34:	f7ff feb8 	bl	800cba8 <LL_RCC_GetAPB1Prescaler>
 800ce38:	0003      	movs	r3, r0
 800ce3a:	0b1a      	lsrs	r2, r3, #12
 800ce3c:	4b05      	ldr	r3, [pc, #20]	; (800ce54 <RCC_GetPCLK1ClockFreq+0x28>)
 800ce3e:	0092      	lsls	r2, r2, #2
 800ce40:	58d3      	ldr	r3, [r2, r3]
 800ce42:	221f      	movs	r2, #31
 800ce44:	4013      	ands	r3, r2
 800ce46:	687a      	ldr	r2, [r7, #4]
 800ce48:	40da      	lsrs	r2, r3
 800ce4a:	0013      	movs	r3, r2
}
 800ce4c:	0018      	movs	r0, r3
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	b002      	add	sp, #8
 800ce52:	bd80      	pop	{r7, pc}
 800ce54:	0800e28c 	.word	0x0800e28c

0800ce58 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800ce58:	b590      	push	{r4, r7, lr}
 800ce5a:	b083      	sub	sp, #12
 800ce5c:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800ce5e:	f7ff fed9 	bl	800cc14 <LL_RCC_PLL_GetMainSource>
 800ce62:	0003      	movs	r3, r0
 800ce64:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	2b02      	cmp	r3, #2
 800ce6a:	d003      	beq.n	800ce74 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	2b03      	cmp	r3, #3
 800ce70:	d003      	beq.n	800ce7a <RCC_PLL_GetFreqDomain_SYS+0x22>
 800ce72:	e005      	b.n	800ce80 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800ce74:	4b13      	ldr	r3, [pc, #76]	; (800cec4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800ce76:	607b      	str	r3, [r7, #4]
      break;
 800ce78:	e005      	b.n	800ce86 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800ce7a:	4b13      	ldr	r3, [pc, #76]	; (800cec8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800ce7c:	607b      	str	r3, [r7, #4]
      break;
 800ce7e:	e002      	b.n	800ce86 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800ce80:	4b10      	ldr	r3, [pc, #64]	; (800cec4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800ce82:	607b      	str	r3, [r7, #4]
      break;
 800ce84:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800ce86:	f7ff fead 	bl	800cbe4 <LL_RCC_PLL_GetN>
 800ce8a:	0002      	movs	r2, r0
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	4353      	muls	r3, r2
 800ce90:	001c      	movs	r4, r3
 800ce92:	f7ff fecb 	bl	800cc2c <LL_RCC_PLL_GetDivider>
 800ce96:	0003      	movs	r3, r0
 800ce98:	091b      	lsrs	r3, r3, #4
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	0019      	movs	r1, r3
 800ce9e:	0020      	movs	r0, r4
 800cea0:	f7f3 f930 	bl	8000104 <__udivsi3>
 800cea4:	0003      	movs	r3, r0
 800cea6:	001c      	movs	r4, r3
 800cea8:	f7ff fea8 	bl	800cbfc <LL_RCC_PLL_GetR>
 800ceac:	0003      	movs	r3, r0
 800ceae:	0f5b      	lsrs	r3, r3, #29
 800ceb0:	3301      	adds	r3, #1
 800ceb2:	0019      	movs	r1, r3
 800ceb4:	0020      	movs	r0, r4
 800ceb6:	f7f3 f925 	bl	8000104 <__udivsi3>
 800ceba:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800cebc:	0018      	movs	r0, r3
 800cebe:	46bd      	mov	sp, r7
 800cec0:	b003      	add	sp, #12
 800cec2:	bd90      	pop	{r4, r7, pc}
 800cec4:	00f42400 	.word	0x00f42400
 800cec8:	007a1200 	.word	0x007a1200

0800cecc <LL_USART_IsEnabled>:
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b082      	sub	sp, #8
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	2201      	movs	r2, #1
 800ceda:	4013      	ands	r3, r2
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d101      	bne.n	800cee4 <LL_USART_IsEnabled+0x18>
 800cee0:	2301      	movs	r3, #1
 800cee2:	e000      	b.n	800cee6 <LL_USART_IsEnabled+0x1a>
 800cee4:	2300      	movs	r3, #0
}
 800cee6:	0018      	movs	r0, r3
 800cee8:	46bd      	mov	sp, r7
 800ceea:	b002      	add	sp, #8
 800ceec:	bd80      	pop	{r7, pc}

0800ceee <LL_USART_SetPrescaler>:
{
 800ceee:	b580      	push	{r7, lr}
 800cef0:	b082      	sub	sp, #8
 800cef2:	af00      	add	r7, sp, #0
 800cef4:	6078      	str	r0, [r7, #4]
 800cef6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cefc:	220f      	movs	r2, #15
 800cefe:	4393      	bics	r3, r2
 800cf00:	683a      	ldr	r2, [r7, #0]
 800cf02:	b292      	uxth	r2, r2
 800cf04:	431a      	orrs	r2, r3
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800cf0a:	46c0      	nop			; (mov r8, r8)
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	b002      	add	sp, #8
 800cf10:	bd80      	pop	{r7, pc}
	...

0800cf14 <LL_USART_SetStopBitsLength>:
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b082      	sub	sp, #8
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	685b      	ldr	r3, [r3, #4]
 800cf22:	4a05      	ldr	r2, [pc, #20]	; (800cf38 <LL_USART_SetStopBitsLength+0x24>)
 800cf24:	401a      	ands	r2, r3
 800cf26:	683b      	ldr	r3, [r7, #0]
 800cf28:	431a      	orrs	r2, r3
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	605a      	str	r2, [r3, #4]
}
 800cf2e:	46c0      	nop			; (mov r8, r8)
 800cf30:	46bd      	mov	sp, r7
 800cf32:	b002      	add	sp, #8
 800cf34:	bd80      	pop	{r7, pc}
 800cf36:	46c0      	nop			; (mov r8, r8)
 800cf38:	ffffcfff 	.word	0xffffcfff

0800cf3c <LL_USART_SetHWFlowCtrl>:
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b082      	sub	sp, #8
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	689b      	ldr	r3, [r3, #8]
 800cf4a:	4a05      	ldr	r2, [pc, #20]	; (800cf60 <LL_USART_SetHWFlowCtrl+0x24>)
 800cf4c:	401a      	ands	r2, r3
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	431a      	orrs	r2, r3
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	609a      	str	r2, [r3, #8]
}
 800cf56:	46c0      	nop			; (mov r8, r8)
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	b002      	add	sp, #8
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	46c0      	nop			; (mov r8, r8)
 800cf60:	fffffcff 	.word	0xfffffcff

0800cf64 <LL_USART_SetBaudRate>:
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b086      	sub	sp, #24
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	60b9      	str	r1, [r7, #8]
 800cf6e:	607a      	str	r2, [r7, #4]
 800cf70:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	2b0b      	cmp	r3, #11
 800cf76:	d843      	bhi.n	800d000 <LL_USART_SetBaudRate+0x9c>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800cf78:	683a      	ldr	r2, [r7, #0]
 800cf7a:	2380      	movs	r3, #128	; 0x80
 800cf7c:	021b      	lsls	r3, r3, #8
 800cf7e:	429a      	cmp	r2, r3
 800cf80:	d126      	bne.n	800cfd0 <LL_USART_SetBaudRate+0x6c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	b2db      	uxtb	r3, r3
 800cf86:	001a      	movs	r2, r3
 800cf88:	4b1f      	ldr	r3, [pc, #124]	; (800d008 <LL_USART_SetBaudRate+0xa4>)
 800cf8a:	0092      	lsls	r2, r2, #2
 800cf8c:	58d3      	ldr	r3, [r2, r3]
 800cf8e:	0019      	movs	r1, r3
 800cf90:	68b8      	ldr	r0, [r7, #8]
 800cf92:	f7f3 f8b7 	bl	8000104 <__udivsi3>
 800cf96:	0003      	movs	r3, r0
 800cf98:	005a      	lsls	r2, r3, #1
 800cf9a:	6a3b      	ldr	r3, [r7, #32]
 800cf9c:	085b      	lsrs	r3, r3, #1
 800cf9e:	18d3      	adds	r3, r2, r3
 800cfa0:	6a39      	ldr	r1, [r7, #32]
 800cfa2:	0018      	movs	r0, r3
 800cfa4:	f7f3 f8ae 	bl	8000104 <__udivsi3>
 800cfa8:	0003      	movs	r3, r0
 800cfaa:	b29b      	uxth	r3, r3
 800cfac:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	4a16      	ldr	r2, [pc, #88]	; (800d00c <LL_USART_SetBaudRate+0xa8>)
 800cfb2:	4013      	ands	r3, r2
 800cfb4:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	085b      	lsrs	r3, r3, #1
 800cfba:	b29b      	uxth	r3, r3
 800cfbc:	001a      	movs	r2, r3
 800cfbe:	2307      	movs	r3, #7
 800cfc0:	4013      	ands	r3, r2
 800cfc2:	693a      	ldr	r2, [r7, #16]
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	693a      	ldr	r2, [r7, #16]
 800cfcc:	60da      	str	r2, [r3, #12]
}
 800cfce:	e017      	b.n	800d000 <LL_USART_SetBaudRate+0x9c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	b2db      	uxtb	r3, r3
 800cfd4:	001a      	movs	r2, r3
 800cfd6:	4b0c      	ldr	r3, [pc, #48]	; (800d008 <LL_USART_SetBaudRate+0xa4>)
 800cfd8:	0092      	lsls	r2, r2, #2
 800cfda:	58d3      	ldr	r3, [r2, r3]
 800cfdc:	0019      	movs	r1, r3
 800cfde:	68b8      	ldr	r0, [r7, #8]
 800cfe0:	f7f3 f890 	bl	8000104 <__udivsi3>
 800cfe4:	0003      	movs	r3, r0
 800cfe6:	001a      	movs	r2, r3
 800cfe8:	6a3b      	ldr	r3, [r7, #32]
 800cfea:	085b      	lsrs	r3, r3, #1
 800cfec:	18d3      	adds	r3, r2, r3
 800cfee:	6a39      	ldr	r1, [r7, #32]
 800cff0:	0018      	movs	r0, r3
 800cff2:	f7f3 f887 	bl	8000104 <__udivsi3>
 800cff6:	0003      	movs	r3, r0
 800cff8:	b29b      	uxth	r3, r3
 800cffa:	001a      	movs	r2, r3
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	60da      	str	r2, [r3, #12]
}
 800d000:	46c0      	nop			; (mov r8, r8)
 800d002:	46bd      	mov	sp, r7
 800d004:	b006      	add	sp, #24
 800d006:	bd80      	pop	{r7, pc}
 800d008:	0800e300 	.word	0x0800e300
 800d00c:	0000fff0 	.word	0x0000fff0

0800d010 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800d010:	b590      	push	{r4, r7, lr}
 800d012:	b08b      	sub	sp, #44	; 0x2c
 800d014:	af02      	add	r7, sp, #8
 800d016:	6078      	str	r0, [r7, #4]
 800d018:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800d01a:	231f      	movs	r3, #31
 800d01c:	18fb      	adds	r3, r7, r3
 800d01e:	2201      	movs	r2, #1
 800d020:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800d022:	2300      	movs	r3, #0
 800d024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	0018      	movs	r0, r3
 800d02a:	f7ff ff4f 	bl	800cecc <LL_USART_IsEnabled>
 800d02e:	1e03      	subs	r3, r0, #0
 800d030:	d16a      	bne.n	800d108 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	4a38      	ldr	r2, [pc, #224]	; (800d118 <LL_USART_Init+0x108>)
 800d038:	401a      	ands	r2, r3
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	6899      	ldr	r1, [r3, #8]
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	691b      	ldr	r3, [r3, #16]
 800d042:	4319      	orrs	r1, r3
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	695b      	ldr	r3, [r3, #20]
 800d048:	4319      	orrs	r1, r3
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	69db      	ldr	r3, [r3, #28]
 800d04e:	430b      	orrs	r3, r1
 800d050:	431a      	orrs	r2, r3
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	68da      	ldr	r2, [r3, #12]
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	0011      	movs	r1, r2
 800d05e:	0018      	movs	r0, r3
 800d060:	f7ff ff58 	bl	800cf14 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	699a      	ldr	r2, [r3, #24]
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	0011      	movs	r1, r2
 800d06c:	0018      	movs	r0, r3
 800d06e:	f7ff ff65 	bl	800cf3c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	4a29      	ldr	r2, [pc, #164]	; (800d11c <LL_USART_Init+0x10c>)
 800d076:	4293      	cmp	r3, r2
 800d078:	d105      	bne.n	800d086 <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800d07a:	2003      	movs	r0, #3
 800d07c:	f7ff fe00 	bl	800cc80 <LL_RCC_GetUSARTClockFreq>
 800d080:	0003      	movs	r3, r0
 800d082:	61bb      	str	r3, [r7, #24]
 800d084:	e022      	b.n	800d0cc <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a25      	ldr	r2, [pc, #148]	; (800d120 <LL_USART_Init+0x110>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d105      	bne.n	800d09a <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800d08e:	200c      	movs	r0, #12
 800d090:	f7ff fdf6 	bl	800cc80 <LL_RCC_GetUSARTClockFreq>
 800d094:	0003      	movs	r3, r0
 800d096:	61bb      	str	r3, [r7, #24]
 800d098:	e018      	b.n	800d0cc <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* RCC_CCIPR_USART2SEL */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	4a21      	ldr	r2, [pc, #132]	; (800d124 <LL_USART_Init+0x114>)
 800d09e:	4293      	cmp	r3, r2
 800d0a0:	d108      	bne.n	800d0b4 <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800d0a2:	240c      	movs	r4, #12
 800d0a4:	193b      	adds	r3, r7, r4
 800d0a6:	0018      	movs	r0, r3
 800d0a8:	f7ff fdcc 	bl	800cc44 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800d0ac:	193b      	adds	r3, r7, r4
 800d0ae:	689b      	ldr	r3, [r3, #8]
 800d0b0:	61bb      	str	r3, [r7, #24]
 800d0b2:	e00b      	b.n	800d0cc <LL_USART_Init+0xbc>
#endif /* RCC_CCIPR_USART3SEL */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	4a1c      	ldr	r2, [pc, #112]	; (800d128 <LL_USART_Init+0x118>)
 800d0b8:	4293      	cmp	r3, r2
 800d0ba:	d107      	bne.n	800d0cc <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800d0bc:	240c      	movs	r4, #12
 800d0be:	193b      	adds	r3, r7, r4
 800d0c0:	0018      	movs	r0, r3
 800d0c2:	f7ff fdbf 	bl	800cc44 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800d0c6:	193b      	adds	r3, r7, r4
 800d0c8:	689b      	ldr	r3, [r3, #8]
 800d0ca:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800d0cc:	69bb      	ldr	r3, [r7, #24]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d013      	beq.n	800d0fa <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 800d0d2:	683b      	ldr	r3, [r7, #0]
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d00f      	beq.n	800d0fa <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 800d0da:	231f      	movs	r3, #31
 800d0dc:	18fb      	adds	r3, r7, r3
 800d0de:	2200      	movs	r2, #0
 800d0e0:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	681a      	ldr	r2, [r3, #0]
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	69dc      	ldr	r4, [r3, #28]
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	685b      	ldr	r3, [r3, #4]
 800d0ee:	69b9      	ldr	r1, [r7, #24]
 800d0f0:	6878      	ldr	r0, [r7, #4]
 800d0f2:	9300      	str	r3, [sp, #0]
 800d0f4:	0023      	movs	r3, r4
 800d0f6:	f7ff ff35 	bl	800cf64 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	681a      	ldr	r2, [r3, #0]
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	0011      	movs	r1, r2
 800d102:	0018      	movs	r0, r3
 800d104:	f7ff fef3 	bl	800ceee <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800d108:	231f      	movs	r3, #31
 800d10a:	18fb      	adds	r3, r7, r3
 800d10c:	781b      	ldrb	r3, [r3, #0]
}
 800d10e:	0018      	movs	r0, r3
 800d110:	46bd      	mov	sp, r7
 800d112:	b009      	add	sp, #36	; 0x24
 800d114:	bd90      	pop	{r4, r7, pc}
 800d116:	46c0      	nop			; (mov r8, r8)
 800d118:	efff69f3 	.word	0xefff69f3
 800d11c:	40013800 	.word	0x40013800
 800d120:	40004400 	.word	0x40004400
 800d124:	40004800 	.word	0x40004800
 800d128:	40004c00 	.word	0x40004c00

0800d12c <__libc_init_array>:
 800d12c:	b570      	push	{r4, r5, r6, lr}
 800d12e:	2600      	movs	r6, #0
 800d130:	4d0c      	ldr	r5, [pc, #48]	; (800d164 <__libc_init_array+0x38>)
 800d132:	4c0d      	ldr	r4, [pc, #52]	; (800d168 <__libc_init_array+0x3c>)
 800d134:	1b64      	subs	r4, r4, r5
 800d136:	10a4      	asrs	r4, r4, #2
 800d138:	42a6      	cmp	r6, r4
 800d13a:	d109      	bne.n	800d150 <__libc_init_array+0x24>
 800d13c:	2600      	movs	r6, #0
 800d13e:	f001 f837 	bl	800e1b0 <_init>
 800d142:	4d0a      	ldr	r5, [pc, #40]	; (800d16c <__libc_init_array+0x40>)
 800d144:	4c0a      	ldr	r4, [pc, #40]	; (800d170 <__libc_init_array+0x44>)
 800d146:	1b64      	subs	r4, r4, r5
 800d148:	10a4      	asrs	r4, r4, #2
 800d14a:	42a6      	cmp	r6, r4
 800d14c:	d105      	bne.n	800d15a <__libc_init_array+0x2e>
 800d14e:	bd70      	pop	{r4, r5, r6, pc}
 800d150:	00b3      	lsls	r3, r6, #2
 800d152:	58eb      	ldr	r3, [r5, r3]
 800d154:	4798      	blx	r3
 800d156:	3601      	adds	r6, #1
 800d158:	e7ee      	b.n	800d138 <__libc_init_array+0xc>
 800d15a:	00b3      	lsls	r3, r6, #2
 800d15c:	58eb      	ldr	r3, [r5, r3]
 800d15e:	4798      	blx	r3
 800d160:	3601      	adds	r6, #1
 800d162:	e7f2      	b.n	800d14a <__libc_init_array+0x1e>
 800d164:	0800e508 	.word	0x0800e508
 800d168:	0800e508 	.word	0x0800e508
 800d16c:	0800e508 	.word	0x0800e508
 800d170:	0800e50c 	.word	0x0800e50c

0800d174 <memset>:
 800d174:	0003      	movs	r3, r0
 800d176:	1882      	adds	r2, r0, r2
 800d178:	4293      	cmp	r3, r2
 800d17a:	d100      	bne.n	800d17e <memset+0xa>
 800d17c:	4770      	bx	lr
 800d17e:	7019      	strb	r1, [r3, #0]
 800d180:	3301      	adds	r3, #1
 800d182:	e7f9      	b.n	800d178 <memset+0x4>

0800d184 <sin>:
 800d184:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d186:	4a20      	ldr	r2, [pc, #128]	; (800d208 <sin+0x84>)
 800d188:	004b      	lsls	r3, r1, #1
 800d18a:	b087      	sub	sp, #28
 800d18c:	085b      	lsrs	r3, r3, #1
 800d18e:	4293      	cmp	r3, r2
 800d190:	dc06      	bgt.n	800d1a0 <sin+0x1c>
 800d192:	2300      	movs	r3, #0
 800d194:	2200      	movs	r2, #0
 800d196:	9300      	str	r3, [sp, #0]
 800d198:	2300      	movs	r3, #0
 800d19a:	f000 fe5b 	bl	800de54 <__kernel_sin>
 800d19e:	e006      	b.n	800d1ae <sin+0x2a>
 800d1a0:	4a1a      	ldr	r2, [pc, #104]	; (800d20c <sin+0x88>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	dd05      	ble.n	800d1b2 <sin+0x2e>
 800d1a6:	0002      	movs	r2, r0
 800d1a8:	000b      	movs	r3, r1
 800d1aa:	f7f4 fb3b 	bl	8001824 <__aeabi_dsub>
 800d1ae:	b007      	add	sp, #28
 800d1b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1b2:	aa02      	add	r2, sp, #8
 800d1b4:	f000 f82c 	bl	800d210 <__ieee754_rem_pio2>
 800d1b8:	9c04      	ldr	r4, [sp, #16]
 800d1ba:	9d05      	ldr	r5, [sp, #20]
 800d1bc:	2303      	movs	r3, #3
 800d1be:	4003      	ands	r3, r0
 800d1c0:	2b01      	cmp	r3, #1
 800d1c2:	d00a      	beq.n	800d1da <sin+0x56>
 800d1c4:	9802      	ldr	r0, [sp, #8]
 800d1c6:	9903      	ldr	r1, [sp, #12]
 800d1c8:	2b02      	cmp	r3, #2
 800d1ca:	d00d      	beq.n	800d1e8 <sin+0x64>
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d115      	bne.n	800d1fc <sin+0x78>
 800d1d0:	3301      	adds	r3, #1
 800d1d2:	9300      	str	r3, [sp, #0]
 800d1d4:	0022      	movs	r2, r4
 800d1d6:	002b      	movs	r3, r5
 800d1d8:	e7df      	b.n	800d19a <sin+0x16>
 800d1da:	0022      	movs	r2, r4
 800d1dc:	9802      	ldr	r0, [sp, #8]
 800d1de:	9903      	ldr	r1, [sp, #12]
 800d1e0:	002b      	movs	r3, r5
 800d1e2:	f000 fa01 	bl	800d5e8 <__kernel_cos>
 800d1e6:	e7e2      	b.n	800d1ae <sin+0x2a>
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	0022      	movs	r2, r4
 800d1ec:	9300      	str	r3, [sp, #0]
 800d1ee:	002b      	movs	r3, r5
 800d1f0:	f000 fe30 	bl	800de54 <__kernel_sin>
 800d1f4:	2380      	movs	r3, #128	; 0x80
 800d1f6:	061b      	lsls	r3, r3, #24
 800d1f8:	18c9      	adds	r1, r1, r3
 800d1fa:	e7d8      	b.n	800d1ae <sin+0x2a>
 800d1fc:	0022      	movs	r2, r4
 800d1fe:	002b      	movs	r3, r5
 800d200:	f000 f9f2 	bl	800d5e8 <__kernel_cos>
 800d204:	e7f6      	b.n	800d1f4 <sin+0x70>
 800d206:	46c0      	nop			; (mov r8, r8)
 800d208:	3fe921fb 	.word	0x3fe921fb
 800d20c:	7fefffff 	.word	0x7fefffff

0800d210 <__ieee754_rem_pio2>:
 800d210:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d212:	004b      	lsls	r3, r1, #1
 800d214:	b091      	sub	sp, #68	; 0x44
 800d216:	085b      	lsrs	r3, r3, #1
 800d218:	9302      	str	r3, [sp, #8]
 800d21a:	0017      	movs	r7, r2
 800d21c:	4bb6      	ldr	r3, [pc, #728]	; (800d4f8 <__ieee754_rem_pio2+0x2e8>)
 800d21e:	9a02      	ldr	r2, [sp, #8]
 800d220:	0004      	movs	r4, r0
 800d222:	000d      	movs	r5, r1
 800d224:	9109      	str	r1, [sp, #36]	; 0x24
 800d226:	429a      	cmp	r2, r3
 800d228:	dc09      	bgt.n	800d23e <__ieee754_rem_pio2+0x2e>
 800d22a:	0002      	movs	r2, r0
 800d22c:	000b      	movs	r3, r1
 800d22e:	603a      	str	r2, [r7, #0]
 800d230:	607b      	str	r3, [r7, #4]
 800d232:	2200      	movs	r2, #0
 800d234:	2300      	movs	r3, #0
 800d236:	60ba      	str	r2, [r7, #8]
 800d238:	60fb      	str	r3, [r7, #12]
 800d23a:	2600      	movs	r6, #0
 800d23c:	e025      	b.n	800d28a <__ieee754_rem_pio2+0x7a>
 800d23e:	4baf      	ldr	r3, [pc, #700]	; (800d4fc <__ieee754_rem_pio2+0x2ec>)
 800d240:	9a02      	ldr	r2, [sp, #8]
 800d242:	429a      	cmp	r2, r3
 800d244:	dd00      	ble.n	800d248 <__ieee754_rem_pio2+0x38>
 800d246:	e06e      	b.n	800d326 <__ieee754_rem_pio2+0x116>
 800d248:	4ead      	ldr	r6, [pc, #692]	; (800d500 <__ieee754_rem_pio2+0x2f0>)
 800d24a:	4aae      	ldr	r2, [pc, #696]	; (800d504 <__ieee754_rem_pio2+0x2f4>)
 800d24c:	2d00      	cmp	r5, #0
 800d24e:	dd35      	ble.n	800d2bc <__ieee754_rem_pio2+0xac>
 800d250:	0020      	movs	r0, r4
 800d252:	0029      	movs	r1, r5
 800d254:	4baa      	ldr	r3, [pc, #680]	; (800d500 <__ieee754_rem_pio2+0x2f0>)
 800d256:	f7f4 fae5 	bl	8001824 <__aeabi_dsub>
 800d25a:	9b02      	ldr	r3, [sp, #8]
 800d25c:	0004      	movs	r4, r0
 800d25e:	000d      	movs	r5, r1
 800d260:	42b3      	cmp	r3, r6
 800d262:	d015      	beq.n	800d290 <__ieee754_rem_pio2+0x80>
 800d264:	4aa8      	ldr	r2, [pc, #672]	; (800d508 <__ieee754_rem_pio2+0x2f8>)
 800d266:	4ba9      	ldr	r3, [pc, #676]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d268:	f7f4 fadc 	bl	8001824 <__aeabi_dsub>
 800d26c:	0002      	movs	r2, r0
 800d26e:	000b      	movs	r3, r1
 800d270:	0020      	movs	r0, r4
 800d272:	603a      	str	r2, [r7, #0]
 800d274:	607b      	str	r3, [r7, #4]
 800d276:	0029      	movs	r1, r5
 800d278:	f7f4 fad4 	bl	8001824 <__aeabi_dsub>
 800d27c:	4aa2      	ldr	r2, [pc, #648]	; (800d508 <__ieee754_rem_pio2+0x2f8>)
 800d27e:	4ba3      	ldr	r3, [pc, #652]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d280:	f7f4 fad0 	bl	8001824 <__aeabi_dsub>
 800d284:	2601      	movs	r6, #1
 800d286:	60b8      	str	r0, [r7, #8]
 800d288:	60f9      	str	r1, [r7, #12]
 800d28a:	0030      	movs	r0, r6
 800d28c:	b011      	add	sp, #68	; 0x44
 800d28e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d290:	22d3      	movs	r2, #211	; 0xd3
 800d292:	4b9e      	ldr	r3, [pc, #632]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d294:	0552      	lsls	r2, r2, #21
 800d296:	f7f4 fac5 	bl	8001824 <__aeabi_dsub>
 800d29a:	4a9d      	ldr	r2, [pc, #628]	; (800d510 <__ieee754_rem_pio2+0x300>)
 800d29c:	4b9d      	ldr	r3, [pc, #628]	; (800d514 <__ieee754_rem_pio2+0x304>)
 800d29e:	0004      	movs	r4, r0
 800d2a0:	000d      	movs	r5, r1
 800d2a2:	f7f4 fabf 	bl	8001824 <__aeabi_dsub>
 800d2a6:	0002      	movs	r2, r0
 800d2a8:	000b      	movs	r3, r1
 800d2aa:	0020      	movs	r0, r4
 800d2ac:	603a      	str	r2, [r7, #0]
 800d2ae:	607b      	str	r3, [r7, #4]
 800d2b0:	0029      	movs	r1, r5
 800d2b2:	f7f4 fab7 	bl	8001824 <__aeabi_dsub>
 800d2b6:	4a96      	ldr	r2, [pc, #600]	; (800d510 <__ieee754_rem_pio2+0x300>)
 800d2b8:	4b96      	ldr	r3, [pc, #600]	; (800d514 <__ieee754_rem_pio2+0x304>)
 800d2ba:	e7e1      	b.n	800d280 <__ieee754_rem_pio2+0x70>
 800d2bc:	0020      	movs	r0, r4
 800d2be:	0029      	movs	r1, r5
 800d2c0:	4b8f      	ldr	r3, [pc, #572]	; (800d500 <__ieee754_rem_pio2+0x2f0>)
 800d2c2:	f7f3 f8d3 	bl	800046c <__aeabi_dadd>
 800d2c6:	9b02      	ldr	r3, [sp, #8]
 800d2c8:	0004      	movs	r4, r0
 800d2ca:	000d      	movs	r5, r1
 800d2cc:	42b3      	cmp	r3, r6
 800d2ce:	d014      	beq.n	800d2fa <__ieee754_rem_pio2+0xea>
 800d2d0:	4a8d      	ldr	r2, [pc, #564]	; (800d508 <__ieee754_rem_pio2+0x2f8>)
 800d2d2:	4b8e      	ldr	r3, [pc, #568]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d2d4:	f7f3 f8ca 	bl	800046c <__aeabi_dadd>
 800d2d8:	0002      	movs	r2, r0
 800d2da:	000b      	movs	r3, r1
 800d2dc:	0020      	movs	r0, r4
 800d2de:	603a      	str	r2, [r7, #0]
 800d2e0:	607b      	str	r3, [r7, #4]
 800d2e2:	0029      	movs	r1, r5
 800d2e4:	f7f4 fa9e 	bl	8001824 <__aeabi_dsub>
 800d2e8:	4a87      	ldr	r2, [pc, #540]	; (800d508 <__ieee754_rem_pio2+0x2f8>)
 800d2ea:	4b88      	ldr	r3, [pc, #544]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d2ec:	f7f3 f8be 	bl	800046c <__aeabi_dadd>
 800d2f0:	2601      	movs	r6, #1
 800d2f2:	60b8      	str	r0, [r7, #8]
 800d2f4:	60f9      	str	r1, [r7, #12]
 800d2f6:	4276      	negs	r6, r6
 800d2f8:	e7c7      	b.n	800d28a <__ieee754_rem_pio2+0x7a>
 800d2fa:	22d3      	movs	r2, #211	; 0xd3
 800d2fc:	4b83      	ldr	r3, [pc, #524]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d2fe:	0552      	lsls	r2, r2, #21
 800d300:	f7f3 f8b4 	bl	800046c <__aeabi_dadd>
 800d304:	4a82      	ldr	r2, [pc, #520]	; (800d510 <__ieee754_rem_pio2+0x300>)
 800d306:	4b83      	ldr	r3, [pc, #524]	; (800d514 <__ieee754_rem_pio2+0x304>)
 800d308:	0004      	movs	r4, r0
 800d30a:	000d      	movs	r5, r1
 800d30c:	f7f3 f8ae 	bl	800046c <__aeabi_dadd>
 800d310:	0002      	movs	r2, r0
 800d312:	000b      	movs	r3, r1
 800d314:	0020      	movs	r0, r4
 800d316:	603a      	str	r2, [r7, #0]
 800d318:	607b      	str	r3, [r7, #4]
 800d31a:	0029      	movs	r1, r5
 800d31c:	f7f4 fa82 	bl	8001824 <__aeabi_dsub>
 800d320:	4a7b      	ldr	r2, [pc, #492]	; (800d510 <__ieee754_rem_pio2+0x300>)
 800d322:	4b7c      	ldr	r3, [pc, #496]	; (800d514 <__ieee754_rem_pio2+0x304>)
 800d324:	e7e2      	b.n	800d2ec <__ieee754_rem_pio2+0xdc>
 800d326:	4b7c      	ldr	r3, [pc, #496]	; (800d518 <__ieee754_rem_pio2+0x308>)
 800d328:	9a02      	ldr	r2, [sp, #8]
 800d32a:	429a      	cmp	r2, r3
 800d32c:	dd00      	ble.n	800d330 <__ieee754_rem_pio2+0x120>
 800d32e:	e0d3      	b.n	800d4d8 <__ieee754_rem_pio2+0x2c8>
 800d330:	0020      	movs	r0, r4
 800d332:	0029      	movs	r1, r5
 800d334:	f000 fe3a 	bl	800dfac <fabs>
 800d338:	4a78      	ldr	r2, [pc, #480]	; (800d51c <__ieee754_rem_pio2+0x30c>)
 800d33a:	4b79      	ldr	r3, [pc, #484]	; (800d520 <__ieee754_rem_pio2+0x310>)
 800d33c:	0004      	movs	r4, r0
 800d33e:	000d      	movs	r5, r1
 800d340:	f7f4 f804 	bl	800134c <__aeabi_dmul>
 800d344:	2200      	movs	r2, #0
 800d346:	4b77      	ldr	r3, [pc, #476]	; (800d524 <__ieee754_rem_pio2+0x314>)
 800d348:	f7f3 f890 	bl	800046c <__aeabi_dadd>
 800d34c:	f7f4 fdfc 	bl	8001f48 <__aeabi_d2iz>
 800d350:	0006      	movs	r6, r0
 800d352:	f7f4 fe2f 	bl	8001fb4 <__aeabi_i2d>
 800d356:	4a6b      	ldr	r2, [pc, #428]	; (800d504 <__ieee754_rem_pio2+0x2f4>)
 800d358:	4b69      	ldr	r3, [pc, #420]	; (800d500 <__ieee754_rem_pio2+0x2f0>)
 800d35a:	9006      	str	r0, [sp, #24]
 800d35c:	9107      	str	r1, [sp, #28]
 800d35e:	f7f3 fff5 	bl	800134c <__aeabi_dmul>
 800d362:	0002      	movs	r2, r0
 800d364:	000b      	movs	r3, r1
 800d366:	0020      	movs	r0, r4
 800d368:	0029      	movs	r1, r5
 800d36a:	f7f4 fa5b 	bl	8001824 <__aeabi_dsub>
 800d36e:	4a66      	ldr	r2, [pc, #408]	; (800d508 <__ieee754_rem_pio2+0x2f8>)
 800d370:	9004      	str	r0, [sp, #16]
 800d372:	9105      	str	r1, [sp, #20]
 800d374:	9806      	ldr	r0, [sp, #24]
 800d376:	9907      	ldr	r1, [sp, #28]
 800d378:	4b64      	ldr	r3, [pc, #400]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d37a:	f7f3 ffe7 	bl	800134c <__aeabi_dmul>
 800d37e:	0004      	movs	r4, r0
 800d380:	000d      	movs	r5, r1
 800d382:	2e1f      	cmp	r6, #31
 800d384:	dc0f      	bgt.n	800d3a6 <__ieee754_rem_pio2+0x196>
 800d386:	4a68      	ldr	r2, [pc, #416]	; (800d528 <__ieee754_rem_pio2+0x318>)
 800d388:	1e73      	subs	r3, r6, #1
 800d38a:	009b      	lsls	r3, r3, #2
 800d38c:	589b      	ldr	r3, [r3, r2]
 800d38e:	9a02      	ldr	r2, [sp, #8]
 800d390:	4293      	cmp	r3, r2
 800d392:	d008      	beq.n	800d3a6 <__ieee754_rem_pio2+0x196>
 800d394:	9804      	ldr	r0, [sp, #16]
 800d396:	9905      	ldr	r1, [sp, #20]
 800d398:	0022      	movs	r2, r4
 800d39a:	002b      	movs	r3, r5
 800d39c:	f7f4 fa42 	bl	8001824 <__aeabi_dsub>
 800d3a0:	6038      	str	r0, [r7, #0]
 800d3a2:	6079      	str	r1, [r7, #4]
 800d3a4:	e012      	b.n	800d3cc <__ieee754_rem_pio2+0x1bc>
 800d3a6:	0022      	movs	r2, r4
 800d3a8:	9804      	ldr	r0, [sp, #16]
 800d3aa:	9905      	ldr	r1, [sp, #20]
 800d3ac:	002b      	movs	r3, r5
 800d3ae:	f7f4 fa39 	bl	8001824 <__aeabi_dsub>
 800d3b2:	9b02      	ldr	r3, [sp, #8]
 800d3b4:	151b      	asrs	r3, r3, #20
 800d3b6:	9308      	str	r3, [sp, #32]
 800d3b8:	9a08      	ldr	r2, [sp, #32]
 800d3ba:	004b      	lsls	r3, r1, #1
 800d3bc:	0d5b      	lsrs	r3, r3, #21
 800d3be:	1ad3      	subs	r3, r2, r3
 800d3c0:	2b10      	cmp	r3, #16
 800d3c2:	dc21      	bgt.n	800d408 <__ieee754_rem_pio2+0x1f8>
 800d3c4:	0002      	movs	r2, r0
 800d3c6:	000b      	movs	r3, r1
 800d3c8:	603a      	str	r2, [r7, #0]
 800d3ca:	607b      	str	r3, [r7, #4]
 800d3cc:	9804      	ldr	r0, [sp, #16]
 800d3ce:	9905      	ldr	r1, [sp, #20]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	683a      	ldr	r2, [r7, #0]
 800d3d4:	9302      	str	r3, [sp, #8]
 800d3d6:	9b02      	ldr	r3, [sp, #8]
 800d3d8:	f7f4 fa24 	bl	8001824 <__aeabi_dsub>
 800d3dc:	0022      	movs	r2, r4
 800d3de:	002b      	movs	r3, r5
 800d3e0:	f7f4 fa20 	bl	8001824 <__aeabi_dsub>
 800d3e4:	000b      	movs	r3, r1
 800d3e6:	0002      	movs	r2, r0
 800d3e8:	60ba      	str	r2, [r7, #8]
 800d3ea:	60fb      	str	r3, [r7, #12]
 800d3ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	db00      	blt.n	800d3f4 <__ieee754_rem_pio2+0x1e4>
 800d3f2:	e74a      	b.n	800d28a <__ieee754_rem_pio2+0x7a>
 800d3f4:	2280      	movs	r2, #128	; 0x80
 800d3f6:	0612      	lsls	r2, r2, #24
 800d3f8:	4694      	mov	ip, r2
 800d3fa:	9b02      	ldr	r3, [sp, #8]
 800d3fc:	1889      	adds	r1, r1, r2
 800d3fe:	4463      	add	r3, ip
 800d400:	607b      	str	r3, [r7, #4]
 800d402:	60b8      	str	r0, [r7, #8]
 800d404:	60f9      	str	r1, [r7, #12]
 800d406:	e776      	b.n	800d2f6 <__ieee754_rem_pio2+0xe6>
 800d408:	22d3      	movs	r2, #211	; 0xd3
 800d40a:	9806      	ldr	r0, [sp, #24]
 800d40c:	9907      	ldr	r1, [sp, #28]
 800d40e:	4b3f      	ldr	r3, [pc, #252]	; (800d50c <__ieee754_rem_pio2+0x2fc>)
 800d410:	0552      	lsls	r2, r2, #21
 800d412:	f7f3 ff9b 	bl	800134c <__aeabi_dmul>
 800d416:	0004      	movs	r4, r0
 800d418:	000d      	movs	r5, r1
 800d41a:	0002      	movs	r2, r0
 800d41c:	000b      	movs	r3, r1
 800d41e:	9804      	ldr	r0, [sp, #16]
 800d420:	9905      	ldr	r1, [sp, #20]
 800d422:	f7f4 f9ff 	bl	8001824 <__aeabi_dsub>
 800d426:	0002      	movs	r2, r0
 800d428:	000b      	movs	r3, r1
 800d42a:	9002      	str	r0, [sp, #8]
 800d42c:	9103      	str	r1, [sp, #12]
 800d42e:	9804      	ldr	r0, [sp, #16]
 800d430:	9905      	ldr	r1, [sp, #20]
 800d432:	f7f4 f9f7 	bl	8001824 <__aeabi_dsub>
 800d436:	0022      	movs	r2, r4
 800d438:	002b      	movs	r3, r5
 800d43a:	f7f4 f9f3 	bl	8001824 <__aeabi_dsub>
 800d43e:	0004      	movs	r4, r0
 800d440:	000d      	movs	r5, r1
 800d442:	9806      	ldr	r0, [sp, #24]
 800d444:	9907      	ldr	r1, [sp, #28]
 800d446:	4a32      	ldr	r2, [pc, #200]	; (800d510 <__ieee754_rem_pio2+0x300>)
 800d448:	4b32      	ldr	r3, [pc, #200]	; (800d514 <__ieee754_rem_pio2+0x304>)
 800d44a:	f7f3 ff7f 	bl	800134c <__aeabi_dmul>
 800d44e:	0022      	movs	r2, r4
 800d450:	002b      	movs	r3, r5
 800d452:	f7f4 f9e7 	bl	8001824 <__aeabi_dsub>
 800d456:	0002      	movs	r2, r0
 800d458:	000b      	movs	r3, r1
 800d45a:	0004      	movs	r4, r0
 800d45c:	000d      	movs	r5, r1
 800d45e:	9802      	ldr	r0, [sp, #8]
 800d460:	9903      	ldr	r1, [sp, #12]
 800d462:	f7f4 f9df 	bl	8001824 <__aeabi_dsub>
 800d466:	9a08      	ldr	r2, [sp, #32]
 800d468:	004b      	lsls	r3, r1, #1
 800d46a:	0d5b      	lsrs	r3, r3, #21
 800d46c:	1ad3      	subs	r3, r2, r3
 800d46e:	2b31      	cmp	r3, #49	; 0x31
 800d470:	dc08      	bgt.n	800d484 <__ieee754_rem_pio2+0x274>
 800d472:	0002      	movs	r2, r0
 800d474:	000b      	movs	r3, r1
 800d476:	603a      	str	r2, [r7, #0]
 800d478:	607b      	str	r3, [r7, #4]
 800d47a:	9a02      	ldr	r2, [sp, #8]
 800d47c:	9b03      	ldr	r3, [sp, #12]
 800d47e:	9204      	str	r2, [sp, #16]
 800d480:	9305      	str	r3, [sp, #20]
 800d482:	e7a3      	b.n	800d3cc <__ieee754_rem_pio2+0x1bc>
 800d484:	22b8      	movs	r2, #184	; 0xb8
 800d486:	9806      	ldr	r0, [sp, #24]
 800d488:	9907      	ldr	r1, [sp, #28]
 800d48a:	4b22      	ldr	r3, [pc, #136]	; (800d514 <__ieee754_rem_pio2+0x304>)
 800d48c:	0592      	lsls	r2, r2, #22
 800d48e:	f7f3 ff5d 	bl	800134c <__aeabi_dmul>
 800d492:	0004      	movs	r4, r0
 800d494:	000d      	movs	r5, r1
 800d496:	0002      	movs	r2, r0
 800d498:	000b      	movs	r3, r1
 800d49a:	9802      	ldr	r0, [sp, #8]
 800d49c:	9903      	ldr	r1, [sp, #12]
 800d49e:	f7f4 f9c1 	bl	8001824 <__aeabi_dsub>
 800d4a2:	0002      	movs	r2, r0
 800d4a4:	000b      	movs	r3, r1
 800d4a6:	9004      	str	r0, [sp, #16]
 800d4a8:	9105      	str	r1, [sp, #20]
 800d4aa:	9802      	ldr	r0, [sp, #8]
 800d4ac:	9903      	ldr	r1, [sp, #12]
 800d4ae:	f7f4 f9b9 	bl	8001824 <__aeabi_dsub>
 800d4b2:	0022      	movs	r2, r4
 800d4b4:	002b      	movs	r3, r5
 800d4b6:	f7f4 f9b5 	bl	8001824 <__aeabi_dsub>
 800d4ba:	0004      	movs	r4, r0
 800d4bc:	000d      	movs	r5, r1
 800d4be:	9806      	ldr	r0, [sp, #24]
 800d4c0:	9907      	ldr	r1, [sp, #28]
 800d4c2:	4a1a      	ldr	r2, [pc, #104]	; (800d52c <__ieee754_rem_pio2+0x31c>)
 800d4c4:	4b1a      	ldr	r3, [pc, #104]	; (800d530 <__ieee754_rem_pio2+0x320>)
 800d4c6:	f7f3 ff41 	bl	800134c <__aeabi_dmul>
 800d4ca:	0022      	movs	r2, r4
 800d4cc:	002b      	movs	r3, r5
 800d4ce:	f7f4 f9a9 	bl	8001824 <__aeabi_dsub>
 800d4d2:	0004      	movs	r4, r0
 800d4d4:	000d      	movs	r5, r1
 800d4d6:	e75d      	b.n	800d394 <__ieee754_rem_pio2+0x184>
 800d4d8:	4b16      	ldr	r3, [pc, #88]	; (800d534 <__ieee754_rem_pio2+0x324>)
 800d4da:	9a02      	ldr	r2, [sp, #8]
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	dd2b      	ble.n	800d538 <__ieee754_rem_pio2+0x328>
 800d4e0:	0022      	movs	r2, r4
 800d4e2:	002b      	movs	r3, r5
 800d4e4:	0020      	movs	r0, r4
 800d4e6:	0029      	movs	r1, r5
 800d4e8:	f7f4 f99c 	bl	8001824 <__aeabi_dsub>
 800d4ec:	60b8      	str	r0, [r7, #8]
 800d4ee:	60f9      	str	r1, [r7, #12]
 800d4f0:	6038      	str	r0, [r7, #0]
 800d4f2:	6079      	str	r1, [r7, #4]
 800d4f4:	e6a1      	b.n	800d23a <__ieee754_rem_pio2+0x2a>
 800d4f6:	46c0      	nop			; (mov r8, r8)
 800d4f8:	3fe921fb 	.word	0x3fe921fb
 800d4fc:	4002d97b 	.word	0x4002d97b
 800d500:	3ff921fb 	.word	0x3ff921fb
 800d504:	54400000 	.word	0x54400000
 800d508:	1a626331 	.word	0x1a626331
 800d50c:	3dd0b461 	.word	0x3dd0b461
 800d510:	2e037073 	.word	0x2e037073
 800d514:	3ba3198a 	.word	0x3ba3198a
 800d518:	413921fb 	.word	0x413921fb
 800d51c:	6dc9c883 	.word	0x6dc9c883
 800d520:	3fe45f30 	.word	0x3fe45f30
 800d524:	3fe00000 	.word	0x3fe00000
 800d528:	0800e330 	.word	0x0800e330
 800d52c:	252049c1 	.word	0x252049c1
 800d530:	397b839a 	.word	0x397b839a
 800d534:	7fefffff 	.word	0x7fefffff
 800d538:	9a02      	ldr	r2, [sp, #8]
 800d53a:	0020      	movs	r0, r4
 800d53c:	1516      	asrs	r6, r2, #20
 800d53e:	4a27      	ldr	r2, [pc, #156]	; (800d5dc <__ieee754_rem_pio2+0x3cc>)
 800d540:	18b6      	adds	r6, r6, r2
 800d542:	9a02      	ldr	r2, [sp, #8]
 800d544:	0533      	lsls	r3, r6, #20
 800d546:	1ad5      	subs	r5, r2, r3
 800d548:	0029      	movs	r1, r5
 800d54a:	f7f4 fcfd 	bl	8001f48 <__aeabi_d2iz>
 800d54e:	f7f4 fd31 	bl	8001fb4 <__aeabi_i2d>
 800d552:	0002      	movs	r2, r0
 800d554:	000b      	movs	r3, r1
 800d556:	0020      	movs	r0, r4
 800d558:	0029      	movs	r1, r5
 800d55a:	920a      	str	r2, [sp, #40]	; 0x28
 800d55c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d55e:	f7f4 f961 	bl	8001824 <__aeabi_dsub>
 800d562:	2200      	movs	r2, #0
 800d564:	4b1e      	ldr	r3, [pc, #120]	; (800d5e0 <__ieee754_rem_pio2+0x3d0>)
 800d566:	f7f3 fef1 	bl	800134c <__aeabi_dmul>
 800d56a:	000d      	movs	r5, r1
 800d56c:	0004      	movs	r4, r0
 800d56e:	f7f4 fceb 	bl	8001f48 <__aeabi_d2iz>
 800d572:	f7f4 fd1f 	bl	8001fb4 <__aeabi_i2d>
 800d576:	0002      	movs	r2, r0
 800d578:	000b      	movs	r3, r1
 800d57a:	0020      	movs	r0, r4
 800d57c:	0029      	movs	r1, r5
 800d57e:	920c      	str	r2, [sp, #48]	; 0x30
 800d580:	930d      	str	r3, [sp, #52]	; 0x34
 800d582:	f7f4 f94f 	bl	8001824 <__aeabi_dsub>
 800d586:	2200      	movs	r2, #0
 800d588:	4b15      	ldr	r3, [pc, #84]	; (800d5e0 <__ieee754_rem_pio2+0x3d0>)
 800d58a:	f7f3 fedf 	bl	800134c <__aeabi_dmul>
 800d58e:	2503      	movs	r5, #3
 800d590:	900e      	str	r0, [sp, #56]	; 0x38
 800d592:	910f      	str	r1, [sp, #60]	; 0x3c
 800d594:	ac0a      	add	r4, sp, #40	; 0x28
 800d596:	2200      	movs	r2, #0
 800d598:	6920      	ldr	r0, [r4, #16]
 800d59a:	6961      	ldr	r1, [r4, #20]
 800d59c:	2300      	movs	r3, #0
 800d59e:	9502      	str	r5, [sp, #8]
 800d5a0:	3c08      	subs	r4, #8
 800d5a2:	3d01      	subs	r5, #1
 800d5a4:	f7f2 ff34 	bl	8000410 <__aeabi_dcmpeq>
 800d5a8:	2800      	cmp	r0, #0
 800d5aa:	d1f4      	bne.n	800d596 <__ieee754_rem_pio2+0x386>
 800d5ac:	4b0d      	ldr	r3, [pc, #52]	; (800d5e4 <__ieee754_rem_pio2+0x3d4>)
 800d5ae:	0032      	movs	r2, r6
 800d5b0:	9301      	str	r3, [sp, #4]
 800d5b2:	2302      	movs	r3, #2
 800d5b4:	0039      	movs	r1, r7
 800d5b6:	9300      	str	r3, [sp, #0]
 800d5b8:	a80a      	add	r0, sp, #40	; 0x28
 800d5ba:	9b02      	ldr	r3, [sp, #8]
 800d5bc:	f000 f8d4 	bl	800d768 <__kernel_rem_pio2>
 800d5c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5c2:	0006      	movs	r6, r0
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	db00      	blt.n	800d5ca <__ieee754_rem_pio2+0x3ba>
 800d5c8:	e65f      	b.n	800d28a <__ieee754_rem_pio2+0x7a>
 800d5ca:	2280      	movs	r2, #128	; 0x80
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	0612      	lsls	r2, r2, #24
 800d5d0:	189b      	adds	r3, r3, r2
 800d5d2:	607b      	str	r3, [r7, #4]
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	189b      	adds	r3, r3, r2
 800d5d8:	60fb      	str	r3, [r7, #12]
 800d5da:	e68c      	b.n	800d2f6 <__ieee754_rem_pio2+0xe6>
 800d5dc:	fffffbea 	.word	0xfffffbea
 800d5e0:	41700000 	.word	0x41700000
 800d5e4:	0800e3b0 	.word	0x0800e3b0

0800d5e8 <__kernel_cos>:
 800d5e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5ea:	b087      	sub	sp, #28
 800d5ec:	9204      	str	r2, [sp, #16]
 800d5ee:	9305      	str	r3, [sp, #20]
 800d5f0:	004b      	lsls	r3, r1, #1
 800d5f2:	085b      	lsrs	r3, r3, #1
 800d5f4:	9300      	str	r3, [sp, #0]
 800d5f6:	23f9      	movs	r3, #249	; 0xf9
 800d5f8:	9a00      	ldr	r2, [sp, #0]
 800d5fa:	0007      	movs	r7, r0
 800d5fc:	000e      	movs	r6, r1
 800d5fe:	059b      	lsls	r3, r3, #22
 800d600:	429a      	cmp	r2, r3
 800d602:	da04      	bge.n	800d60e <__kernel_cos+0x26>
 800d604:	f7f4 fca0 	bl	8001f48 <__aeabi_d2iz>
 800d608:	2800      	cmp	r0, #0
 800d60a:	d100      	bne.n	800d60e <__kernel_cos+0x26>
 800d60c:	e084      	b.n	800d718 <__kernel_cos+0x130>
 800d60e:	003a      	movs	r2, r7
 800d610:	0033      	movs	r3, r6
 800d612:	0038      	movs	r0, r7
 800d614:	0031      	movs	r1, r6
 800d616:	f7f3 fe99 	bl	800134c <__aeabi_dmul>
 800d61a:	2200      	movs	r2, #0
 800d61c:	4b40      	ldr	r3, [pc, #256]	; (800d720 <__kernel_cos+0x138>)
 800d61e:	0004      	movs	r4, r0
 800d620:	000d      	movs	r5, r1
 800d622:	f7f3 fe93 	bl	800134c <__aeabi_dmul>
 800d626:	4a3f      	ldr	r2, [pc, #252]	; (800d724 <__kernel_cos+0x13c>)
 800d628:	9002      	str	r0, [sp, #8]
 800d62a:	9103      	str	r1, [sp, #12]
 800d62c:	4b3e      	ldr	r3, [pc, #248]	; (800d728 <__kernel_cos+0x140>)
 800d62e:	0020      	movs	r0, r4
 800d630:	0029      	movs	r1, r5
 800d632:	f7f3 fe8b 	bl	800134c <__aeabi_dmul>
 800d636:	4a3d      	ldr	r2, [pc, #244]	; (800d72c <__kernel_cos+0x144>)
 800d638:	4b3d      	ldr	r3, [pc, #244]	; (800d730 <__kernel_cos+0x148>)
 800d63a:	f7f2 ff17 	bl	800046c <__aeabi_dadd>
 800d63e:	0022      	movs	r2, r4
 800d640:	002b      	movs	r3, r5
 800d642:	f7f3 fe83 	bl	800134c <__aeabi_dmul>
 800d646:	4a3b      	ldr	r2, [pc, #236]	; (800d734 <__kernel_cos+0x14c>)
 800d648:	4b3b      	ldr	r3, [pc, #236]	; (800d738 <__kernel_cos+0x150>)
 800d64a:	f7f4 f8eb 	bl	8001824 <__aeabi_dsub>
 800d64e:	0022      	movs	r2, r4
 800d650:	002b      	movs	r3, r5
 800d652:	f7f3 fe7b 	bl	800134c <__aeabi_dmul>
 800d656:	4a39      	ldr	r2, [pc, #228]	; (800d73c <__kernel_cos+0x154>)
 800d658:	4b39      	ldr	r3, [pc, #228]	; (800d740 <__kernel_cos+0x158>)
 800d65a:	f7f2 ff07 	bl	800046c <__aeabi_dadd>
 800d65e:	0022      	movs	r2, r4
 800d660:	002b      	movs	r3, r5
 800d662:	f7f3 fe73 	bl	800134c <__aeabi_dmul>
 800d666:	4a37      	ldr	r2, [pc, #220]	; (800d744 <__kernel_cos+0x15c>)
 800d668:	4b37      	ldr	r3, [pc, #220]	; (800d748 <__kernel_cos+0x160>)
 800d66a:	f7f4 f8db 	bl	8001824 <__aeabi_dsub>
 800d66e:	0022      	movs	r2, r4
 800d670:	002b      	movs	r3, r5
 800d672:	f7f3 fe6b 	bl	800134c <__aeabi_dmul>
 800d676:	4a35      	ldr	r2, [pc, #212]	; (800d74c <__kernel_cos+0x164>)
 800d678:	4b35      	ldr	r3, [pc, #212]	; (800d750 <__kernel_cos+0x168>)
 800d67a:	f7f2 fef7 	bl	800046c <__aeabi_dadd>
 800d67e:	0022      	movs	r2, r4
 800d680:	002b      	movs	r3, r5
 800d682:	f7f3 fe63 	bl	800134c <__aeabi_dmul>
 800d686:	0022      	movs	r2, r4
 800d688:	002b      	movs	r3, r5
 800d68a:	f7f3 fe5f 	bl	800134c <__aeabi_dmul>
 800d68e:	9a04      	ldr	r2, [sp, #16]
 800d690:	9b05      	ldr	r3, [sp, #20]
 800d692:	0004      	movs	r4, r0
 800d694:	000d      	movs	r5, r1
 800d696:	0038      	movs	r0, r7
 800d698:	0031      	movs	r1, r6
 800d69a:	f7f3 fe57 	bl	800134c <__aeabi_dmul>
 800d69e:	0002      	movs	r2, r0
 800d6a0:	000b      	movs	r3, r1
 800d6a2:	0020      	movs	r0, r4
 800d6a4:	0029      	movs	r1, r5
 800d6a6:	f7f4 f8bd 	bl	8001824 <__aeabi_dsub>
 800d6aa:	4b2a      	ldr	r3, [pc, #168]	; (800d754 <__kernel_cos+0x16c>)
 800d6ac:	9a00      	ldr	r2, [sp, #0]
 800d6ae:	0004      	movs	r4, r0
 800d6b0:	000d      	movs	r5, r1
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	dc0d      	bgt.n	800d6d2 <__kernel_cos+0xea>
 800d6b6:	0002      	movs	r2, r0
 800d6b8:	000b      	movs	r3, r1
 800d6ba:	9802      	ldr	r0, [sp, #8]
 800d6bc:	9903      	ldr	r1, [sp, #12]
 800d6be:	f7f4 f8b1 	bl	8001824 <__aeabi_dsub>
 800d6c2:	0002      	movs	r2, r0
 800d6c4:	2000      	movs	r0, #0
 800d6c6:	000b      	movs	r3, r1
 800d6c8:	4923      	ldr	r1, [pc, #140]	; (800d758 <__kernel_cos+0x170>)
 800d6ca:	f7f4 f8ab 	bl	8001824 <__aeabi_dsub>
 800d6ce:	b007      	add	sp, #28
 800d6d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6d2:	4b22      	ldr	r3, [pc, #136]	; (800d75c <__kernel_cos+0x174>)
 800d6d4:	9a00      	ldr	r2, [sp, #0]
 800d6d6:	2600      	movs	r6, #0
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	dc1b      	bgt.n	800d714 <__kernel_cos+0x12c>
 800d6dc:	0013      	movs	r3, r2
 800d6de:	4a20      	ldr	r2, [pc, #128]	; (800d760 <__kernel_cos+0x178>)
 800d6e0:	4694      	mov	ip, r2
 800d6e2:	4463      	add	r3, ip
 800d6e4:	001f      	movs	r7, r3
 800d6e6:	0032      	movs	r2, r6
 800d6e8:	003b      	movs	r3, r7
 800d6ea:	2000      	movs	r0, #0
 800d6ec:	491a      	ldr	r1, [pc, #104]	; (800d758 <__kernel_cos+0x170>)
 800d6ee:	f7f4 f899 	bl	8001824 <__aeabi_dsub>
 800d6f2:	0032      	movs	r2, r6
 800d6f4:	003b      	movs	r3, r7
 800d6f6:	9000      	str	r0, [sp, #0]
 800d6f8:	9101      	str	r1, [sp, #4]
 800d6fa:	9802      	ldr	r0, [sp, #8]
 800d6fc:	9903      	ldr	r1, [sp, #12]
 800d6fe:	f7f4 f891 	bl	8001824 <__aeabi_dsub>
 800d702:	0022      	movs	r2, r4
 800d704:	002b      	movs	r3, r5
 800d706:	f7f4 f88d 	bl	8001824 <__aeabi_dsub>
 800d70a:	0002      	movs	r2, r0
 800d70c:	000b      	movs	r3, r1
 800d70e:	9800      	ldr	r0, [sp, #0]
 800d710:	9901      	ldr	r1, [sp, #4]
 800d712:	e7da      	b.n	800d6ca <__kernel_cos+0xe2>
 800d714:	4f13      	ldr	r7, [pc, #76]	; (800d764 <__kernel_cos+0x17c>)
 800d716:	e7e6      	b.n	800d6e6 <__kernel_cos+0xfe>
 800d718:	2000      	movs	r0, #0
 800d71a:	490f      	ldr	r1, [pc, #60]	; (800d758 <__kernel_cos+0x170>)
 800d71c:	e7d7      	b.n	800d6ce <__kernel_cos+0xe6>
 800d71e:	46c0      	nop			; (mov r8, r8)
 800d720:	3fe00000 	.word	0x3fe00000
 800d724:	be8838d4 	.word	0xbe8838d4
 800d728:	bda8fae9 	.word	0xbda8fae9
 800d72c:	bdb4b1c4 	.word	0xbdb4b1c4
 800d730:	3e21ee9e 	.word	0x3e21ee9e
 800d734:	809c52ad 	.word	0x809c52ad
 800d738:	3e927e4f 	.word	0x3e927e4f
 800d73c:	19cb1590 	.word	0x19cb1590
 800d740:	3efa01a0 	.word	0x3efa01a0
 800d744:	16c15177 	.word	0x16c15177
 800d748:	3f56c16c 	.word	0x3f56c16c
 800d74c:	5555554c 	.word	0x5555554c
 800d750:	3fa55555 	.word	0x3fa55555
 800d754:	3fd33332 	.word	0x3fd33332
 800d758:	3ff00000 	.word	0x3ff00000
 800d75c:	3fe90000 	.word	0x3fe90000
 800d760:	ffe00000 	.word	0xffe00000
 800d764:	3fd20000 	.word	0x3fd20000

0800d768 <__kernel_rem_pio2>:
 800d768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d76a:	4cd0      	ldr	r4, [pc, #832]	; (800daac <__kernel_rem_pio2+0x344>)
 800d76c:	44a5      	add	sp, r4
 800d76e:	930d      	str	r3, [sp, #52]	; 0x34
 800d770:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d772:	0014      	movs	r4, r2
 800d774:	009a      	lsls	r2, r3, #2
 800d776:	4bce      	ldr	r3, [pc, #824]	; (800dab0 <__kernel_rem_pio2+0x348>)
 800d778:	900e      	str	r0, [sp, #56]	; 0x38
 800d77a:	58d3      	ldr	r3, [r2, r3]
 800d77c:	9107      	str	r1, [sp, #28]
 800d77e:	9308      	str	r3, [sp, #32]
 800d780:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d782:	3b01      	subs	r3, #1
 800d784:	930c      	str	r3, [sp, #48]	; 0x30
 800d786:	2300      	movs	r3, #0
 800d788:	9300      	str	r3, [sp, #0]
 800d78a:	0023      	movs	r3, r4
 800d78c:	3314      	adds	r3, #20
 800d78e:	db04      	blt.n	800d79a <__kernel_rem_pio2+0x32>
 800d790:	2118      	movs	r1, #24
 800d792:	1ee0      	subs	r0, r4, #3
 800d794:	f7f2 fd40 	bl	8000218 <__divsi3>
 800d798:	9000      	str	r0, [sp, #0]
 800d79a:	2218      	movs	r2, #24
 800d79c:	9b00      	ldr	r3, [sp, #0]
 800d79e:	4252      	negs	r2, r2
 800d7a0:	3301      	adds	r3, #1
 800d7a2:	435a      	muls	r2, r3
 800d7a4:	1913      	adds	r3, r2, r4
 800d7a6:	9302      	str	r3, [sp, #8]
 800d7a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d7aa:	9b00      	ldr	r3, [sp, #0]
 800d7ac:	ae26      	add	r6, sp, #152	; 0x98
 800d7ae:	1a9d      	subs	r5, r3, r2
 800d7b0:	002c      	movs	r4, r5
 800d7b2:	9b08      	ldr	r3, [sp, #32]
 800d7b4:	189f      	adds	r7, r3, r2
 800d7b6:	1b63      	subs	r3, r4, r5
 800d7b8:	429f      	cmp	r7, r3
 800d7ba:	da17      	bge.n	800d7ec <__kernel_rem_pio2+0x84>
 800d7bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d7c0:	9304      	str	r3, [sp, #16]
 800d7c2:	ab76      	add	r3, sp, #472	; 0x1d8
 800d7c4:	930a      	str	r3, [sp, #40]	; 0x28
 800d7c6:	2301      	movs	r3, #1
 800d7c8:	1a9b      	subs	r3, r3, r2
 800d7ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7cc:	ab28      	add	r3, sp, #160	; 0xa0
 800d7ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7d0:	9a04      	ldr	r2, [sp, #16]
 800d7d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7d4:	189b      	adds	r3, r3, r2
 800d7d6:	9a08      	ldr	r2, [sp, #32]
 800d7d8:	429a      	cmp	r2, r3
 800d7da:	db31      	blt.n	800d840 <__kernel_rem_pio2+0xd8>
 800d7dc:	9b04      	ldr	r3, [sp, #16]
 800d7de:	2400      	movs	r4, #0
 800d7e0:	00de      	lsls	r6, r3, #3
 800d7e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d7e4:	2500      	movs	r5, #0
 800d7e6:	2700      	movs	r7, #0
 800d7e8:	199e      	adds	r6, r3, r6
 800d7ea:	e01e      	b.n	800d82a <__kernel_rem_pio2+0xc2>
 800d7ec:	2c00      	cmp	r4, #0
 800d7ee:	db07      	blt.n	800d800 <__kernel_rem_pio2+0x98>
 800d7f0:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 800d7f2:	00a3      	lsls	r3, r4, #2
 800d7f4:	58d0      	ldr	r0, [r2, r3]
 800d7f6:	f7f4 fbdd 	bl	8001fb4 <__aeabi_i2d>
 800d7fa:	c603      	stmia	r6!, {r0, r1}
 800d7fc:	3401      	adds	r4, #1
 800d7fe:	e7da      	b.n	800d7b6 <__kernel_rem_pio2+0x4e>
 800d800:	2000      	movs	r0, #0
 800d802:	2100      	movs	r1, #0
 800d804:	e7f9      	b.n	800d7fa <__kernel_rem_pio2+0x92>
 800d806:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d808:	00f9      	lsls	r1, r7, #3
 800d80a:	1859      	adds	r1, r3, r1
 800d80c:	6808      	ldr	r0, [r1, #0]
 800d80e:	6849      	ldr	r1, [r1, #4]
 800d810:	6832      	ldr	r2, [r6, #0]
 800d812:	6873      	ldr	r3, [r6, #4]
 800d814:	f7f3 fd9a 	bl	800134c <__aeabi_dmul>
 800d818:	0002      	movs	r2, r0
 800d81a:	000b      	movs	r3, r1
 800d81c:	0020      	movs	r0, r4
 800d81e:	0029      	movs	r1, r5
 800d820:	f7f2 fe24 	bl	800046c <__aeabi_dadd>
 800d824:	0004      	movs	r4, r0
 800d826:	000d      	movs	r5, r1
 800d828:	3701      	adds	r7, #1
 800d82a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d82c:	3e08      	subs	r6, #8
 800d82e:	429f      	cmp	r7, r3
 800d830:	dde9      	ble.n	800d806 <__kernel_rem_pio2+0x9e>
 800d832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d834:	c330      	stmia	r3!, {r4, r5}
 800d836:	930a      	str	r3, [sp, #40]	; 0x28
 800d838:	9b04      	ldr	r3, [sp, #16]
 800d83a:	3301      	adds	r3, #1
 800d83c:	9304      	str	r3, [sp, #16]
 800d83e:	e7c7      	b.n	800d7d0 <__kernel_rem_pio2+0x68>
 800d840:	9b08      	ldr	r3, [sp, #32]
 800d842:	aa12      	add	r2, sp, #72	; 0x48
 800d844:	009b      	lsls	r3, r3, #2
 800d846:	189b      	adds	r3, r3, r2
 800d848:	9310      	str	r3, [sp, #64]	; 0x40
 800d84a:	9b00      	ldr	r3, [sp, #0]
 800d84c:	0098      	lsls	r0, r3, #2
 800d84e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d850:	181b      	adds	r3, r3, r0
 800d852:	930f      	str	r3, [sp, #60]	; 0x3c
 800d854:	9b08      	ldr	r3, [sp, #32]
 800d856:	9304      	str	r3, [sp, #16]
 800d858:	9b04      	ldr	r3, [sp, #16]
 800d85a:	aa76      	add	r2, sp, #472	; 0x1d8
 800d85c:	00db      	lsls	r3, r3, #3
 800d85e:	18d3      	adds	r3, r2, r3
 800d860:	681c      	ldr	r4, [r3, #0]
 800d862:	685d      	ldr	r5, [r3, #4]
 800d864:	ab12      	add	r3, sp, #72	; 0x48
 800d866:	9300      	str	r3, [sp, #0]
 800d868:	930b      	str	r3, [sp, #44]	; 0x2c
 800d86a:	9b04      	ldr	r3, [sp, #16]
 800d86c:	9211      	str	r2, [sp, #68]	; 0x44
 800d86e:	930a      	str	r3, [sp, #40]	; 0x28
 800d870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d872:	2b00      	cmp	r3, #0
 800d874:	dc74      	bgt.n	800d960 <__kernel_rem_pio2+0x1f8>
 800d876:	0020      	movs	r0, r4
 800d878:	0029      	movs	r1, r5
 800d87a:	9a02      	ldr	r2, [sp, #8]
 800d87c:	f000 fc24 	bl	800e0c8 <scalbn>
 800d880:	23ff      	movs	r3, #255	; 0xff
 800d882:	2200      	movs	r2, #0
 800d884:	059b      	lsls	r3, r3, #22
 800d886:	0004      	movs	r4, r0
 800d888:	000d      	movs	r5, r1
 800d88a:	f7f3 fd5f 	bl	800134c <__aeabi_dmul>
 800d88e:	f000 fb91 	bl	800dfb4 <floor>
 800d892:	2200      	movs	r2, #0
 800d894:	4b87      	ldr	r3, [pc, #540]	; (800dab4 <__kernel_rem_pio2+0x34c>)
 800d896:	f7f3 fd59 	bl	800134c <__aeabi_dmul>
 800d89a:	0002      	movs	r2, r0
 800d89c:	000b      	movs	r3, r1
 800d89e:	0020      	movs	r0, r4
 800d8a0:	0029      	movs	r1, r5
 800d8a2:	f7f3 ffbf 	bl	8001824 <__aeabi_dsub>
 800d8a6:	000d      	movs	r5, r1
 800d8a8:	0004      	movs	r4, r0
 800d8aa:	f7f4 fb4d 	bl	8001f48 <__aeabi_d2iz>
 800d8ae:	900b      	str	r0, [sp, #44]	; 0x2c
 800d8b0:	f7f4 fb80 	bl	8001fb4 <__aeabi_i2d>
 800d8b4:	000b      	movs	r3, r1
 800d8b6:	0002      	movs	r2, r0
 800d8b8:	0029      	movs	r1, r5
 800d8ba:	0020      	movs	r0, r4
 800d8bc:	f7f3 ffb2 	bl	8001824 <__aeabi_dsub>
 800d8c0:	9b02      	ldr	r3, [sp, #8]
 800d8c2:	0006      	movs	r6, r0
 800d8c4:	000f      	movs	r7, r1
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	dd74      	ble.n	800d9b4 <__kernel_rem_pio2+0x24c>
 800d8ca:	2118      	movs	r1, #24
 800d8cc:	9b04      	ldr	r3, [sp, #16]
 800d8ce:	aa12      	add	r2, sp, #72	; 0x48
 800d8d0:	3b01      	subs	r3, #1
 800d8d2:	009b      	lsls	r3, r3, #2
 800d8d4:	589a      	ldr	r2, [r3, r2]
 800d8d6:	9802      	ldr	r0, [sp, #8]
 800d8d8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d8da:	1a09      	subs	r1, r1, r0
 800d8dc:	0010      	movs	r0, r2
 800d8de:	4108      	asrs	r0, r1
 800d8e0:	1824      	adds	r4, r4, r0
 800d8e2:	4088      	lsls	r0, r1
 800d8e4:	a912      	add	r1, sp, #72	; 0x48
 800d8e6:	1a12      	subs	r2, r2, r0
 800d8e8:	505a      	str	r2, [r3, r1]
 800d8ea:	2317      	movs	r3, #23
 800d8ec:	9902      	ldr	r1, [sp, #8]
 800d8ee:	940b      	str	r4, [sp, #44]	; 0x2c
 800d8f0:	1a5b      	subs	r3, r3, r1
 800d8f2:	411a      	asrs	r2, r3
 800d8f4:	920a      	str	r2, [sp, #40]	; 0x28
 800d8f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	dd6d      	ble.n	800d9d8 <__kernel_rem_pio2+0x270>
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d900:	2080      	movs	r0, #128	; 0x80
 800d902:	3301      	adds	r3, #1
 800d904:	930b      	str	r3, [sp, #44]	; 0x2c
 800d906:	4b6c      	ldr	r3, [pc, #432]	; (800dab8 <__kernel_rem_pio2+0x350>)
 800d908:	0014      	movs	r4, r2
 800d90a:	469c      	mov	ip, r3
 800d90c:	2501      	movs	r5, #1
 800d90e:	0440      	lsls	r0, r0, #17
 800d910:	9b04      	ldr	r3, [sp, #16]
 800d912:	4293      	cmp	r3, r2
 800d914:	dd00      	ble.n	800d918 <__kernel_rem_pio2+0x1b0>
 800d916:	e098      	b.n	800da4a <__kernel_rem_pio2+0x2e2>
 800d918:	9b02      	ldr	r3, [sp, #8]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	dd05      	ble.n	800d92a <__kernel_rem_pio2+0x1c2>
 800d91e:	2b01      	cmp	r3, #1
 800d920:	d100      	bne.n	800d924 <__kernel_rem_pio2+0x1bc>
 800d922:	e0a8      	b.n	800da76 <__kernel_rem_pio2+0x30e>
 800d924:	2b02      	cmp	r3, #2
 800d926:	d100      	bne.n	800d92a <__kernel_rem_pio2+0x1c2>
 800d928:	e0b0      	b.n	800da8c <__kernel_rem_pio2+0x324>
 800d92a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d92c:	2b02      	cmp	r3, #2
 800d92e:	d153      	bne.n	800d9d8 <__kernel_rem_pio2+0x270>
 800d930:	0032      	movs	r2, r6
 800d932:	003b      	movs	r3, r7
 800d934:	2000      	movs	r0, #0
 800d936:	4961      	ldr	r1, [pc, #388]	; (800dabc <__kernel_rem_pio2+0x354>)
 800d938:	f7f3 ff74 	bl	8001824 <__aeabi_dsub>
 800d93c:	0006      	movs	r6, r0
 800d93e:	000f      	movs	r7, r1
 800d940:	2c00      	cmp	r4, #0
 800d942:	d049      	beq.n	800d9d8 <__kernel_rem_pio2+0x270>
 800d944:	9a02      	ldr	r2, [sp, #8]
 800d946:	2000      	movs	r0, #0
 800d948:	495c      	ldr	r1, [pc, #368]	; (800dabc <__kernel_rem_pio2+0x354>)
 800d94a:	f000 fbbd 	bl	800e0c8 <scalbn>
 800d94e:	0002      	movs	r2, r0
 800d950:	000b      	movs	r3, r1
 800d952:	0030      	movs	r0, r6
 800d954:	0039      	movs	r1, r7
 800d956:	f7f3 ff65 	bl	8001824 <__aeabi_dsub>
 800d95a:	0006      	movs	r6, r0
 800d95c:	000f      	movs	r7, r1
 800d95e:	e03b      	b.n	800d9d8 <__kernel_rem_pio2+0x270>
 800d960:	2200      	movs	r2, #0
 800d962:	4b57      	ldr	r3, [pc, #348]	; (800dac0 <__kernel_rem_pio2+0x358>)
 800d964:	0020      	movs	r0, r4
 800d966:	0029      	movs	r1, r5
 800d968:	f7f3 fcf0 	bl	800134c <__aeabi_dmul>
 800d96c:	f7f4 faec 	bl	8001f48 <__aeabi_d2iz>
 800d970:	f7f4 fb20 	bl	8001fb4 <__aeabi_i2d>
 800d974:	2200      	movs	r2, #0
 800d976:	4b53      	ldr	r3, [pc, #332]	; (800dac4 <__kernel_rem_pio2+0x35c>)
 800d978:	0006      	movs	r6, r0
 800d97a:	000f      	movs	r7, r1
 800d97c:	f7f3 fce6 	bl	800134c <__aeabi_dmul>
 800d980:	0002      	movs	r2, r0
 800d982:	000b      	movs	r3, r1
 800d984:	0020      	movs	r0, r4
 800d986:	0029      	movs	r1, r5
 800d988:	f7f3 ff4c 	bl	8001824 <__aeabi_dsub>
 800d98c:	f7f4 fadc 	bl	8001f48 <__aeabi_d2iz>
 800d990:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d992:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d994:	c301      	stmia	r3!, {r0}
 800d996:	930b      	str	r3, [sp, #44]	; 0x2c
 800d998:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d99a:	0030      	movs	r0, r6
 800d99c:	3b01      	subs	r3, #1
 800d99e:	930a      	str	r3, [sp, #40]	; 0x28
 800d9a0:	00db      	lsls	r3, r3, #3
 800d9a2:	18d3      	adds	r3, r2, r3
 800d9a4:	0039      	movs	r1, r7
 800d9a6:	681a      	ldr	r2, [r3, #0]
 800d9a8:	685b      	ldr	r3, [r3, #4]
 800d9aa:	f7f2 fd5f 	bl	800046c <__aeabi_dadd>
 800d9ae:	0004      	movs	r4, r0
 800d9b0:	000d      	movs	r5, r1
 800d9b2:	e75d      	b.n	800d870 <__kernel_rem_pio2+0x108>
 800d9b4:	9b02      	ldr	r3, [sp, #8]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d107      	bne.n	800d9ca <__kernel_rem_pio2+0x262>
 800d9ba:	9b04      	ldr	r3, [sp, #16]
 800d9bc:	aa12      	add	r2, sp, #72	; 0x48
 800d9be:	3b01      	subs	r3, #1
 800d9c0:	009b      	lsls	r3, r3, #2
 800d9c2:	5898      	ldr	r0, [r3, r2]
 800d9c4:	15c3      	asrs	r3, r0, #23
 800d9c6:	930a      	str	r3, [sp, #40]	; 0x28
 800d9c8:	e795      	b.n	800d8f6 <__kernel_rem_pio2+0x18e>
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	4b3e      	ldr	r3, [pc, #248]	; (800dac8 <__kernel_rem_pio2+0x360>)
 800d9ce:	f7f2 fd43 	bl	8000458 <__aeabi_dcmpge>
 800d9d2:	2800      	cmp	r0, #0
 800d9d4:	d136      	bne.n	800da44 <__kernel_rem_pio2+0x2dc>
 800d9d6:	900a      	str	r0, [sp, #40]	; 0x28
 800d9d8:	2200      	movs	r2, #0
 800d9da:	2300      	movs	r3, #0
 800d9dc:	0030      	movs	r0, r6
 800d9de:	0039      	movs	r1, r7
 800d9e0:	f7f2 fd16 	bl	8000410 <__aeabi_dcmpeq>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	d100      	bne.n	800d9ea <__kernel_rem_pio2+0x282>
 800d9e8:	e0b9      	b.n	800db5e <__kernel_rem_pio2+0x3f6>
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	9b04      	ldr	r3, [sp, #16]
 800d9ee:	3b01      	subs	r3, #1
 800d9f0:	9300      	str	r3, [sp, #0]
 800d9f2:	9908      	ldr	r1, [sp, #32]
 800d9f4:	428b      	cmp	r3, r1
 800d9f6:	da52      	bge.n	800da9e <__kernel_rem_pio2+0x336>
 800d9f8:	2a00      	cmp	r2, #0
 800d9fa:	d100      	bne.n	800d9fe <__kernel_rem_pio2+0x296>
 800d9fc:	e095      	b.n	800db2a <__kernel_rem_pio2+0x3c2>
 800d9fe:	9b02      	ldr	r3, [sp, #8]
 800da00:	aa12      	add	r2, sp, #72	; 0x48
 800da02:	3b18      	subs	r3, #24
 800da04:	9302      	str	r3, [sp, #8]
 800da06:	9b00      	ldr	r3, [sp, #0]
 800da08:	009b      	lsls	r3, r3, #2
 800da0a:	589b      	ldr	r3, [r3, r2]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d100      	bne.n	800da12 <__kernel_rem_pio2+0x2aa>
 800da10:	e0a1      	b.n	800db56 <__kernel_rem_pio2+0x3ee>
 800da12:	2000      	movs	r0, #0
 800da14:	9a02      	ldr	r2, [sp, #8]
 800da16:	4929      	ldr	r1, [pc, #164]	; (800dabc <__kernel_rem_pio2+0x354>)
 800da18:	f000 fb56 	bl	800e0c8 <scalbn>
 800da1c:	0006      	movs	r6, r0
 800da1e:	000f      	movs	r7, r1
 800da20:	9c00      	ldr	r4, [sp, #0]
 800da22:	2c00      	cmp	r4, #0
 800da24:	db00      	blt.n	800da28 <__kernel_rem_pio2+0x2c0>
 800da26:	e0d9      	b.n	800dbdc <__kernel_rem_pio2+0x474>
 800da28:	2600      	movs	r6, #0
 800da2a:	9d00      	ldr	r5, [sp, #0]
 800da2c:	2d00      	cmp	r5, #0
 800da2e:	da00      	bge.n	800da32 <__kernel_rem_pio2+0x2ca>
 800da30:	e10c      	b.n	800dc4c <__kernel_rem_pio2+0x4e4>
 800da32:	ab76      	add	r3, sp, #472	; 0x1d8
 800da34:	00ef      	lsls	r7, r5, #3
 800da36:	2400      	movs	r4, #0
 800da38:	18ff      	adds	r7, r7, r3
 800da3a:	2300      	movs	r3, #0
 800da3c:	9302      	str	r3, [sp, #8]
 800da3e:	9403      	str	r4, [sp, #12]
 800da40:	2400      	movs	r4, #0
 800da42:	e0f4      	b.n	800dc2e <__kernel_rem_pio2+0x4c6>
 800da44:	2302      	movs	r3, #2
 800da46:	930a      	str	r3, [sp, #40]	; 0x28
 800da48:	e758      	b.n	800d8fc <__kernel_rem_pio2+0x194>
 800da4a:	9b00      	ldr	r3, [sp, #0]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	2c00      	cmp	r4, #0
 800da50:	d10b      	bne.n	800da6a <__kernel_rem_pio2+0x302>
 800da52:	2b00      	cmp	r3, #0
 800da54:	d003      	beq.n	800da5e <__kernel_rem_pio2+0x2f6>
 800da56:	9c00      	ldr	r4, [sp, #0]
 800da58:	1ac3      	subs	r3, r0, r3
 800da5a:	6023      	str	r3, [r4, #0]
 800da5c:	002b      	movs	r3, r5
 800da5e:	9c00      	ldr	r4, [sp, #0]
 800da60:	3201      	adds	r2, #1
 800da62:	3404      	adds	r4, #4
 800da64:	9400      	str	r4, [sp, #0]
 800da66:	001c      	movs	r4, r3
 800da68:	e752      	b.n	800d910 <__kernel_rem_pio2+0x1a8>
 800da6a:	4661      	mov	r1, ip
 800da6c:	1acb      	subs	r3, r1, r3
 800da6e:	9900      	ldr	r1, [sp, #0]
 800da70:	600b      	str	r3, [r1, #0]
 800da72:	0023      	movs	r3, r4
 800da74:	e7f3      	b.n	800da5e <__kernel_rem_pio2+0x2f6>
 800da76:	9b04      	ldr	r3, [sp, #16]
 800da78:	aa12      	add	r2, sp, #72	; 0x48
 800da7a:	3b01      	subs	r3, #1
 800da7c:	009b      	lsls	r3, r3, #2
 800da7e:	589a      	ldr	r2, [r3, r2]
 800da80:	9200      	str	r2, [sp, #0]
 800da82:	0252      	lsls	r2, r2, #9
 800da84:	0a52      	lsrs	r2, r2, #9
 800da86:	a912      	add	r1, sp, #72	; 0x48
 800da88:	505a      	str	r2, [r3, r1]
 800da8a:	e74e      	b.n	800d92a <__kernel_rem_pio2+0x1c2>
 800da8c:	9b04      	ldr	r3, [sp, #16]
 800da8e:	aa12      	add	r2, sp, #72	; 0x48
 800da90:	3b01      	subs	r3, #1
 800da92:	009b      	lsls	r3, r3, #2
 800da94:	589a      	ldr	r2, [r3, r2]
 800da96:	9200      	str	r2, [sp, #0]
 800da98:	0292      	lsls	r2, r2, #10
 800da9a:	0a92      	lsrs	r2, r2, #10
 800da9c:	e7f3      	b.n	800da86 <__kernel_rem_pio2+0x31e>
 800da9e:	0099      	lsls	r1, r3, #2
 800daa0:	a812      	add	r0, sp, #72	; 0x48
 800daa2:	5809      	ldr	r1, [r1, r0]
 800daa4:	3b01      	subs	r3, #1
 800daa6:	430a      	orrs	r2, r1
 800daa8:	e7a3      	b.n	800d9f2 <__kernel_rem_pio2+0x28a>
 800daaa:	46c0      	nop			; (mov r8, r8)
 800daac:	fffffd84 	.word	0xfffffd84
 800dab0:	0800e4f8 	.word	0x0800e4f8
 800dab4:	40200000 	.word	0x40200000
 800dab8:	00ffffff 	.word	0x00ffffff
 800dabc:	3ff00000 	.word	0x3ff00000
 800dac0:	3e700000 	.word	0x3e700000
 800dac4:	41700000 	.word	0x41700000
 800dac8:	3fe00000 	.word	0x3fe00000
 800dacc:	3301      	adds	r3, #1
 800dace:	9910      	ldr	r1, [sp, #64]	; 0x40
 800dad0:	009a      	lsls	r2, r3, #2
 800dad2:	4252      	negs	r2, r2
 800dad4:	588a      	ldr	r2, [r1, r2]
 800dad6:	2a00      	cmp	r2, #0
 800dad8:	d0f8      	beq.n	800dacc <__kernel_rem_pio2+0x364>
 800dada:	9a04      	ldr	r2, [sp, #16]
 800dadc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dade:	1c57      	adds	r7, r2, #1
 800dae0:	1854      	adds	r4, r2, r1
 800dae2:	00e4      	lsls	r4, r4, #3
 800dae4:	aa26      	add	r2, sp, #152	; 0x98
 800dae6:	1914      	adds	r4, r2, r4
 800dae8:	9a04      	ldr	r2, [sp, #16]
 800daea:	18d3      	adds	r3, r2, r3
 800daec:	9304      	str	r3, [sp, #16]
 800daee:	9b04      	ldr	r3, [sp, #16]
 800daf0:	42bb      	cmp	r3, r7
 800daf2:	da00      	bge.n	800daf6 <__kernel_rem_pio2+0x38e>
 800daf4:	e6b0      	b.n	800d858 <__kernel_rem_pio2+0xf0>
 800daf6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800daf8:	00bb      	lsls	r3, r7, #2
 800dafa:	58d0      	ldr	r0, [r2, r3]
 800dafc:	f7f4 fa5a 	bl	8001fb4 <__aeabi_i2d>
 800db00:	2200      	movs	r2, #0
 800db02:	2300      	movs	r3, #0
 800db04:	0026      	movs	r6, r4
 800db06:	2500      	movs	r5, #0
 800db08:	6020      	str	r0, [r4, #0]
 800db0a:	6061      	str	r1, [r4, #4]
 800db0c:	9200      	str	r2, [sp, #0]
 800db0e:	9301      	str	r3, [sp, #4]
 800db10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db12:	429d      	cmp	r5, r3
 800db14:	dd0b      	ble.n	800db2e <__kernel_rem_pio2+0x3c6>
 800db16:	00fb      	lsls	r3, r7, #3
 800db18:	aa76      	add	r2, sp, #472	; 0x1d8
 800db1a:	18d3      	adds	r3, r2, r3
 800db1c:	3701      	adds	r7, #1
 800db1e:	9900      	ldr	r1, [sp, #0]
 800db20:	9a01      	ldr	r2, [sp, #4]
 800db22:	3408      	adds	r4, #8
 800db24:	6019      	str	r1, [r3, #0]
 800db26:	605a      	str	r2, [r3, #4]
 800db28:	e7e1      	b.n	800daee <__kernel_rem_pio2+0x386>
 800db2a:	2301      	movs	r3, #1
 800db2c:	e7cf      	b.n	800dace <__kernel_rem_pio2+0x366>
 800db2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db30:	00e9      	lsls	r1, r5, #3
 800db32:	1859      	adds	r1, r3, r1
 800db34:	6808      	ldr	r0, [r1, #0]
 800db36:	6849      	ldr	r1, [r1, #4]
 800db38:	6832      	ldr	r2, [r6, #0]
 800db3a:	6873      	ldr	r3, [r6, #4]
 800db3c:	f7f3 fc06 	bl	800134c <__aeabi_dmul>
 800db40:	0002      	movs	r2, r0
 800db42:	000b      	movs	r3, r1
 800db44:	9800      	ldr	r0, [sp, #0]
 800db46:	9901      	ldr	r1, [sp, #4]
 800db48:	f7f2 fc90 	bl	800046c <__aeabi_dadd>
 800db4c:	3501      	adds	r5, #1
 800db4e:	9000      	str	r0, [sp, #0]
 800db50:	9101      	str	r1, [sp, #4]
 800db52:	3e08      	subs	r6, #8
 800db54:	e7dc      	b.n	800db10 <__kernel_rem_pio2+0x3a8>
 800db56:	9b00      	ldr	r3, [sp, #0]
 800db58:	3b01      	subs	r3, #1
 800db5a:	9300      	str	r3, [sp, #0]
 800db5c:	e74f      	b.n	800d9fe <__kernel_rem_pio2+0x296>
 800db5e:	9b02      	ldr	r3, [sp, #8]
 800db60:	0030      	movs	r0, r6
 800db62:	425a      	negs	r2, r3
 800db64:	0039      	movs	r1, r7
 800db66:	f000 faaf 	bl	800e0c8 <scalbn>
 800db6a:	2200      	movs	r2, #0
 800db6c:	4bb6      	ldr	r3, [pc, #728]	; (800de48 <__kernel_rem_pio2+0x6e0>)
 800db6e:	0004      	movs	r4, r0
 800db70:	000d      	movs	r5, r1
 800db72:	f7f2 fc71 	bl	8000458 <__aeabi_dcmpge>
 800db76:	2800      	cmp	r0, #0
 800db78:	d025      	beq.n	800dbc6 <__kernel_rem_pio2+0x45e>
 800db7a:	2200      	movs	r2, #0
 800db7c:	4bb3      	ldr	r3, [pc, #716]	; (800de4c <__kernel_rem_pio2+0x6e4>)
 800db7e:	0020      	movs	r0, r4
 800db80:	0029      	movs	r1, r5
 800db82:	f7f3 fbe3 	bl	800134c <__aeabi_dmul>
 800db86:	f7f4 f9df 	bl	8001f48 <__aeabi_d2iz>
 800db8a:	9b04      	ldr	r3, [sp, #16]
 800db8c:	0006      	movs	r6, r0
 800db8e:	009f      	lsls	r7, r3, #2
 800db90:	f7f4 fa10 	bl	8001fb4 <__aeabi_i2d>
 800db94:	2200      	movs	r2, #0
 800db96:	4bac      	ldr	r3, [pc, #688]	; (800de48 <__kernel_rem_pio2+0x6e0>)
 800db98:	f7f3 fbd8 	bl	800134c <__aeabi_dmul>
 800db9c:	0002      	movs	r2, r0
 800db9e:	000b      	movs	r3, r1
 800dba0:	0020      	movs	r0, r4
 800dba2:	0029      	movs	r1, r5
 800dba4:	f7f3 fe3e 	bl	8001824 <__aeabi_dsub>
 800dba8:	f7f4 f9ce 	bl	8001f48 <__aeabi_d2iz>
 800dbac:	ab12      	add	r3, sp, #72	; 0x48
 800dbae:	51d8      	str	r0, [r3, r7]
 800dbb0:	9b04      	ldr	r3, [sp, #16]
 800dbb2:	aa12      	add	r2, sp, #72	; 0x48
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	9300      	str	r3, [sp, #0]
 800dbb8:	9b02      	ldr	r3, [sp, #8]
 800dbba:	3318      	adds	r3, #24
 800dbbc:	9302      	str	r3, [sp, #8]
 800dbbe:	9b00      	ldr	r3, [sp, #0]
 800dbc0:	009b      	lsls	r3, r3, #2
 800dbc2:	509e      	str	r6, [r3, r2]
 800dbc4:	e725      	b.n	800da12 <__kernel_rem_pio2+0x2aa>
 800dbc6:	9b04      	ldr	r3, [sp, #16]
 800dbc8:	0020      	movs	r0, r4
 800dbca:	0029      	movs	r1, r5
 800dbcc:	009e      	lsls	r6, r3, #2
 800dbce:	f7f4 f9bb 	bl	8001f48 <__aeabi_d2iz>
 800dbd2:	ab12      	add	r3, sp, #72	; 0x48
 800dbd4:	5198      	str	r0, [r3, r6]
 800dbd6:	9b04      	ldr	r3, [sp, #16]
 800dbd8:	9300      	str	r3, [sp, #0]
 800dbda:	e71a      	b.n	800da12 <__kernel_rem_pio2+0x2aa>
 800dbdc:	00e5      	lsls	r5, r4, #3
 800dbde:	ab76      	add	r3, sp, #472	; 0x1d8
 800dbe0:	aa12      	add	r2, sp, #72	; 0x48
 800dbe2:	195d      	adds	r5, r3, r5
 800dbe4:	00a3      	lsls	r3, r4, #2
 800dbe6:	5898      	ldr	r0, [r3, r2]
 800dbe8:	f7f4 f9e4 	bl	8001fb4 <__aeabi_i2d>
 800dbec:	0032      	movs	r2, r6
 800dbee:	003b      	movs	r3, r7
 800dbf0:	f7f3 fbac 	bl	800134c <__aeabi_dmul>
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	6028      	str	r0, [r5, #0]
 800dbf8:	6069      	str	r1, [r5, #4]
 800dbfa:	4b94      	ldr	r3, [pc, #592]	; (800de4c <__kernel_rem_pio2+0x6e4>)
 800dbfc:	0030      	movs	r0, r6
 800dbfe:	0039      	movs	r1, r7
 800dc00:	f7f3 fba4 	bl	800134c <__aeabi_dmul>
 800dc04:	3c01      	subs	r4, #1
 800dc06:	0006      	movs	r6, r0
 800dc08:	000f      	movs	r7, r1
 800dc0a:	e70a      	b.n	800da22 <__kernel_rem_pio2+0x2ba>
 800dc0c:	4b90      	ldr	r3, [pc, #576]	; (800de50 <__kernel_rem_pio2+0x6e8>)
 800dc0e:	00e1      	lsls	r1, r4, #3
 800dc10:	1859      	adds	r1, r3, r1
 800dc12:	6808      	ldr	r0, [r1, #0]
 800dc14:	6849      	ldr	r1, [r1, #4]
 800dc16:	cf0c      	ldmia	r7!, {r2, r3}
 800dc18:	f7f3 fb98 	bl	800134c <__aeabi_dmul>
 800dc1c:	0002      	movs	r2, r0
 800dc1e:	000b      	movs	r3, r1
 800dc20:	9802      	ldr	r0, [sp, #8]
 800dc22:	9903      	ldr	r1, [sp, #12]
 800dc24:	f7f2 fc22 	bl	800046c <__aeabi_dadd>
 800dc28:	9002      	str	r0, [sp, #8]
 800dc2a:	9103      	str	r1, [sp, #12]
 800dc2c:	3401      	adds	r4, #1
 800dc2e:	9b08      	ldr	r3, [sp, #32]
 800dc30:	429c      	cmp	r4, r3
 800dc32:	dc01      	bgt.n	800dc38 <__kernel_rem_pio2+0x4d0>
 800dc34:	42a6      	cmp	r6, r4
 800dc36:	dae9      	bge.n	800dc0c <__kernel_rem_pio2+0x4a4>
 800dc38:	00f3      	lsls	r3, r6, #3
 800dc3a:	aa4e      	add	r2, sp, #312	; 0x138
 800dc3c:	18d3      	adds	r3, r2, r3
 800dc3e:	3d01      	subs	r5, #1
 800dc40:	9902      	ldr	r1, [sp, #8]
 800dc42:	9a03      	ldr	r2, [sp, #12]
 800dc44:	3601      	adds	r6, #1
 800dc46:	6019      	str	r1, [r3, #0]
 800dc48:	605a      	str	r2, [r3, #4]
 800dc4a:	e6ef      	b.n	800da2c <__kernel_rem_pio2+0x2c4>
 800dc4c:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dc4e:	2b02      	cmp	r3, #2
 800dc50:	dc0b      	bgt.n	800dc6a <__kernel_rem_pio2+0x502>
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	dd00      	ble.n	800dc58 <__kernel_rem_pio2+0x4f0>
 800dc56:	e08a      	b.n	800dd6e <__kernel_rem_pio2+0x606>
 800dc58:	d055      	beq.n	800dd06 <__kernel_rem_pio2+0x59e>
 800dc5a:	2007      	movs	r0, #7
 800dc5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc5e:	4003      	ands	r3, r0
 800dc60:	0018      	movs	r0, r3
 800dc62:	239f      	movs	r3, #159	; 0x9f
 800dc64:	009b      	lsls	r3, r3, #2
 800dc66:	449d      	add	sp, r3
 800dc68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc6a:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dc6c:	2b03      	cmp	r3, #3
 800dc6e:	d1f4      	bne.n	800dc5a <__kernel_rem_pio2+0x4f2>
 800dc70:	9b00      	ldr	r3, [sp, #0]
 800dc72:	00dc      	lsls	r4, r3, #3
 800dc74:	ab4e      	add	r3, sp, #312	; 0x138
 800dc76:	191c      	adds	r4, r3, r4
 800dc78:	0025      	movs	r5, r4
 800dc7a:	9b00      	ldr	r3, [sp, #0]
 800dc7c:	9302      	str	r3, [sp, #8]
 800dc7e:	9b02      	ldr	r3, [sp, #8]
 800dc80:	3d08      	subs	r5, #8
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	dd00      	ble.n	800dc88 <__kernel_rem_pio2+0x520>
 800dc86:	e083      	b.n	800dd90 <__kernel_rem_pio2+0x628>
 800dc88:	9d00      	ldr	r5, [sp, #0]
 800dc8a:	3c08      	subs	r4, #8
 800dc8c:	2d01      	cmp	r5, #1
 800dc8e:	dd00      	ble.n	800dc92 <__kernel_rem_pio2+0x52a>
 800dc90:	e0a0      	b.n	800ddd4 <__kernel_rem_pio2+0x66c>
 800dc92:	2400      	movs	r4, #0
 800dc94:	0021      	movs	r1, r4
 800dc96:	9b00      	ldr	r3, [sp, #0]
 800dc98:	2b01      	cmp	r3, #1
 800dc9a:	dd00      	ble.n	800dc9e <__kernel_rem_pio2+0x536>
 800dc9c:	e0b8      	b.n	800de10 <__kernel_rem_pio2+0x6a8>
 800dc9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dca0:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800dca2:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 800dca4:	9d50      	ldr	r5, [sp, #320]	; 0x140
 800dca6:	9851      	ldr	r0, [sp, #324]	; 0x144
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d000      	beq.n	800dcae <__kernel_rem_pio2+0x546>
 800dcac:	e0be      	b.n	800de2c <__kernel_rem_pio2+0x6c4>
 800dcae:	0033      	movs	r3, r6
 800dcb0:	003a      	movs	r2, r7
 800dcb2:	9e07      	ldr	r6, [sp, #28]
 800dcb4:	6032      	str	r2, [r6, #0]
 800dcb6:	6073      	str	r3, [r6, #4]
 800dcb8:	002a      	movs	r2, r5
 800dcba:	0003      	movs	r3, r0
 800dcbc:	60b2      	str	r2, [r6, #8]
 800dcbe:	60f3      	str	r3, [r6, #12]
 800dcc0:	0022      	movs	r2, r4
 800dcc2:	000b      	movs	r3, r1
 800dcc4:	6132      	str	r2, [r6, #16]
 800dcc6:	6173      	str	r3, [r6, #20]
 800dcc8:	e7c7      	b.n	800dc5a <__kernel_rem_pio2+0x4f2>
 800dcca:	9b00      	ldr	r3, [sp, #0]
 800dccc:	aa4e      	add	r2, sp, #312	; 0x138
 800dcce:	00db      	lsls	r3, r3, #3
 800dcd0:	18d3      	adds	r3, r2, r3
 800dcd2:	0028      	movs	r0, r5
 800dcd4:	681a      	ldr	r2, [r3, #0]
 800dcd6:	685b      	ldr	r3, [r3, #4]
 800dcd8:	0021      	movs	r1, r4
 800dcda:	f7f2 fbc7 	bl	800046c <__aeabi_dadd>
 800dcde:	0005      	movs	r5, r0
 800dce0:	000c      	movs	r4, r1
 800dce2:	9b00      	ldr	r3, [sp, #0]
 800dce4:	3b01      	subs	r3, #1
 800dce6:	9300      	str	r3, [sp, #0]
 800dce8:	9b00      	ldr	r3, [sp, #0]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	daed      	bge.n	800dcca <__kernel_rem_pio2+0x562>
 800dcee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d002      	beq.n	800dcfa <__kernel_rem_pio2+0x592>
 800dcf4:	2380      	movs	r3, #128	; 0x80
 800dcf6:	061b      	lsls	r3, r3, #24
 800dcf8:	18e4      	adds	r4, r4, r3
 800dcfa:	002a      	movs	r2, r5
 800dcfc:	0023      	movs	r3, r4
 800dcfe:	9907      	ldr	r1, [sp, #28]
 800dd00:	600a      	str	r2, [r1, #0]
 800dd02:	604b      	str	r3, [r1, #4]
 800dd04:	e7a9      	b.n	800dc5a <__kernel_rem_pio2+0x4f2>
 800dd06:	9da4      	ldr	r5, [sp, #656]	; 0x290
 800dd08:	002c      	movs	r4, r5
 800dd0a:	e7ed      	b.n	800dce8 <__kernel_rem_pio2+0x580>
 800dd0c:	00e3      	lsls	r3, r4, #3
 800dd0e:	aa4e      	add	r2, sp, #312	; 0x138
 800dd10:	18d3      	adds	r3, r2, r3
 800dd12:	0030      	movs	r0, r6
 800dd14:	681a      	ldr	r2, [r3, #0]
 800dd16:	685b      	ldr	r3, [r3, #4]
 800dd18:	0029      	movs	r1, r5
 800dd1a:	f7f2 fba7 	bl	800046c <__aeabi_dadd>
 800dd1e:	0006      	movs	r6, r0
 800dd20:	000d      	movs	r5, r1
 800dd22:	3c01      	subs	r4, #1
 800dd24:	2c00      	cmp	r4, #0
 800dd26:	daf1      	bge.n	800dd0c <__kernel_rem_pio2+0x5a4>
 800dd28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd2a:	0029      	movs	r1, r5
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d002      	beq.n	800dd36 <__kernel_rem_pio2+0x5ce>
 800dd30:	2380      	movs	r3, #128	; 0x80
 800dd32:	061b      	lsls	r3, r3, #24
 800dd34:	18e9      	adds	r1, r5, r3
 800dd36:	0032      	movs	r2, r6
 800dd38:	000b      	movs	r3, r1
 800dd3a:	9907      	ldr	r1, [sp, #28]
 800dd3c:	2401      	movs	r4, #1
 800dd3e:	600a      	str	r2, [r1, #0]
 800dd40:	604b      	str	r3, [r1, #4]
 800dd42:	984e      	ldr	r0, [sp, #312]	; 0x138
 800dd44:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800dd46:	002b      	movs	r3, r5
 800dd48:	f7f3 fd6c 	bl	8001824 <__aeabi_dsub>
 800dd4c:	0006      	movs	r6, r0
 800dd4e:	000d      	movs	r5, r1
 800dd50:	9b00      	ldr	r3, [sp, #0]
 800dd52:	42a3      	cmp	r3, r4
 800dd54:	da0f      	bge.n	800dd76 <__kernel_rem_pio2+0x60e>
 800dd56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d002      	beq.n	800dd62 <__kernel_rem_pio2+0x5fa>
 800dd5c:	2380      	movs	r3, #128	; 0x80
 800dd5e:	061b      	lsls	r3, r3, #24
 800dd60:	18ed      	adds	r5, r5, r3
 800dd62:	0032      	movs	r2, r6
 800dd64:	002b      	movs	r3, r5
 800dd66:	9907      	ldr	r1, [sp, #28]
 800dd68:	608a      	str	r2, [r1, #8]
 800dd6a:	60cb      	str	r3, [r1, #12]
 800dd6c:	e775      	b.n	800dc5a <__kernel_rem_pio2+0x4f2>
 800dd6e:	2600      	movs	r6, #0
 800dd70:	9c00      	ldr	r4, [sp, #0]
 800dd72:	0035      	movs	r5, r6
 800dd74:	e7d6      	b.n	800dd24 <__kernel_rem_pio2+0x5bc>
 800dd76:	00e3      	lsls	r3, r4, #3
 800dd78:	aa4e      	add	r2, sp, #312	; 0x138
 800dd7a:	18d3      	adds	r3, r2, r3
 800dd7c:	0030      	movs	r0, r6
 800dd7e:	681a      	ldr	r2, [r3, #0]
 800dd80:	685b      	ldr	r3, [r3, #4]
 800dd82:	0029      	movs	r1, r5
 800dd84:	f7f2 fb72 	bl	800046c <__aeabi_dadd>
 800dd88:	3401      	adds	r4, #1
 800dd8a:	0006      	movs	r6, r0
 800dd8c:	000d      	movs	r5, r1
 800dd8e:	e7df      	b.n	800dd50 <__kernel_rem_pio2+0x5e8>
 800dd90:	9b02      	ldr	r3, [sp, #8]
 800dd92:	68ae      	ldr	r6, [r5, #8]
 800dd94:	68ef      	ldr	r7, [r5, #12]
 800dd96:	3b01      	subs	r3, #1
 800dd98:	9302      	str	r3, [sp, #8]
 800dd9a:	682a      	ldr	r2, [r5, #0]
 800dd9c:	686b      	ldr	r3, [r5, #4]
 800dd9e:	9204      	str	r2, [sp, #16]
 800dda0:	9305      	str	r3, [sp, #20]
 800dda2:	9804      	ldr	r0, [sp, #16]
 800dda4:	9905      	ldr	r1, [sp, #20]
 800dda6:	0032      	movs	r2, r6
 800dda8:	003b      	movs	r3, r7
 800ddaa:	f7f2 fb5f 	bl	800046c <__aeabi_dadd>
 800ddae:	0002      	movs	r2, r0
 800ddb0:	000b      	movs	r3, r1
 800ddb2:	9008      	str	r0, [sp, #32]
 800ddb4:	9109      	str	r1, [sp, #36]	; 0x24
 800ddb6:	9804      	ldr	r0, [sp, #16]
 800ddb8:	9905      	ldr	r1, [sp, #20]
 800ddba:	f7f3 fd33 	bl	8001824 <__aeabi_dsub>
 800ddbe:	0032      	movs	r2, r6
 800ddc0:	003b      	movs	r3, r7
 800ddc2:	f7f2 fb53 	bl	800046c <__aeabi_dadd>
 800ddc6:	9a08      	ldr	r2, [sp, #32]
 800ddc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddca:	60a8      	str	r0, [r5, #8]
 800ddcc:	60e9      	str	r1, [r5, #12]
 800ddce:	602a      	str	r2, [r5, #0]
 800ddd0:	606b      	str	r3, [r5, #4]
 800ddd2:	e754      	b.n	800dc7e <__kernel_rem_pio2+0x516>
 800ddd4:	6826      	ldr	r6, [r4, #0]
 800ddd6:	6867      	ldr	r7, [r4, #4]
 800ddd8:	68a2      	ldr	r2, [r4, #8]
 800ddda:	68e3      	ldr	r3, [r4, #12]
 800dddc:	0030      	movs	r0, r6
 800ddde:	0039      	movs	r1, r7
 800dde0:	9202      	str	r2, [sp, #8]
 800dde2:	9303      	str	r3, [sp, #12]
 800dde4:	f7f2 fb42 	bl	800046c <__aeabi_dadd>
 800dde8:	0002      	movs	r2, r0
 800ddea:	000b      	movs	r3, r1
 800ddec:	9004      	str	r0, [sp, #16]
 800ddee:	9105      	str	r1, [sp, #20]
 800ddf0:	0030      	movs	r0, r6
 800ddf2:	0039      	movs	r1, r7
 800ddf4:	f7f3 fd16 	bl	8001824 <__aeabi_dsub>
 800ddf8:	9a02      	ldr	r2, [sp, #8]
 800ddfa:	9b03      	ldr	r3, [sp, #12]
 800ddfc:	f7f2 fb36 	bl	800046c <__aeabi_dadd>
 800de00:	9a04      	ldr	r2, [sp, #16]
 800de02:	9b05      	ldr	r3, [sp, #20]
 800de04:	60a0      	str	r0, [r4, #8]
 800de06:	60e1      	str	r1, [r4, #12]
 800de08:	6022      	str	r2, [r4, #0]
 800de0a:	6063      	str	r3, [r4, #4]
 800de0c:	3d01      	subs	r5, #1
 800de0e:	e73c      	b.n	800dc8a <__kernel_rem_pio2+0x522>
 800de10:	9b00      	ldr	r3, [sp, #0]
 800de12:	aa4e      	add	r2, sp, #312	; 0x138
 800de14:	00db      	lsls	r3, r3, #3
 800de16:	18d3      	adds	r3, r2, r3
 800de18:	0020      	movs	r0, r4
 800de1a:	681a      	ldr	r2, [r3, #0]
 800de1c:	685b      	ldr	r3, [r3, #4]
 800de1e:	f7f2 fb25 	bl	800046c <__aeabi_dadd>
 800de22:	9b00      	ldr	r3, [sp, #0]
 800de24:	0004      	movs	r4, r0
 800de26:	3b01      	subs	r3, #1
 800de28:	9300      	str	r3, [sp, #0]
 800de2a:	e734      	b.n	800dc96 <__kernel_rem_pio2+0x52e>
 800de2c:	9b07      	ldr	r3, [sp, #28]
 800de2e:	9a07      	ldr	r2, [sp, #28]
 800de30:	601f      	str	r7, [r3, #0]
 800de32:	2380      	movs	r3, #128	; 0x80
 800de34:	061b      	lsls	r3, r3, #24
 800de36:	18f6      	adds	r6, r6, r3
 800de38:	18c0      	adds	r0, r0, r3
 800de3a:	18c9      	adds	r1, r1, r3
 800de3c:	6056      	str	r6, [r2, #4]
 800de3e:	6095      	str	r5, [r2, #8]
 800de40:	60d0      	str	r0, [r2, #12]
 800de42:	6114      	str	r4, [r2, #16]
 800de44:	6151      	str	r1, [r2, #20]
 800de46:	e708      	b.n	800dc5a <__kernel_rem_pio2+0x4f2>
 800de48:	41700000 	.word	0x41700000
 800de4c:	3e700000 	.word	0x3e700000
 800de50:	0800e4b8 	.word	0x0800e4b8

0800de54 <__kernel_sin>:
 800de54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de56:	b089      	sub	sp, #36	; 0x24
 800de58:	9202      	str	r2, [sp, #8]
 800de5a:	9303      	str	r3, [sp, #12]
 800de5c:	22f9      	movs	r2, #249	; 0xf9
 800de5e:	004b      	lsls	r3, r1, #1
 800de60:	0007      	movs	r7, r0
 800de62:	000e      	movs	r6, r1
 800de64:	085b      	lsrs	r3, r3, #1
 800de66:	0592      	lsls	r2, r2, #22
 800de68:	4293      	cmp	r3, r2
 800de6a:	da03      	bge.n	800de74 <__kernel_sin+0x20>
 800de6c:	f7f4 f86c 	bl	8001f48 <__aeabi_d2iz>
 800de70:	2800      	cmp	r0, #0
 800de72:	d04c      	beq.n	800df0e <__kernel_sin+0xba>
 800de74:	003a      	movs	r2, r7
 800de76:	0033      	movs	r3, r6
 800de78:	0038      	movs	r0, r7
 800de7a:	0031      	movs	r1, r6
 800de7c:	f7f3 fa66 	bl	800134c <__aeabi_dmul>
 800de80:	0004      	movs	r4, r0
 800de82:	000d      	movs	r5, r1
 800de84:	0002      	movs	r2, r0
 800de86:	000b      	movs	r3, r1
 800de88:	0038      	movs	r0, r7
 800de8a:	0031      	movs	r1, r6
 800de8c:	f7f3 fa5e 	bl	800134c <__aeabi_dmul>
 800de90:	4a39      	ldr	r2, [pc, #228]	; (800df78 <__kernel_sin+0x124>)
 800de92:	9000      	str	r0, [sp, #0]
 800de94:	9101      	str	r1, [sp, #4]
 800de96:	4b39      	ldr	r3, [pc, #228]	; (800df7c <__kernel_sin+0x128>)
 800de98:	0020      	movs	r0, r4
 800de9a:	0029      	movs	r1, r5
 800de9c:	f7f3 fa56 	bl	800134c <__aeabi_dmul>
 800dea0:	4a37      	ldr	r2, [pc, #220]	; (800df80 <__kernel_sin+0x12c>)
 800dea2:	4b38      	ldr	r3, [pc, #224]	; (800df84 <__kernel_sin+0x130>)
 800dea4:	f7f3 fcbe 	bl	8001824 <__aeabi_dsub>
 800dea8:	0022      	movs	r2, r4
 800deaa:	002b      	movs	r3, r5
 800deac:	f7f3 fa4e 	bl	800134c <__aeabi_dmul>
 800deb0:	4a35      	ldr	r2, [pc, #212]	; (800df88 <__kernel_sin+0x134>)
 800deb2:	4b36      	ldr	r3, [pc, #216]	; (800df8c <__kernel_sin+0x138>)
 800deb4:	f7f2 fada 	bl	800046c <__aeabi_dadd>
 800deb8:	0022      	movs	r2, r4
 800deba:	002b      	movs	r3, r5
 800debc:	f7f3 fa46 	bl	800134c <__aeabi_dmul>
 800dec0:	4a33      	ldr	r2, [pc, #204]	; (800df90 <__kernel_sin+0x13c>)
 800dec2:	4b34      	ldr	r3, [pc, #208]	; (800df94 <__kernel_sin+0x140>)
 800dec4:	f7f3 fcae 	bl	8001824 <__aeabi_dsub>
 800dec8:	0022      	movs	r2, r4
 800deca:	002b      	movs	r3, r5
 800decc:	f7f3 fa3e 	bl	800134c <__aeabi_dmul>
 800ded0:	4b31      	ldr	r3, [pc, #196]	; (800df98 <__kernel_sin+0x144>)
 800ded2:	4a32      	ldr	r2, [pc, #200]	; (800df9c <__kernel_sin+0x148>)
 800ded4:	f7f2 faca 	bl	800046c <__aeabi_dadd>
 800ded8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800deda:	9004      	str	r0, [sp, #16]
 800dedc:	9105      	str	r1, [sp, #20]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d119      	bne.n	800df16 <__kernel_sin+0xc2>
 800dee2:	0002      	movs	r2, r0
 800dee4:	000b      	movs	r3, r1
 800dee6:	0020      	movs	r0, r4
 800dee8:	0029      	movs	r1, r5
 800deea:	f7f3 fa2f 	bl	800134c <__aeabi_dmul>
 800deee:	4a2c      	ldr	r2, [pc, #176]	; (800dfa0 <__kernel_sin+0x14c>)
 800def0:	4b2c      	ldr	r3, [pc, #176]	; (800dfa4 <__kernel_sin+0x150>)
 800def2:	f7f3 fc97 	bl	8001824 <__aeabi_dsub>
 800def6:	9a00      	ldr	r2, [sp, #0]
 800def8:	9b01      	ldr	r3, [sp, #4]
 800defa:	f7f3 fa27 	bl	800134c <__aeabi_dmul>
 800defe:	0002      	movs	r2, r0
 800df00:	000b      	movs	r3, r1
 800df02:	0038      	movs	r0, r7
 800df04:	0031      	movs	r1, r6
 800df06:	f7f2 fab1 	bl	800046c <__aeabi_dadd>
 800df0a:	0007      	movs	r7, r0
 800df0c:	000e      	movs	r6, r1
 800df0e:	0038      	movs	r0, r7
 800df10:	0031      	movs	r1, r6
 800df12:	b009      	add	sp, #36	; 0x24
 800df14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df16:	2200      	movs	r2, #0
 800df18:	9802      	ldr	r0, [sp, #8]
 800df1a:	9903      	ldr	r1, [sp, #12]
 800df1c:	4b22      	ldr	r3, [pc, #136]	; (800dfa8 <__kernel_sin+0x154>)
 800df1e:	f7f3 fa15 	bl	800134c <__aeabi_dmul>
 800df22:	9a04      	ldr	r2, [sp, #16]
 800df24:	9b05      	ldr	r3, [sp, #20]
 800df26:	9006      	str	r0, [sp, #24]
 800df28:	9107      	str	r1, [sp, #28]
 800df2a:	9800      	ldr	r0, [sp, #0]
 800df2c:	9901      	ldr	r1, [sp, #4]
 800df2e:	f7f3 fa0d 	bl	800134c <__aeabi_dmul>
 800df32:	0002      	movs	r2, r0
 800df34:	000b      	movs	r3, r1
 800df36:	9806      	ldr	r0, [sp, #24]
 800df38:	9907      	ldr	r1, [sp, #28]
 800df3a:	f7f3 fc73 	bl	8001824 <__aeabi_dsub>
 800df3e:	0022      	movs	r2, r4
 800df40:	002b      	movs	r3, r5
 800df42:	f7f3 fa03 	bl	800134c <__aeabi_dmul>
 800df46:	9a02      	ldr	r2, [sp, #8]
 800df48:	9b03      	ldr	r3, [sp, #12]
 800df4a:	f7f3 fc6b 	bl	8001824 <__aeabi_dsub>
 800df4e:	4a14      	ldr	r2, [pc, #80]	; (800dfa0 <__kernel_sin+0x14c>)
 800df50:	0004      	movs	r4, r0
 800df52:	000d      	movs	r5, r1
 800df54:	9800      	ldr	r0, [sp, #0]
 800df56:	9901      	ldr	r1, [sp, #4]
 800df58:	4b12      	ldr	r3, [pc, #72]	; (800dfa4 <__kernel_sin+0x150>)
 800df5a:	f7f3 f9f7 	bl	800134c <__aeabi_dmul>
 800df5e:	0002      	movs	r2, r0
 800df60:	000b      	movs	r3, r1
 800df62:	0020      	movs	r0, r4
 800df64:	0029      	movs	r1, r5
 800df66:	f7f2 fa81 	bl	800046c <__aeabi_dadd>
 800df6a:	0002      	movs	r2, r0
 800df6c:	000b      	movs	r3, r1
 800df6e:	0038      	movs	r0, r7
 800df70:	0031      	movs	r1, r6
 800df72:	f7f3 fc57 	bl	8001824 <__aeabi_dsub>
 800df76:	e7c8      	b.n	800df0a <__kernel_sin+0xb6>
 800df78:	5acfd57c 	.word	0x5acfd57c
 800df7c:	3de5d93a 	.word	0x3de5d93a
 800df80:	8a2b9ceb 	.word	0x8a2b9ceb
 800df84:	3e5ae5e6 	.word	0x3e5ae5e6
 800df88:	57b1fe7d 	.word	0x57b1fe7d
 800df8c:	3ec71de3 	.word	0x3ec71de3
 800df90:	19c161d5 	.word	0x19c161d5
 800df94:	3f2a01a0 	.word	0x3f2a01a0
 800df98:	3f811111 	.word	0x3f811111
 800df9c:	1110f8a6 	.word	0x1110f8a6
 800dfa0:	55555549 	.word	0x55555549
 800dfa4:	3fc55555 	.word	0x3fc55555
 800dfa8:	3fe00000 	.word	0x3fe00000

0800dfac <fabs>:
 800dfac:	004b      	lsls	r3, r1, #1
 800dfae:	0859      	lsrs	r1, r3, #1
 800dfb0:	4770      	bx	lr
	...

0800dfb4 <floor>:
 800dfb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dfb6:	004b      	lsls	r3, r1, #1
 800dfb8:	4a3d      	ldr	r2, [pc, #244]	; (800e0b0 <floor+0xfc>)
 800dfba:	0d5b      	lsrs	r3, r3, #21
 800dfbc:	189f      	adds	r7, r3, r2
 800dfbe:	4684      	mov	ip, r0
 800dfc0:	000e      	movs	r6, r1
 800dfc2:	000d      	movs	r5, r1
 800dfc4:	0004      	movs	r4, r0
 800dfc6:	9001      	str	r0, [sp, #4]
 800dfc8:	2f13      	cmp	r7, #19
 800dfca:	dc34      	bgt.n	800e036 <floor+0x82>
 800dfcc:	2f00      	cmp	r7, #0
 800dfce:	da16      	bge.n	800dffe <floor+0x4a>
 800dfd0:	4a38      	ldr	r2, [pc, #224]	; (800e0b4 <floor+0x100>)
 800dfd2:	4b39      	ldr	r3, [pc, #228]	; (800e0b8 <floor+0x104>)
 800dfd4:	4660      	mov	r0, ip
 800dfd6:	0031      	movs	r1, r6
 800dfd8:	f7f2 fa48 	bl	800046c <__aeabi_dadd>
 800dfdc:	2200      	movs	r2, #0
 800dfde:	2300      	movs	r3, #0
 800dfe0:	f7f2 fa30 	bl	8000444 <__aeabi_dcmpgt>
 800dfe4:	2800      	cmp	r0, #0
 800dfe6:	d007      	beq.n	800dff8 <floor+0x44>
 800dfe8:	2e00      	cmp	r6, #0
 800dfea:	da5d      	bge.n	800e0a8 <floor+0xf4>
 800dfec:	0073      	lsls	r3, r6, #1
 800dfee:	085b      	lsrs	r3, r3, #1
 800dff0:	431c      	orrs	r4, r3
 800dff2:	d001      	beq.n	800dff8 <floor+0x44>
 800dff4:	2400      	movs	r4, #0
 800dff6:	4d31      	ldr	r5, [pc, #196]	; (800e0bc <floor+0x108>)
 800dff8:	46a4      	mov	ip, r4
 800dffa:	002e      	movs	r6, r5
 800dffc:	e029      	b.n	800e052 <floor+0x9e>
 800dffe:	4b30      	ldr	r3, [pc, #192]	; (800e0c0 <floor+0x10c>)
 800e000:	413b      	asrs	r3, r7
 800e002:	9300      	str	r3, [sp, #0]
 800e004:	400b      	ands	r3, r1
 800e006:	4303      	orrs	r3, r0
 800e008:	d023      	beq.n	800e052 <floor+0x9e>
 800e00a:	4a2a      	ldr	r2, [pc, #168]	; (800e0b4 <floor+0x100>)
 800e00c:	4b2a      	ldr	r3, [pc, #168]	; (800e0b8 <floor+0x104>)
 800e00e:	4660      	mov	r0, ip
 800e010:	0031      	movs	r1, r6
 800e012:	f7f2 fa2b 	bl	800046c <__aeabi_dadd>
 800e016:	2200      	movs	r2, #0
 800e018:	2300      	movs	r3, #0
 800e01a:	f7f2 fa13 	bl	8000444 <__aeabi_dcmpgt>
 800e01e:	2800      	cmp	r0, #0
 800e020:	d0ea      	beq.n	800dff8 <floor+0x44>
 800e022:	2e00      	cmp	r6, #0
 800e024:	da03      	bge.n	800e02e <floor+0x7a>
 800e026:	2380      	movs	r3, #128	; 0x80
 800e028:	035b      	lsls	r3, r3, #13
 800e02a:	413b      	asrs	r3, r7
 800e02c:	18f5      	adds	r5, r6, r3
 800e02e:	9b00      	ldr	r3, [sp, #0]
 800e030:	2400      	movs	r4, #0
 800e032:	439d      	bics	r5, r3
 800e034:	e7e0      	b.n	800dff8 <floor+0x44>
 800e036:	2f33      	cmp	r7, #51	; 0x33
 800e038:	dd0f      	ble.n	800e05a <floor+0xa6>
 800e03a:	2380      	movs	r3, #128	; 0x80
 800e03c:	00db      	lsls	r3, r3, #3
 800e03e:	429f      	cmp	r7, r3
 800e040:	d107      	bne.n	800e052 <floor+0x9e>
 800e042:	0002      	movs	r2, r0
 800e044:	000b      	movs	r3, r1
 800e046:	4660      	mov	r0, ip
 800e048:	0031      	movs	r1, r6
 800e04a:	f7f2 fa0f 	bl	800046c <__aeabi_dadd>
 800e04e:	4684      	mov	ip, r0
 800e050:	000e      	movs	r6, r1
 800e052:	4660      	mov	r0, ip
 800e054:	0031      	movs	r1, r6
 800e056:	b003      	add	sp, #12
 800e058:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e05a:	4a1a      	ldr	r2, [pc, #104]	; (800e0c4 <floor+0x110>)
 800e05c:	189b      	adds	r3, r3, r2
 800e05e:	2201      	movs	r2, #1
 800e060:	4252      	negs	r2, r2
 800e062:	40da      	lsrs	r2, r3
 800e064:	9200      	str	r2, [sp, #0]
 800e066:	4210      	tst	r0, r2
 800e068:	d0f3      	beq.n	800e052 <floor+0x9e>
 800e06a:	4a12      	ldr	r2, [pc, #72]	; (800e0b4 <floor+0x100>)
 800e06c:	4b12      	ldr	r3, [pc, #72]	; (800e0b8 <floor+0x104>)
 800e06e:	4660      	mov	r0, ip
 800e070:	0031      	movs	r1, r6
 800e072:	f7f2 f9fb 	bl	800046c <__aeabi_dadd>
 800e076:	2200      	movs	r2, #0
 800e078:	2300      	movs	r3, #0
 800e07a:	f7f2 f9e3 	bl	8000444 <__aeabi_dcmpgt>
 800e07e:	2800      	cmp	r0, #0
 800e080:	d0ba      	beq.n	800dff8 <floor+0x44>
 800e082:	2e00      	cmp	r6, #0
 800e084:	da02      	bge.n	800e08c <floor+0xd8>
 800e086:	2f14      	cmp	r7, #20
 800e088:	d103      	bne.n	800e092 <floor+0xde>
 800e08a:	3501      	adds	r5, #1
 800e08c:	9b00      	ldr	r3, [sp, #0]
 800e08e:	439c      	bics	r4, r3
 800e090:	e7b2      	b.n	800dff8 <floor+0x44>
 800e092:	2334      	movs	r3, #52	; 0x34
 800e094:	1bdf      	subs	r7, r3, r7
 800e096:	3b33      	subs	r3, #51	; 0x33
 800e098:	40bb      	lsls	r3, r7
 800e09a:	18e4      	adds	r4, r4, r3
 800e09c:	9b01      	ldr	r3, [sp, #4]
 800e09e:	429c      	cmp	r4, r3
 800e0a0:	419b      	sbcs	r3, r3
 800e0a2:	425b      	negs	r3, r3
 800e0a4:	18f5      	adds	r5, r6, r3
 800e0a6:	e7f1      	b.n	800e08c <floor+0xd8>
 800e0a8:	2400      	movs	r4, #0
 800e0aa:	0025      	movs	r5, r4
 800e0ac:	e7a4      	b.n	800dff8 <floor+0x44>
 800e0ae:	46c0      	nop			; (mov r8, r8)
 800e0b0:	fffffc01 	.word	0xfffffc01
 800e0b4:	8800759c 	.word	0x8800759c
 800e0b8:	7e37e43c 	.word	0x7e37e43c
 800e0bc:	bff00000 	.word	0xbff00000
 800e0c0:	000fffff 	.word	0x000fffff
 800e0c4:	fffffbed 	.word	0xfffffbed

0800e0c8 <scalbn>:
 800e0c8:	004b      	lsls	r3, r1, #1
 800e0ca:	b570      	push	{r4, r5, r6, lr}
 800e0cc:	0d5b      	lsrs	r3, r3, #21
 800e0ce:	0014      	movs	r4, r2
 800e0d0:	000a      	movs	r2, r1
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d10d      	bne.n	800e0f2 <scalbn+0x2a>
 800e0d6:	004b      	lsls	r3, r1, #1
 800e0d8:	085b      	lsrs	r3, r3, #1
 800e0da:	4303      	orrs	r3, r0
 800e0dc:	d010      	beq.n	800e100 <scalbn+0x38>
 800e0de:	4b27      	ldr	r3, [pc, #156]	; (800e17c <scalbn+0xb4>)
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	f7f3 f933 	bl	800134c <__aeabi_dmul>
 800e0e6:	4b26      	ldr	r3, [pc, #152]	; (800e180 <scalbn+0xb8>)
 800e0e8:	429c      	cmp	r4, r3
 800e0ea:	da0a      	bge.n	800e102 <scalbn+0x3a>
 800e0ec:	4a25      	ldr	r2, [pc, #148]	; (800e184 <scalbn+0xbc>)
 800e0ee:	4b26      	ldr	r3, [pc, #152]	; (800e188 <scalbn+0xc0>)
 800e0f0:	e019      	b.n	800e126 <scalbn+0x5e>
 800e0f2:	4d26      	ldr	r5, [pc, #152]	; (800e18c <scalbn+0xc4>)
 800e0f4:	42ab      	cmp	r3, r5
 800e0f6:	d108      	bne.n	800e10a <scalbn+0x42>
 800e0f8:	0002      	movs	r2, r0
 800e0fa:	000b      	movs	r3, r1
 800e0fc:	f7f2 f9b6 	bl	800046c <__aeabi_dadd>
 800e100:	bd70      	pop	{r4, r5, r6, pc}
 800e102:	000a      	movs	r2, r1
 800e104:	004b      	lsls	r3, r1, #1
 800e106:	0d5b      	lsrs	r3, r3, #21
 800e108:	3b36      	subs	r3, #54	; 0x36
 800e10a:	4d21      	ldr	r5, [pc, #132]	; (800e190 <scalbn+0xc8>)
 800e10c:	18e3      	adds	r3, r4, r3
 800e10e:	42ab      	cmp	r3, r5
 800e110:	dd0c      	ble.n	800e12c <scalbn+0x64>
 800e112:	4c20      	ldr	r4, [pc, #128]	; (800e194 <scalbn+0xcc>)
 800e114:	4d20      	ldr	r5, [pc, #128]	; (800e198 <scalbn+0xd0>)
 800e116:	2900      	cmp	r1, #0
 800e118:	da01      	bge.n	800e11e <scalbn+0x56>
 800e11a:	4c1e      	ldr	r4, [pc, #120]	; (800e194 <scalbn+0xcc>)
 800e11c:	4d1f      	ldr	r5, [pc, #124]	; (800e19c <scalbn+0xd4>)
 800e11e:	0020      	movs	r0, r4
 800e120:	0029      	movs	r1, r5
 800e122:	4a1c      	ldr	r2, [pc, #112]	; (800e194 <scalbn+0xcc>)
 800e124:	4b1c      	ldr	r3, [pc, #112]	; (800e198 <scalbn+0xd0>)
 800e126:	f7f3 f911 	bl	800134c <__aeabi_dmul>
 800e12a:	e7e9      	b.n	800e100 <scalbn+0x38>
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	dd05      	ble.n	800e13c <scalbn+0x74>
 800e130:	4c1b      	ldr	r4, [pc, #108]	; (800e1a0 <scalbn+0xd8>)
 800e132:	051b      	lsls	r3, r3, #20
 800e134:	4022      	ands	r2, r4
 800e136:	431a      	orrs	r2, r3
 800e138:	0011      	movs	r1, r2
 800e13a:	e7e1      	b.n	800e100 <scalbn+0x38>
 800e13c:	001d      	movs	r5, r3
 800e13e:	3535      	adds	r5, #53	; 0x35
 800e140:	da13      	bge.n	800e16a <scalbn+0xa2>
 800e142:	4a18      	ldr	r2, [pc, #96]	; (800e1a4 <scalbn+0xdc>)
 800e144:	0fcb      	lsrs	r3, r1, #31
 800e146:	4294      	cmp	r4, r2
 800e148:	dd08      	ble.n	800e15c <scalbn+0x94>
 800e14a:	4812      	ldr	r0, [pc, #72]	; (800e194 <scalbn+0xcc>)
 800e14c:	4912      	ldr	r1, [pc, #72]	; (800e198 <scalbn+0xd0>)
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d001      	beq.n	800e156 <scalbn+0x8e>
 800e152:	4810      	ldr	r0, [pc, #64]	; (800e194 <scalbn+0xcc>)
 800e154:	4911      	ldr	r1, [pc, #68]	; (800e19c <scalbn+0xd4>)
 800e156:	4a0f      	ldr	r2, [pc, #60]	; (800e194 <scalbn+0xcc>)
 800e158:	4b0f      	ldr	r3, [pc, #60]	; (800e198 <scalbn+0xd0>)
 800e15a:	e7e4      	b.n	800e126 <scalbn+0x5e>
 800e15c:	4809      	ldr	r0, [pc, #36]	; (800e184 <scalbn+0xbc>)
 800e15e:	490a      	ldr	r1, [pc, #40]	; (800e188 <scalbn+0xc0>)
 800e160:	2b00      	cmp	r3, #0
 800e162:	d0c3      	beq.n	800e0ec <scalbn+0x24>
 800e164:	4807      	ldr	r0, [pc, #28]	; (800e184 <scalbn+0xbc>)
 800e166:	4910      	ldr	r1, [pc, #64]	; (800e1a8 <scalbn+0xe0>)
 800e168:	e7c0      	b.n	800e0ec <scalbn+0x24>
 800e16a:	4c0d      	ldr	r4, [pc, #52]	; (800e1a0 <scalbn+0xd8>)
 800e16c:	3336      	adds	r3, #54	; 0x36
 800e16e:	4022      	ands	r2, r4
 800e170:	051b      	lsls	r3, r3, #20
 800e172:	4313      	orrs	r3, r2
 800e174:	0019      	movs	r1, r3
 800e176:	2200      	movs	r2, #0
 800e178:	4b0c      	ldr	r3, [pc, #48]	; (800e1ac <scalbn+0xe4>)
 800e17a:	e7d4      	b.n	800e126 <scalbn+0x5e>
 800e17c:	43500000 	.word	0x43500000
 800e180:	ffff3cb0 	.word	0xffff3cb0
 800e184:	c2f8f359 	.word	0xc2f8f359
 800e188:	01a56e1f 	.word	0x01a56e1f
 800e18c:	000007ff 	.word	0x000007ff
 800e190:	000007fe 	.word	0x000007fe
 800e194:	8800759c 	.word	0x8800759c
 800e198:	7e37e43c 	.word	0x7e37e43c
 800e19c:	fe37e43c 	.word	0xfe37e43c
 800e1a0:	800fffff 	.word	0x800fffff
 800e1a4:	0000c350 	.word	0x0000c350
 800e1a8:	81a56e1f 	.word	0x81a56e1f
 800e1ac:	3c900000 	.word	0x3c900000

0800e1b0 <_init>:
 800e1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1b2:	46c0      	nop			; (mov r8, r8)
 800e1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1b6:	bc08      	pop	{r3}
 800e1b8:	469e      	mov	lr, r3
 800e1ba:	4770      	bx	lr

0800e1bc <_fini>:
 800e1bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1be:	46c0      	nop			; (mov r8, r8)
 800e1c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1c2:	bc08      	pop	{r3}
 800e1c4:	469e      	mov	lr, r3
 800e1c6:	4770      	bx	lr
