// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_compute_greedy_potential_score (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r1,
        r2,
        sign,
        k1,
        k2,
        M_cols,
        M_e_0_address0,
        M_e_0_ce0,
        M_e_0_we0,
        M_e_0_d0,
        M_e_0_q0,
        M_e_1_address0,
        M_e_1_ce0,
        M_e_1_we0,
        M_e_1_d0,
        M_e_1_q0,
        M_e_2_address0,
        M_e_2_ce0,
        M_e_2_we0,
        M_e_2_d0,
        M_e_2_q0,
        M_e_3_address0,
        M_e_3_ce0,
        M_e_3_we0,
        M_e_3_d0,
        M_e_3_q0,
        M_t_i,
        M_t_o,
        M_t_o_ap_vld,
        M_t_capacity,
        M_rows,
        ap_return
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [30:0] r1;
input  [8:0] r2;
input  [1:0] sign;
input  [31:0] k1;
input  [31:0] k2;
input  [31:0] M_cols;
output  [14:0] M_e_0_address0;
output   M_e_0_ce0;
output   M_e_0_we0;
output  [31:0] M_e_0_d0;
input  [31:0] M_e_0_q0;
output  [14:0] M_e_1_address0;
output   M_e_1_ce0;
output   M_e_1_we0;
output  [31:0] M_e_1_d0;
input  [31:0] M_e_1_q0;
output  [14:0] M_e_2_address0;
output   M_e_2_ce0;
output   M_e_2_we0;
output  [31:0] M_e_2_d0;
input  [31:0] M_e_2_q0;
output  [14:0] M_e_3_address0;
output   M_e_3_ce0;
output   M_e_3_we0;
output  [31:0] M_e_3_d0;
input  [31:0] M_e_3_q0;
input  [31:0] M_t_i;
output  [31:0] M_t_o;
output   M_t_o_ap_vld;
input  [31:0] M_t_capacity;
input  [31:0] M_rows;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[14:0] M_e_0_address0;
reg M_e_0_ce0;
reg M_e_0_we0;
reg[31:0] M_e_0_d0;
reg[14:0] M_e_1_address0;
reg M_e_1_ce0;
reg M_e_1_we0;
reg[31:0] M_e_1_d0;
reg[14:0] M_e_2_address0;
reg M_e_2_ce0;
reg M_e_2_we0;
reg[31:0] M_e_2_d0;
reg[14:0] M_e_3_address0;
reg M_e_3_ce0;
reg M_e_3_we0;
reg[31:0] M_e_3_d0;
reg[31:0] M_t_o;
reg M_t_o_ap_vld;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln196_fu_507_p2;
reg   [0:0] icmp_ln196_reg_1155;
wire  signed [31:0] overlap_fu_513_p3;
reg  signed [31:0] overlap_reg_1161;
wire   [0:0] icmp_ln197_fu_531_p2;
reg   [0:0] icmp_ln197_reg_1166;
wire    ap_CS_fsm_state3;
wire   [31:0] grp_fu_486_p2;
reg   [31:0] score_reg_1176;
wire   [0:0] icmp_ln199_fu_537_p2;
reg   [0:0] icmp_ln199_reg_1182;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln118_fu_554_p2;
reg   [0:0] icmp_ln118_reg_1189;
wire   [31:0] new_col_fu_568_p2;
reg   [31:0] new_col_reg_1196;
wire   [1:0] trunc_ln119_fu_574_p1;
reg   [1:0] trunc_ln119_reg_1201;
wire   [8:0] new_row_fu_588_p2;
reg   [8:0] new_row_reg_1205;
wire   [14:0] trunc_ln121_fu_610_p1;
reg   [14:0] trunc_ln121_reg_1211;
reg   [14:0] M_e_0_addr_reg_1216;
reg   [14:0] M_e_1_addr_reg_1221;
reg   [14:0] M_e_2_addr_reg_1226;
reg   [14:0] M_e_3_addr_reg_1231;
wire   [31:0] select_ln122_fu_628_p3;
reg   [31:0] select_ln122_reg_1236;
wire   [14:0] add_ln122_2_fu_653_p2;
reg   [14:0] add_ln122_2_reg_1244;
reg   [14:0] M_e_0_addr_7_reg_1249;
reg   [14:0] M_e_1_addr_7_reg_1254;
reg   [14:0] M_e_2_addr_7_reg_1259;
reg   [14:0] M_e_3_addr_7_reg_1264;
wire   [0:0] cmp34_i_fu_683_p2;
reg   [0:0] cmp34_i_reg_1269;
wire    ap_CS_fsm_state6;
wire   [14:0] add_ln124_fu_706_p2;
reg   [14:0] add_ln124_reg_1274;
wire    ap_CS_fsm_state7;
wire   [1:0] trunc_ln178_fu_719_p1;
reg   [1:0] trunc_ln178_reg_1293;
wire    ap_CS_fsm_state8;
wire   [31:0] R_fu_723_p2;
reg   [31:0] R_reg_1298;
reg   [30:0] i_3_reg_1304;
wire    ap_CS_fsm_state9;
wire   [30:0] j_6_fu_750_p2;
reg   [30:0] j_6_reg_1312;
wire   [31:0] zext_ln181_1_fu_756_p1;
wire   [0:0] icmp_ln141_fu_760_p2;
reg   [0:0] icmp_ln141_reg_1322;
wire   [31:0] t_old_fu_766_p2;
reg   [31:0] t_old_reg_1326;
wire   [8:0] trunc_ln181_fu_777_p1;
reg   [8:0] trunc_ln181_reg_1336;
wire    ap_CS_fsm_state10;
wire   [31:0] j_5_fu_781_p2;
reg   [31:0] j_5_reg_1341;
reg   [31:0] n_1_reg_1346;
wire    ap_CS_fsm_state12;
wire   [31:0] s_3_fu_827_p3;
reg   [31:0] s_3_reg_1351;
wire   [0:0] icmp_ln186_fu_845_p2;
reg   [0:0] icmp_ln186_reg_1357;
wire   [31:0] rowt_fu_872_p2;
reg   [31:0] rowt_reg_1362;
wire    ap_CS_fsm_state14;
wire   [1:0] add_ln144_fu_881_p2;
reg   [1:0] add_ln144_reg_1369;
wire   [31:0] colt_fu_887_p2;
reg   [31:0] colt_reg_1376;
reg   [14:0] lshr_ln4_reg_1381;
wire   [14:0] add_ln165_fu_927_p2;
reg   [14:0] add_ln165_reg_1389;
wire   [31:0] select_ln145_fu_941_p3;
reg   [31:0] select_ln145_reg_1394;
wire    ap_CS_fsm_state16;
wire   [31:0] r_fu_949_p2;
reg   [31:0] r_reg_1403;
wire   [0:0] icmp_ln152_fu_954_p2;
reg   [0:0] icmp_ln152_reg_1408;
wire   [1:0] trunc_ln145_fu_968_p1;
reg   [1:0] trunc_ln145_reg_1412;
wire    ap_CS_fsm_state19;
wire   [0:0] and_ln160_fu_990_p2;
reg   [0:0] and_ln160_reg_1417;
wire   [0:0] empty_47_fu_1008_p2;
reg   [0:0] empty_47_reg_1421;
wire   [14:0] add_ln161_1_fu_1036_p2;
reg   [14:0] add_ln161_1_reg_1425;
wire   [14:0] add_ln162_1_fu_1079_p2;
reg   [14:0] add_ln162_1_reg_1430;
reg   [14:0] M_e_0_addr_9_reg_1435;
reg   [14:0] M_e_1_addr_9_reg_1440;
reg   [14:0] M_e_2_addr_9_reg_1445;
reg   [14:0] M_e_3_addr_9_reg_1450;
reg   [31:0] mul_ln203_reg_1455;
wire    ap_CS_fsm_state22;
wire    grp_compute_pp_nn_fu_399_ap_start;
wire    grp_compute_pp_nn_fu_399_ap_done;
wire    grp_compute_pp_nn_fu_399_ap_idle;
wire    grp_compute_pp_nn_fu_399_ap_ready;
reg   [30:0] grp_compute_pp_nn_fu_399_r1;
reg   [8:0] grp_compute_pp_nn_fu_399_r2;
wire   [14:0] grp_compute_pp_nn_fu_399_M_e_0_address0;
wire    grp_compute_pp_nn_fu_399_M_e_0_ce0;
wire   [14:0] grp_compute_pp_nn_fu_399_M_e_1_address0;
wire    grp_compute_pp_nn_fu_399_M_e_1_ce0;
wire   [14:0] grp_compute_pp_nn_fu_399_M_e_2_address0;
wire    grp_compute_pp_nn_fu_399_M_e_2_ce0;
wire   [14:0] grp_compute_pp_nn_fu_399_M_e_3_address0;
wire    grp_compute_pp_nn_fu_399_M_e_3_ce0;
wire   [31:0] grp_compute_pp_nn_fu_399_ap_return_0;
wire   [31:0] grp_compute_pp_nn_fu_399_ap_return_1;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_done;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_idle;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_ready;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_d0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_d0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_d0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_d0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_idle;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_ready;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out_ap_vld;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_ce0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_ce0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_ce0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_idle;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_ready;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out_ap_vld;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out_ap_vld;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_ce0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_ce0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_ce0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_done;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_idle;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_ready;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_d0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_d0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_d0;
wire   [14:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_address0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_ce0;
wire    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_we0;
wire   [31:0] grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_d0;
wire   [31:0] add_ln136_fu_713_p2;
reg   [31:0] ap_phi_mux_M_t_loc_0_phi_fu_307_p4;
reg   [31:0] M_t_loc_0_reg_304;
reg    ap_block_state8_on_subcall_done;
reg   [0:0] M_t_flag_0_reg_314;
reg   [31:0] j_reg_327;
wire   [0:0] icmp_ln181_fu_745_p2;
wire    ap_CS_fsm_state13;
reg   [31:0] ap_phi_mux_move_type_2_phi_fu_340_p4;
reg   [31:0] move_type_2_reg_336;
reg   [31:0] ap_phi_mux_row2_2_phi_fu_351_p4;
reg   [31:0] row2_2_reg_347;
reg   [31:0] M_t_new_2_reg_358;
reg    ap_predicate_op221_call_state22;
reg    ap_block_state22_on_subcall_done;
wire   [0:0] ap_phi_mux_M_t_flag_2_phi_fu_375_p6;
reg   [0:0] M_t_flag_2_reg_371;
wire   [31:0] score_1_fu_1107_p2;
reg   [31:0] ap_phi_mux_agg_result_0_phi_fu_390_p6;
reg   [31:0] agg_result_0_reg_386;
wire    ap_CS_fsm_state23;
reg    grp_compute_pp_nn_fu_399_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg;
wire    M_e_0_we0_out;
wire    M_e_1_we0_out;
wire    M_e_2_we0_out;
wire    M_e_3_we0_out;
reg    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg   [31:0] move_type_1_loc_fu_114;
reg   [31:0] row2_1_loc_fu_110;
reg    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln121_fu_620_p1;
wire   [63:0] zext_ln122_1_fu_665_p1;
wire   [63:0] zext_ln161_fu_1047_p1;
wire   [63:0] zext_ln162_fu_1090_p1;
reg   [30:0] i_fu_122;
wire   [0:0] icmp_ln181_1_fu_772_p2;
reg   [31:0] s_fu_126;
wire   [31:0] s_5_fu_861_p3;
reg    M_e_2_we0_local;
wire    ap_CS_fsm_state5;
reg   [31:0] M_e_2_d0_local;
reg    M_e_2_ce0_local;
reg   [14:0] M_e_2_address0_local;
wire    ap_CS_fsm_state20;
reg    M_e_1_we0_local;
reg   [31:0] M_e_1_d0_local;
reg    M_e_1_ce0_local;
reg   [14:0] M_e_1_address0_local;
reg    M_e_0_we0_local;
reg   [31:0] M_e_0_d0_local;
reg    M_e_0_ce0_local;
reg   [14:0] M_e_0_address0_local;
reg    M_e_3_we0_local;
reg   [31:0] M_e_3_d0_local;
reg    M_e_3_ce0_local;
reg   [14:0] M_e_3_address0_local;
reg  signed [31:0] grp_fu_486_p0;
reg  signed [31:0] grp_fu_486_p1;
wire   [30:0] tmp_fu_521_p4;
wire  signed [31:0] icmp_ln199_fu_537_p0;
wire   [8:0] trunc_ln118_1_fu_564_p1;
wire   [8:0] trunc_ln118_fu_546_p1;
wire   [30:0] shl_ln121_fu_594_p2;
wire   [30:0] shl_ln121_1_fu_599_p2;
wire   [30:0] add_ln121_2_fu_604_p2;
wire   [14:0] lshr_ln_fu_578_p4;
wire   [14:0] add_ln121_fu_614_p2;
wire   [12:0] tmp_7_fu_642_p3;
wire   [14:0] tmp_6_fu_635_p3;
wire   [14:0] zext_ln122_fu_649_p1;
wire   [14:0] add_ln122_fu_659_p2;
wire   [12:0] tmp_9_fu_695_p3;
wire   [14:0] tmp_8_fu_688_p3;
wire   [14:0] zext_ln124_fu_702_p1;
wire   [31:0] zext_ln181_fu_741_p1;
wire   [30:0] tmp_10_fu_799_p4;
wire   [31:0] add_ln185_fu_815_p2;
wire   [0:0] icmp_ln185_fu_809_p2;
wire   [31:0] s_2_fu_821_p2;
wire   [30:0] tmp_11_fu_835_p4;
wire   [31:0] add_ln186_fu_851_p2;
wire   [31:0] s_4_fu_856_p2;
wire   [1:0] trunc_ln144_fu_877_p1;
wire   [8:0] trunc_ln165_fu_903_p1;
wire   [10:0] trunc_ln165_1_fu_915_p1;
wire   [14:0] p_shl5_fu_907_p3;
wire   [14:0] p_shl6_fu_919_p3;
wire   [0:0] icmp_ln146_fu_933_p2;
wire   [0:0] tmp_12_fu_972_p3;
wire   [0:0] icmp_ln160_fu_985_p2;
wire   [0:0] xor_ln160_fu_979_p2;
wire   [0:0] empty_46_fu_1002_p2;
wire   [0:0] empty_fu_996_p2;
wire   [8:0] trunc_ln161_fu_1014_p1;
wire   [10:0] trunc_ln161_1_fu_1025_p1;
wire   [14:0] p_shl7_fu_1017_p3;
wire   [14:0] p_shl8_fu_1028_p3;
wire   [14:0] add_ln161_fu_1042_p2;
wire   [8:0] trunc_ln162_fu_1055_p1;
wire   [10:0] trunc_ln162_1_fu_1067_p1;
wire   [14:0] p_shl_fu_1059_p3;
wire   [14:0] p_shl9_fu_1071_p3;
wire   [14:0] add_ln162_fu_1085_p2;
reg   [31:0] ap_return_preg;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_compute_pp_nn_fu_399_ap_start_reg = 1'b0;
#0 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg = 1'b0;
#0 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg = 1'b0;
#0 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg = 1'b0;
#0 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg = 1'b0;
#0 i_fu_122 = 31'd0;
#0 s_fu_126 = 32'd0;
#0 ap_return_preg = 32'd0;
end

fmm_reduce_kernel_compute_pp_nn grp_compute_pp_nn_fu_399(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_pp_nn_fu_399_ap_start),
    .ap_done(grp_compute_pp_nn_fu_399_ap_done),
    .ap_idle(grp_compute_pp_nn_fu_399_ap_idle),
    .ap_ready(grp_compute_pp_nn_fu_399_ap_ready),
    .r1(grp_compute_pp_nn_fu_399_r1),
    .r2(grp_compute_pp_nn_fu_399_r2),
    .M_cols(M_cols),
    .M_e_0_address0(grp_compute_pp_nn_fu_399_M_e_0_address0),
    .M_e_0_ce0(grp_compute_pp_nn_fu_399_M_e_0_ce0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_compute_pp_nn_fu_399_M_e_1_address0),
    .M_e_1_ce0(grp_compute_pp_nn_fu_399_M_e_1_ce0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_compute_pp_nn_fu_399_M_e_2_address0),
    .M_e_2_ce0(grp_compute_pp_nn_fu_399_M_e_2_ce0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_compute_pp_nn_fu_399_M_e_3_address0),
    .M_e_3_ce0(grp_compute_pp_nn_fu_399_M_e_3_ce0),
    .M_e_3_q0(M_e_3_q0),
    .ap_return_0(grp_compute_pp_nn_fu_399_ap_return_0),
    .ap_return_1(grp_compute_pp_nn_fu_399_ap_return_1)
);

fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start),
    .ap_done(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_done),
    .ap_idle(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_idle),
    .ap_ready(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_ready),
    .new_col(new_col_reg_1196),
    .mul_ln121(trunc_ln121_reg_1211),
    .mul_ln122(add_ln122_2_reg_1244),
    .mul_ln133(add_ln124_reg_1274),
    .icmp_ln196(icmp_ln196_reg_1155),
    .cmp34_i(cmp34_i_reg_1269),
    .M_e_0_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_address0),
    .M_e_0_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_ce0),
    .M_e_0_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_we0),
    .M_e_0_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_d0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_address0),
    .M_e_1_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_ce0),
    .M_e_1_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_we0),
    .M_e_1_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_d0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_address0),
    .M_e_2_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_ce0),
    .M_e_2_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_we0),
    .M_e_2_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_d0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_address0),
    .M_e_3_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_ce0),
    .M_e_3_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_we0),
    .M_e_3_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_d0),
    .M_e_3_q0(M_e_3_q0)
);

fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start),
    .ap_done(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done),
    .ap_idle(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_idle),
    .ap_ready(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_ready),
    .rowt(rowt_reg_1362),
    .zext_ln144(lshr_ln4_reg_1381),
    .add_ln144(add_ln144_reg_1369),
    .row1_ce_out(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out),
    .row1_ce_out_ap_vld(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out_ap_vld),
    .M_e_0_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_address0),
    .M_e_0_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_ce0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_address0),
    .M_e_1_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_ce0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_address0),
    .M_e_2_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_ce0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_address0),
    .M_e_3_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_ce0),
    .M_e_3_q0(M_e_3_q0)
);

fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start),
    .ap_done(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done),
    .ap_idle(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_idle),
    .ap_ready(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_ready),
    .zext_ln152(r_reg_1403),
    .zext_ln144(lshr_ln4_reg_1381),
    .add_ln144(add_ln144_reg_1369),
    .sext_ln152(select_ln145_reg_1394),
    .move_type_1_out(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out),
    .move_type_1_out_ap_vld(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out_ap_vld),
    .row2_1_out(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out),
    .row2_1_out_ap_vld(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out_ap_vld),
    .M_e_0_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_address0),
    .M_e_0_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_ce0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_address0),
    .M_e_1_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_ce0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_address0),
    .M_e_2_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_ce0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_address0),
    .M_e_3_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_ce0),
    .M_e_3_q0(M_e_3_q0)
);

fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start),
    .ap_done(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_done),
    .ap_idle(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_idle),
    .ap_ready(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_ready),
    .move_type_2(trunc_ln145_reg_1412),
    .colt(colt_reg_1376),
    .mul_ln165(add_ln165_reg_1389),
    .mul_ln161(add_ln161_1_reg_1425),
    .mul_ln162(add_ln162_1_reg_1430),
    .M_e_0_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_address0),
    .M_e_0_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_ce0),
    .M_e_0_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_we0),
    .M_e_0_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_d0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_address0),
    .M_e_1_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_ce0),
    .M_e_1_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_we0),
    .M_e_1_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_d0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_address0),
    .M_e_2_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_ce0),
    .M_e_2_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_we0),
    .M_e_2_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_d0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_address0),
    .M_e_3_ce0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_ce0),
    .M_e_3_we0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_we0),
    .M_e_3_d0(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_d0),
    .M_e_3_q0(M_e_3_q0)
);

fmm_reduce_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U92(
    .din0(grp_fu_486_p0),
    .din1(grp_fu_486_p1),
    .dout(grp_fu_486_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_preg <= ap_phi_mux_agg_result_0_phi_fu_390_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg <= 1'b1;
        end else if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_ready == 1'b1)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg <= 1'b1;
        end else if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_ready == 1'b1)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg <= 1'b1;
        end else if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_ready == 1'b1)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg <= 1'b1;
        end else if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_ready == 1'b1)) begin
            grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_pp_nn_fu_399_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_compute_pp_nn_fu_399_ap_start_reg <= 1'b1;
        end else if ((grp_compute_pp_nn_fu_399_ap_ready == 1'b1)) begin
            grp_compute_pp_nn_fu_399_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln118_fu_554_p2 == 1'd0) & (icmp_ln199_fu_537_p2 == 1'd0))) begin
        M_t_flag_0_reg_314 <= 1'd0;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_t_flag_0_reg_314 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state22_on_subcall_done) & (1'd1 == and_ln160_reg_1417) & (empty_47_reg_1421 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln141_reg_1322 == 1'd0))) begin
        M_t_flag_2_reg_371 <= 1'd1;
    end else if ((((icmp_ln181_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln141_fu_760_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & ((1'd0 == and_ln160_fu_990_p2) | (empty_47_fu_1008_p2 == 1'd0))))) begin
        M_t_flag_2_reg_371 <= M_t_flag_0_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln118_fu_554_p2 == 1'd0) & (icmp_ln199_fu_537_p2 == 1'd0))) begin
        M_t_loc_0_reg_304 <= M_t_i;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_t_loc_0_reg_304 <= add_ln136_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state22_on_subcall_done) & (1'd1 == and_ln160_reg_1417) & (empty_47_reg_1421 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (icmp_ln141_reg_1322 == 1'd0))) begin
        M_t_new_2_reg_358 <= t_old_reg_1326;
    end else if ((((icmp_ln181_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln141_fu_760_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state19) & ((1'd0 == and_ln160_fu_990_p2) | (empty_47_fu_1008_p2 == 1'd0))))) begin
        M_t_new_2_reg_358 <= M_t_loc_0_reg_304;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln199_fu_537_p2 == 1'd1))) begin
        agg_result_0_reg_386 <= score_reg_1176;
    end else if (((icmp_ln197_reg_1166 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        agg_result_0_reg_386 <= 32'd0;
    end else if (((icmp_ln197_reg_1166 == 1'd0) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln199_reg_1182 == 1'd0))) begin
        agg_result_0_reg_386 <= score_1_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        i_fu_122 <= 31'd0;
    end else if (((icmp_ln181_1_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_fu_122 <= j_6_reg_1312;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        j_reg_327 <= j_5_reg_1341;
    end else if (((icmp_ln181_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        j_reg_327 <= zext_ln181_1_fu_756_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln152_reg_1408 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        move_type_2_reg_336 <= move_type_1_loc_fu_114;
    end else if (((icmp_ln152_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        move_type_2_reg_336 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln152_reg_1408 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        row2_2_reg_347 <= row2_1_loc_fu_110;
    end else if (((icmp_ln152_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        row2_2_reg_347 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        s_fu_126 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_fu_126 <= s_5_fu_861_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_addr_7_reg_1249 <= zext_ln122_1_fu_665_p1;
        M_e_0_addr_reg_1216 <= zext_ln121_fu_620_p1;
        M_e_1_addr_7_reg_1254 <= zext_ln122_1_fu_665_p1;
        M_e_1_addr_reg_1221 <= zext_ln121_fu_620_p1;
        M_e_2_addr_7_reg_1259 <= zext_ln122_1_fu_665_p1;
        M_e_2_addr_reg_1226 <= zext_ln121_fu_620_p1;
        M_e_3_addr_7_reg_1264 <= zext_ln122_1_fu_665_p1;
        M_e_3_addr_reg_1231 <= zext_ln121_fu_620_p1;
        add_ln122_2_reg_1244[14 : 4] <= add_ln122_2_fu_653_p2[14 : 4];
        icmp_ln118_reg_1189 <= icmp_ln118_fu_554_p2;
        icmp_ln199_reg_1182 <= icmp_ln199_fu_537_p2;
        new_col_reg_1196 <= new_col_fu_568_p2;
        new_row_reg_1205 <= new_row_fu_588_p2;
        select_ln122_reg_1236[31 : 1] <= select_ln122_fu_628_p3[31 : 1];
        trunc_ln119_reg_1201 <= trunc_ln119_fu_574_p1;
        trunc_ln121_reg_1211 <= trunc_ln121_fu_610_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_0_addr_9_reg_1435 <= zext_ln162_fu_1090_p1;
        M_e_1_addr_9_reg_1440 <= zext_ln162_fu_1090_p1;
        M_e_2_addr_9_reg_1445 <= zext_ln162_fu_1090_p1;
        M_e_3_addr_9_reg_1450 <= zext_ln162_fu_1090_p1;
        add_ln161_1_reg_1425[14 : 4] <= add_ln161_1_fu_1036_p2[14 : 4];
        add_ln162_1_reg_1430[14 : 4] <= add_ln162_1_fu_1079_p2[14 : 4];
        and_ln160_reg_1417 <= and_ln160_fu_990_p2;
        empty_47_reg_1421 <= empty_47_fu_1008_p2;
        trunc_ln145_reg_1412 <= trunc_ln145_fu_968_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        R_reg_1298 <= R_fu_723_p2;
        trunc_ln178_reg_1293 <= trunc_ln178_fu_719_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln124_reg_1274[14 : 4] <= add_ln124_fu_706_p2[14 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln144_reg_1369 <= add_ln144_fu_881_p2;
        add_ln165_reg_1389[14 : 4] <= add_ln165_fu_927_p2[14 : 4];
        colt_reg_1376 <= colt_fu_887_p2;
        lshr_ln4_reg_1381 <= {{colt_fu_887_p2[16:2]}};
        rowt_reg_1362 <= rowt_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        cmp34_i_reg_1269 <= cmp34_i_fu_683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_3_reg_1304 <= i_fu_122;
        icmp_ln141_reg_1322 <= icmp_ln141_fu_760_p2;
        j_6_reg_1312 <= j_6_fu_750_p2;
        t_old_reg_1326 <= t_old_fu_766_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln152_reg_1408 <= icmp_ln152_fu_954_p2;
        r_reg_1403 <= r_fu_949_p2;
        select_ln145_reg_1394 <= select_ln145_fu_941_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln186_reg_1357 <= icmp_ln186_fu_845_p2;
        n_1_reg_1346 <= grp_compute_pp_nn_fu_399_ap_return_1;
        s_3_reg_1351 <= s_3_fu_827_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln196_reg_1155 <= icmp_ln196_fu_507_p2;
        icmp_ln197_reg_1166 <= icmp_ln197_fu_531_p2;
        overlap_reg_1161 <= overlap_fu_513_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j_5_reg_1341 <= j_5_fu_781_p2;
        trunc_ln181_reg_1336 <= trunc_ln181_fu_777_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        move_type_1_loc_fu_114 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        mul_ln203_reg_1455 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        row2_1_loc_fu_110 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        score_reg_1176 <= grp_fu_486_p2;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_0_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_0_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_0_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_0_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_0_address0 = grp_compute_pp_nn_fu_399_M_e_0_address0;
    end else begin
        M_e_0_address0 = M_e_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        M_e_0_address0_local = M_e_0_addr_9_reg_1435;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_0_address0_local = zext_ln161_fu_1047_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_0_address0_local = M_e_0_addr_7_reg_1249;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_0_address0_local = M_e_0_addr_reg_1216;
    end else begin
        M_e_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_0_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_0_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_0_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_0_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_0_ce0 = grp_compute_pp_nn_fu_399_M_e_0_ce0;
    end else begin
        M_e_0_ce0 = M_e_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6))) begin
        M_e_0_ce0_local = 1'b1;
    end else begin
        M_e_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_0_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_d0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_0_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_d0;
    end else begin
        M_e_0_d0 = M_e_0_d0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        M_e_0_d0_local = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_0_d0_local = select_ln122_reg_1236;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_0_d0_local = 32'd1;
    end else begin
        M_e_0_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_0_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_we0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_0_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_we0;
    end else begin
        M_e_0_we0 = (1'b0 | M_e_0_we0_out);
    end
end

always @ (*) begin
    if ((((2'd1 == add_ln144_reg_1369) & (1'b1 == ap_CS_fsm_state20)) | ((2'd1 == add_ln144_reg_1369) & (1'd1 == and_ln160_fu_990_p2) & (empty_47_fu_1008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state5) & (trunc_ln119_reg_1201 == 2'd0)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln119_reg_1201 == 2'd0)))) begin
        M_e_0_we0_local = 1'b1;
    end else begin
        M_e_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_1_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_1_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_1_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_1_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_1_address0 = grp_compute_pp_nn_fu_399_M_e_1_address0;
    end else begin
        M_e_1_address0 = M_e_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        M_e_1_address0_local = M_e_1_addr_9_reg_1440;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_1_address0_local = zext_ln161_fu_1047_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_1_address0_local = M_e_1_addr_7_reg_1254;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_1_address0_local = M_e_1_addr_reg_1221;
    end else begin
        M_e_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_1_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_1_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_1_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_1_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_1_ce0 = grp_compute_pp_nn_fu_399_M_e_1_ce0;
    end else begin
        M_e_1_ce0 = M_e_1_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6))) begin
        M_e_1_ce0_local = 1'b1;
    end else begin
        M_e_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_1_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_1_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_d0;
    end else begin
        M_e_1_d0 = M_e_1_d0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        M_e_1_d0_local = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_1_d0_local = select_ln122_reg_1236;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_1_d0_local = 32'd1;
    end else begin
        M_e_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_1_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_1_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_we0;
    end else begin
        M_e_1_we0 = (1'b0 | M_e_1_we0_out);
    end
end

always @ (*) begin
    if ((((2'd2 == add_ln144_reg_1369) & (1'b1 == ap_CS_fsm_state20)) | ((2'd2 == add_ln144_reg_1369) & (1'd1 == and_ln160_fu_990_p2) & (empty_47_fu_1008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state5) & (trunc_ln119_reg_1201 == 2'd1)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln119_reg_1201 == 2'd1)))) begin
        M_e_1_we0_local = 1'b1;
    end else begin
        M_e_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_2_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_2_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_2_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_2_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_2_address0 = grp_compute_pp_nn_fu_399_M_e_2_address0;
    end else begin
        M_e_2_address0 = M_e_2_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        M_e_2_address0_local = M_e_2_addr_9_reg_1445;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_2_address0_local = zext_ln161_fu_1047_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_2_address0_local = M_e_2_addr_7_reg_1259;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_2_address0_local = M_e_2_addr_reg_1226;
    end else begin
        M_e_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_2_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_2_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_2_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_2_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_2_ce0 = grp_compute_pp_nn_fu_399_M_e_2_ce0;
    end else begin
        M_e_2_ce0 = M_e_2_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6))) begin
        M_e_2_ce0_local = 1'b1;
    end else begin
        M_e_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_2_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_2_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_d0;
    end else begin
        M_e_2_d0 = M_e_2_d0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        M_e_2_d0_local = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_2_d0_local = select_ln122_reg_1236;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_2_d0_local = 32'd1;
    end else begin
        M_e_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_2_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_2_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_we0;
    end else begin
        M_e_2_we0 = (1'b0 | M_e_2_we0_out);
    end
end

always @ (*) begin
    if ((((2'd3 == add_ln144_reg_1369) & (1'b1 == ap_CS_fsm_state20)) | ((2'd3 == add_ln144_reg_1369) & (1'd1 == and_ln160_fu_990_p2) & (empty_47_fu_1008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state5) & (trunc_ln119_reg_1201 == 2'd2)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln119_reg_1201 == 2'd2)))) begin
        M_e_2_we0_local = 1'b1;
    end else begin
        M_e_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_3_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_3_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_3_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_3_address0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_3_address0 = grp_compute_pp_nn_fu_399_M_e_3_address0;
    end else begin
        M_e_3_address0 = M_e_3_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        M_e_3_address0_local = M_e_3_addr_9_reg_1450;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_3_address0_local = zext_ln161_fu_1047_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_3_address0_local = M_e_3_addr_7_reg_1264;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_3_address0_local = M_e_3_addr_reg_1231;
    end else begin
        M_e_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_3_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        M_e_3_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_e_3_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_3_ce0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12))) begin
        M_e_3_ce0 = grp_compute_pp_nn_fu_399_M_e_3_ce0;
    end else begin
        M_e_3_ce0 = M_e_3_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6))) begin
        M_e_3_ce0_local = 1'b1;
    end else begin
        M_e_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_3_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_3_d0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_d0;
    end else begin
        M_e_3_d0 = M_e_3_d0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        M_e_3_d0_local = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_3_d0_local = select_ln122_reg_1236;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_e_3_d0_local = 32'd1;
    end else begin
        M_e_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op221_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        M_e_3_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        M_e_3_we0 = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_we0;
    end else begin
        M_e_3_we0 = (1'b0 | M_e_3_we0_out);
    end
end

always @ (*) begin
    if ((((2'd0 == add_ln144_reg_1369) & (1'b1 == ap_CS_fsm_state20)) | ((2'd0 == add_ln144_reg_1369) & (1'd1 == and_ln160_fu_990_p2) & (empty_47_fu_1008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_CS_fsm_state5) & (trunc_ln119_reg_1201 == 2'd3)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln119_reg_1201 == 2'd3)))) begin
        M_e_3_we0_local = 1'b1;
    end else begin
        M_e_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln197_reg_1166 == 1'd0) & (ap_phi_mux_M_t_flag_2_phi_fu_375_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln199_reg_1182 == 1'd0))) begin
        M_t_o = M_t_new_2_reg_358;
    end else begin
        M_t_o = M_t_i;
    end
end

always @ (*) begin
    if (((icmp_ln197_reg_1166 == 1'd0) & (ap_phi_mux_M_t_flag_2_phi_fu_375_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln199_reg_1182 == 1'd0))) begin
        M_t_o_ap_vld = 1'b1;
    end else begin
        M_t_o_ap_vld = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_pp_nn_fu_399_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state22_on_subcall_done)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_pp_nn_fu_399_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln118_reg_1189 == 1'd1))) begin
        ap_phi_mux_M_t_loc_0_phi_fu_307_p4 = add_ln136_fu_713_p2;
    end else begin
        ap_phi_mux_M_t_loc_0_phi_fu_307_p4 = M_t_loc_0_reg_304;
    end
end

always @ (*) begin
    if (((icmp_ln197_reg_1166 == 1'd0) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln199_reg_1182 == 1'd0))) begin
        ap_phi_mux_agg_result_0_phi_fu_390_p6 = score_1_fu_1107_p2;
    end else begin
        ap_phi_mux_agg_result_0_phi_fu_390_p6 = agg_result_0_reg_386;
    end
end

always @ (*) begin
    if (((icmp_ln152_reg_1408 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_phi_mux_move_type_2_phi_fu_340_p4 = move_type_1_loc_fu_114;
    end else begin
        ap_phi_mux_move_type_2_phi_fu_340_p4 = move_type_2_reg_336;
    end
end

always @ (*) begin
    if (((icmp_ln152_reg_1408 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_phi_mux_row2_2_phi_fu_351_p4 = row2_1_loc_fu_110;
    end else begin
        ap_phi_mux_row2_2_phi_fu_351_p4 = row2_2_reg_347;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return = ap_phi_mux_agg_result_0_phi_fu_390_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_compute_pp_nn_fu_399_r1 = i_3_reg_1304;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_compute_pp_nn_fu_399_r1 = r1;
    end else begin
        grp_compute_pp_nn_fu_399_r1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_compute_pp_nn_fu_399_r2 = trunc_ln181_reg_1336;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_compute_pp_nn_fu_399_r2 = r2;
    end else begin
        grp_compute_pp_nn_fu_399_r2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_486_p0 = s_fu_126;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_486_p0 = overlap_reg_1161;
    end else begin
        grp_fu_486_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_486_p1 = k2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_486_p1 = k1;
    end else begin
        grp_fu_486_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_compute_pp_nn_fu_399_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln197_reg_1166 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln118_fu_554_p2 == 1'd1) & (icmp_ln199_fu_537_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln118_fu_554_p2 == 1'd0) & (icmp_ln199_fu_537_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln181_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln141_fu_760_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((icmp_ln181_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln141_fu_760_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln181_1_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_compute_pp_nn_fu_399_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln152_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'd1 == and_ln160_fu_990_p2) & (empty_47_fu_1008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_0_we0_out = M_e_0_we0_local;

assign M_e_1_we0_out = M_e_1_we0_local;

assign M_e_2_we0_out = M_e_2_we0_local;

assign M_e_3_we0_out = M_e_3_we0_local;

assign R_fu_723_p2 = (M_rows + ap_phi_mux_M_t_loc_0_phi_fu_307_p4);

assign add_ln121_2_fu_604_p2 = (shl_ln121_fu_594_p2 + shl_ln121_1_fu_599_p2);

assign add_ln121_fu_614_p2 = (trunc_ln121_fu_610_p1 + lshr_ln_fu_578_p4);

assign add_ln122_2_fu_653_p2 = (tmp_6_fu_635_p3 + zext_ln122_fu_649_p1);

assign add_ln122_fu_659_p2 = (add_ln122_2_fu_653_p2 + lshr_ln_fu_578_p4);

assign add_ln124_fu_706_p2 = (tmp_8_fu_688_p3 + zext_ln124_fu_702_p1);

assign add_ln136_fu_713_p2 = (M_t_i + 32'd1);

assign add_ln144_fu_881_p2 = (trunc_ln144_fu_877_p1 + trunc_ln178_reg_1293);

assign add_ln161_1_fu_1036_p2 = (p_shl7_fu_1017_p3 + p_shl8_fu_1028_p3);

assign add_ln161_fu_1042_p2 = (add_ln161_1_fu_1036_p2 + lshr_ln4_reg_1381);

assign add_ln162_1_fu_1079_p2 = (p_shl_fu_1059_p3 + p_shl9_fu_1071_p3);

assign add_ln162_fu_1085_p2 = (add_ln162_1_fu_1079_p2 + lshr_ln4_reg_1381);

assign add_ln165_fu_927_p2 = (p_shl5_fu_907_p3 + p_shl6_fu_919_p3);

assign add_ln185_fu_815_p2 = ($signed(grp_compute_pp_nn_fu_399_ap_return_0) + $signed(32'd4294967295));

assign add_ln186_fu_851_p2 = ($signed(s_3_reg_1351) + $signed(32'd4294967295));

assign and_ln160_fu_990_p2 = (xor_ln160_fu_979_p2 & icmp_ln160_fu_985_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state22_on_subcall_done = ((ap_predicate_op221_call_state22 == 1'b1) & (grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_done == 1'b0) & (icmp_ln118_reg_1189 == 1'd1));
end

assign ap_phi_mux_M_t_flag_2_phi_fu_375_p6 = M_t_flag_2_reg_371;

always @ (*) begin
    ap_predicate_op221_call_state22 = ((1'd1 == and_ln160_reg_1417) & (empty_47_reg_1421 == 1'd1) & (icmp_ln141_reg_1322 == 1'd0));
end

assign cmp34_i_fu_683_p2 = ((sign != 2'd3) ? 1'b1 : 1'b0);

assign colt_fu_887_p2 = (M_cols + t_old_reg_1326);

assign empty_46_fu_1002_p2 = ((ap_phi_mux_move_type_2_phi_fu_340_p4 == 32'd1) ? 1'b1 : 1'b0);

assign empty_47_fu_1008_p2 = (empty_fu_996_p2 | empty_46_fu_1002_p2);

assign empty_fu_996_p2 = ((ap_phi_mux_move_type_2_phi_fu_340_p4 == 32'd4294967295) ? 1'b1 : 1'b0);

assign grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg;

assign grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg;

assign grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg;

assign grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start = grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg;

assign grp_compute_pp_nn_fu_399_ap_start = grp_compute_pp_nn_fu_399_ap_start_reg;

assign icmp_ln118_fu_554_p2 = (($signed(M_t_i) < $signed(M_t_capacity)) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_760_p2 = (($signed(M_t_loc_0_reg_304) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_933_p2 = (($signed(rowt_reg_1362) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_954_p2 = (($signed(r_fu_949_p2) > $signed(select_ln145_fu_941_p3)) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_985_p2 = (($signed(ap_phi_mux_row2_2_phi_fu_351_p4) > $signed(select_ln145_reg_1394)) ? 1'b1 : 1'b0);

assign icmp_ln181_1_fu_772_p2 = ((j_reg_327 == R_reg_1298) ? 1'b1 : 1'b0);

assign icmp_ln181_fu_745_p2 = (($signed(zext_ln181_fu_741_p1) < $signed(R_reg_1298)) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_809_p2 = (($signed(tmp_10_fu_799_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_845_p2 = (($signed(tmp_11_fu_835_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_507_p2 = ((sign == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_531_p2 = (($signed(tmp_fu_521_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_537_p0 = k2;

assign icmp_ln199_fu_537_p2 = ((icmp_ln199_fu_537_p0 == 32'd0) ? 1'b1 : 1'b0);

assign j_5_fu_781_p2 = (j_reg_327 + 32'd1);

assign j_6_fu_750_p2 = (i_fu_122 + 31'd1);

assign lshr_ln_fu_578_p4 = {{new_col_fu_568_p2[16:2]}};

assign new_col_fu_568_p2 = (M_cols + M_t_i);

assign new_row_fu_588_p2 = (trunc_ln118_1_fu_564_p1 + trunc_ln118_fu_546_p1);

assign overlap_fu_513_p3 = ((icmp_ln196_fu_507_p2[0:0] == 1'b1) ? grp_compute_pp_nn_fu_399_ap_return_0 : grp_compute_pp_nn_fu_399_ap_return_1);

assign p_shl5_fu_907_p3 = {{trunc_ln165_fu_903_p1}, {6'd0}};

assign p_shl6_fu_919_p3 = {{trunc_ln165_1_fu_915_p1}, {4'd0}};

assign p_shl7_fu_1017_p3 = {{trunc_ln161_fu_1014_p1}, {6'd0}};

assign p_shl8_fu_1028_p3 = {{trunc_ln161_1_fu_1025_p1}, {4'd0}};

assign p_shl9_fu_1071_p3 = {{trunc_ln162_1_fu_1067_p1}, {4'd0}};

assign p_shl_fu_1059_p3 = {{trunc_ln162_fu_1055_p1}, {6'd0}};

assign r_fu_949_p2 = ($signed(rowt_reg_1362) + $signed(32'd4294967295));

assign rowt_fu_872_p2 = (M_rows + t_old_reg_1326);

assign s_2_fu_821_p2 = (add_ln185_fu_815_p2 + s_fu_126);

assign s_3_fu_827_p3 = ((icmp_ln185_fu_809_p2[0:0] == 1'b1) ? s_2_fu_821_p2 : s_fu_126);

assign s_4_fu_856_p2 = (add_ln186_fu_851_p2 + n_1_reg_1346);

assign s_5_fu_861_p3 = ((icmp_ln186_reg_1357[0:0] == 1'b1) ? s_4_fu_856_p2 : s_3_reg_1351);

assign score_1_fu_1107_p2 = (mul_ln203_reg_1455 + score_reg_1176);

assign select_ln122_fu_628_p3 = ((icmp_ln196_reg_1155[0:0] == 1'b1) ? 32'd1 : 32'd4294967295);

assign select_ln145_fu_941_p3 = ((icmp_ln146_fu_933_p2[0:0] == 1'b1) ? grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out : 32'd4294967295);

assign shl_ln121_1_fu_599_p2 = r1 << 31'd4;

assign shl_ln121_fu_594_p2 = r1 << 31'd6;

assign t_old_fu_766_p2 = ($signed(M_t_loc_0_reg_304) + $signed(32'd4294967295));

assign tmp_10_fu_799_p4 = {{grp_compute_pp_nn_fu_399_ap_return_0[31:1]}};

assign tmp_11_fu_835_p4 = {{grp_compute_pp_nn_fu_399_ap_return_1[31:1]}};

assign tmp_12_fu_972_p3 = select_ln145_reg_1394[32'd31];

assign tmp_6_fu_635_p3 = {{r2}, {6'd0}};

assign tmp_7_fu_642_p3 = {{r2}, {4'd0}};

assign tmp_8_fu_688_p3 = {{new_row_reg_1205}, {6'd0}};

assign tmp_9_fu_695_p3 = {{new_row_reg_1205}, {4'd0}};

assign tmp_fu_521_p4 = {{overlap_fu_513_p3[31:1]}};

assign trunc_ln118_1_fu_564_p1 = M_rows[8:0];

assign trunc_ln118_fu_546_p1 = M_t_i[8:0];

assign trunc_ln119_fu_574_p1 = new_col_fu_568_p2[1:0];

assign trunc_ln121_fu_610_p1 = add_ln121_2_fu_604_p2[14:0];

assign trunc_ln144_fu_877_p1 = M_cols[1:0];

assign trunc_ln145_fu_968_p1 = ap_phi_mux_move_type_2_phi_fu_340_p4[1:0];

assign trunc_ln161_1_fu_1025_p1 = select_ln145_reg_1394[10:0];

assign trunc_ln161_fu_1014_p1 = select_ln145_reg_1394[8:0];

assign trunc_ln162_1_fu_1067_p1 = ap_phi_mux_row2_2_phi_fu_351_p4[10:0];

assign trunc_ln162_fu_1055_p1 = ap_phi_mux_row2_2_phi_fu_351_p4[8:0];

assign trunc_ln165_1_fu_915_p1 = rowt_fu_872_p2[10:0];

assign trunc_ln165_fu_903_p1 = rowt_fu_872_p2[8:0];

assign trunc_ln178_fu_719_p1 = ap_phi_mux_M_t_loc_0_phi_fu_307_p4[1:0];

assign trunc_ln181_fu_777_p1 = j_reg_327[8:0];

assign xor_ln160_fu_979_p2 = (tmp_12_fu_972_p3 ^ 1'd1);

assign zext_ln121_fu_620_p1 = add_ln121_fu_614_p2;

assign zext_ln122_1_fu_665_p1 = add_ln122_fu_659_p2;

assign zext_ln122_fu_649_p1 = tmp_7_fu_642_p3;

assign zext_ln124_fu_702_p1 = tmp_9_fu_695_p3;

assign zext_ln161_fu_1047_p1 = add_ln161_fu_1042_p2;

assign zext_ln162_fu_1090_p1 = add_ln162_fu_1085_p2;

assign zext_ln181_1_fu_756_p1 = j_6_fu_750_p2;

assign zext_ln181_fu_741_p1 = i_fu_122;

always @ (posedge ap_clk) begin
    select_ln122_reg_1236[0] <= 1'b1;
    add_ln122_2_reg_1244[3:0] <= 4'b0000;
    add_ln124_reg_1274[3:0] <= 4'b0000;
    add_ln165_reg_1389[3:0] <= 4'b0000;
    add_ln161_1_reg_1425[3:0] <= 4'b0000;
    add_ln162_1_reg_1430[3:0] <= 4'b0000;
end

endmodule //fmm_reduce_kernel_compute_greedy_potential_score
